

STUDENT INFORMATION SHEET

MOTOROLA 68000 MICROPROCESSOR

The intent of this discussion is to give the student a general overview of the 68000 MPU. This is meant to be only an overview, and will hopefully give the reader a chance to develop some background to the architecture, functions, and capabilities of the 68000.

This is not meant to be an in depth study of the programming features, nor to explain how functions are achieved, but instead to identify the registers and pinouts, and their uses.

Throughout the text we will refer to signals being either "ASSERTED", or "NEGATED". When we say a signal is asserted we mean simply that it is active, regardless of if it is high or low.

If we indicate a signal is negated, we would imply that it is inactive, again without regard to its state.

We can tell if a signal is active HIGH or active LOW by the name. For example if a signal is barred, or ends with the symbol "*" it would indicate an active low, if it has neither then it would be considered active high, in either case we use the term asserted.

If a signal contains the symbol "/" this would indicate that it is used as a control, and is always active. In the case of R/W* if this line is high we are performing a read operation, if it is low we are performing a write operation. As you can see the signal is always active, however the state of the signal causes quite a change to take place.

PINOUTS

The tables on the following page list the signal groups and give their respective pin assignments. A brief description of each follows.

ADDRESS LINES

A1 - A23 These outputs are used to address the RAM and PERIPHERAL devices. All peripherals are memory mapped. Address line A0 is internal to the 68000 and used to decide if UDS* or LDS* is to be asserted.

LDS* Lower Data Strobe is used to enable an 8 bit memory transfer on the lower 8 data lines (D0 - D7)

UDS* Upper Data Strobe is used to enable an 8 bit memory transfer on the upper 8 data lines (D8 - D15)

If both LDS* & UDS* are asserted at the same time a 16 bit data transfer would occur. If neither are asserted no transfer can occur.

AS* Address Strobe is used to signify that there is a valid address on the bus.

R/W* Read/Write* is used to indicate if the transfer is a read or a write cycle.

TABLE 1 - SIGNAL SUMMARY

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A1-A23	output	high	yes
Data Bus	D0-D15	input/output	high	yes
Data Strobe	\overline{AS}	output	low	yes
Read/Write	R/W	output	read-high write-low	yes
Upper and Lower Data Strokes	\overline{UDS} , \overline{LDS}	output	low	yes
Data Transfer Acknowledge	\overline{DTACK}	input	low	no
Bus Request	\overline{BR}	input	low	no
Bus Grant	\overline{BG}	output	low	no
Bus Grant Acknowledge	\overline{BGACK}	input	low	no
Interrupt Priority Level	$\overline{IPL0}$, $\overline{IPL1}$, $\overline{IPL2}$	input	low	no
Bus Error	\overline{BERR}	input	low	no
Reset	\overline{RESET}	input/output	low	no*
Hold	\overline{HALT}	input/output	low	no*
Enable	\overline{E}	output	high	no
Valid Memory Address	\overline{VMA}	output	low	yes
Valid Peripheral Address	\overline{VPA}	input	low	no
Function Code Output	$\overline{FC0}$, $\overline{FC1}$, $\overline{FC2}$	output	high	yes
Clock	\overline{CLK}	input	high	no
Power Input	VCC	input	-	-
Ground	GND	input	-	-

03	2	63	D6
02	3	62	D7
01	4	61	D8
00	5	60	D9
\overline{AS}	6	59	D10
\overline{UDS}	7	58	D11
\overline{LDS}	8	57	D12
R/W	9	56	D13
\overline{DTACK}	10	55	D14
\overline{BG}	11	54	D15
\overline{BGACK}	12	53	GND
\overline{BR}	13	52	A23
VCC	14	51	A22
CLK	15	50	A21
GND	16	49	VCC
\overline{HALT}	17	48	A20
\overline{RESET}	18	47	A19
\overline{VMA}	19	46	A18
\overline{E}	20	45	A17
\overline{VPA}	21	44	A16
\overline{BERR}	22	43	A15
$\overline{IPL2}$	23	42	A14
$\overline{IPL1}$	24	41	A13
$\overline{IPL0}$	25	40	A12
$\overline{FC2}$	26	39	A11
$\overline{FC1}$	27	38	A10
$\overline{FC0}$	28	37	A9
A1	29	36	A8
A2	30	35	A7
A3	31	34	A6
A4	32	33	A5

ASYNCHRONOUS BUS CONTROL

\overline{DTACK} * Data Transfer ACKnowledge is used to indicate the completion of a bus cycle. All data transfers must create this signal to be sent back to the 68000. If this signal is not received within a predetermined amount of time an error would occur.

This signal is present to relieve the need for wait states in the case of slower memory devices. All transfer cycles are asynchronous, in other words hardware handshaking is supported by the 68000.

We will discuss the necessary sequence of events in detail later.

BUS ARBITRATION CONTROL

In order to maintain a systematic and orderly means of controlling which device is in control of the bus the 68000 employs several control lines called the BUS ARBITRATION LINES. Any device which is using the bus is considered to be the BUS MASTER.

The 68000 considers any request for bus mastership to be of equal priority, and considers itself to have the lowest. External circuitry is used to establish individual priorities and all bus requests are handled through this device.

This external device monitors all requests and status, makes request for the bus to the 68000, and, at the appropriate time, grants bus mastership to the requesting device.

The 68000 bus interface lines and a brief description of each is as follows:

BR* (Bus Request) Used to inform the 68000 that some other device desires to become BUS MASTER.

BG* (Bus Grant) Used to inform the requesting device that the bus will be released at the end of the current bus cycle.

BGACK* (Bus Grant ACKnowledge) Used to indicate to the 68000 that some other device has become bus master. The device requesting the bus cannot assert BGACK* until the following four conditions have been met.

1. a bus grant has been received, indicating that the current bus master will relinquish the bus when ready.
2. address strobe is negated indicating, that the 68000 is not using the bus.
3. DTACK* is negated, indicating that no memory or peripheral device is using the bus.
4. BGACK* is inactive, indicating that no other device is still claiming bus mastership. In other words the device requesting bus mastership must monitor the line and wait for any device which is presently using the bus to finish it's bus cycle

EXCEPTION PROCESSING

Before continuing our discussion on the pinouts we must first discuss the 68000's interrupt and error handling routines. The term used to describe this action is EXCEPTION PROCESSING.

MODES OF OPERATION

The 68000 MPU is always in one of three modes of operation. These are normal, exception or, halted.

When the MPU is running an application program we say it is in the normal, or USER mode.

If, for example, an interrupt or error should occur the processor would enter the exception, or SUPERVISOR mode.

PRIVILEGE STATES

There are two privilege states possible, the user state, and the supervisor state. The user has a lower set of privileges than the supervisor. These privileges are set up to insure that programs do not enter areas that they do not need and must not modify.

The structure is such that it allows most programs to run in the user mode, allowing access only to the user program and data area as defined by the system.

The operating system executes in the supervisor state, giving it access to all resources, and allowing it to perform any overhead tasks requested by the user state program.

EXCEPTIONS

In a multi-user environment, each user is given a specific and unique area of ram in which program execution and data storage is allowed. If an attempt is made to access a memory location outside a particular users ram area the processor must be informed. The device which informs the processor is called the MEMORY MANAGEMENT UNIT. This is the external support circuitry which sets up the program area and handles the partitioning of ram.

If an error is reported, the 68000 would enter the SUPERVISOR MODE, and exception processing would begin. This is not the only condition that will cause the 68000 to enter exception processing. Some other causes would be an interrupt, divide by zero, illegal instruction, reset, as well as others.

PROCESSING

When an error or exception is encountered the processor handles it in the following manner.

1. A copy of the STATUS REGISTER (more on this later) is made and the status register is set up to run in the SUPERVISOR or EXCEPTION mode.

2. There is a "lookup table" internal to the 68000 which contains several "vectors", one for each type of exception. A vector is simply a binary code which is used as an address reference by the 68000.

The 68000 retrieves the proper vector byte and stores it.

3. The contents of the 68000 registers are stored in ram.

4. The 68000 then retrieves the contents of the ram location pointed to by the vector which was retrieved in step two. The contents of this memory location is used as an address to point the 68000 to the start of an exception processing service routine located in the supervisor area of ram.

The 68000 then performs the exception processing routine as directed by the program at this location. At the end of each exception routine is an RTE (ReTurn from Exception) command which puts the processor back in the user mode.

The following table show the different type of exceptions, as well as there vector numbers, and the address that the 68000 is pointed to.

FIGURE 23 — ADDRESS TRANSLATED FROM 8-BIT VECTOR NUMBER

A23	A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
All Zeroes	v7 v6 v5 v4 v3 v2 v1 v0 0 0

TABLE 18 — EXCEPTION VECTOR ASSIGNMENT

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
—	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	04C	SD	(Unassigned, reserved)
	95	05F		—
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		—
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		—
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		—

*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

FUNCTION CODES

The 68000 MPU is a highly structured microprocessor. It has the capability of keeping track of both SUPERVISOR and USER ram area. It also divides these areas into their respective program and data ram storage areas.

The function control outputs are used to indicate to the system what section of ram the 68000 is accessing. This information is used to permit or deny access to that area as determined by the system.

For instance, in a multi - user situation, the FC outputs would inform the system which area of ram was being accessed. If a user tries to access outside of his area the memory management would report an error.

If, however, a call was made to an operating system sub-routine we would be in the supervisor mode (as described above) and would need a complete and free run of ram. In order to do this we could monitor the FC outputs and disable the memory management unit any time the 68000 entered the supervisor mode.

As well as indicating where in ram the 68000 is attempting to access, the FUNCTION CODE outputs are used to indicate when an interrupt acknowledge cycle is in progress.

The condition of the outputs inform the system of the status of the 68000.

The truth table for the FCO lines is as follows:

FUNCTION CODE OUTPUT			FUNCTION BEING PERFORMED
FC2	FC1	FC0	
0	0	0	(Unassigned)
0	0	1	USER DATA
0	1	0	USER PROGRAM
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	SUPERVISOR DATA
1	1	0	SUPERVISOR PROGRAM
1	1	1	INTERRUPT ACKNOWLEDGE

READ AND WRITE CYCLES

The following diagrams show the flow charts for read and write memory cycle. The bus master is the device in control of the bus, the slave is the device which the bus master is addressing.

FIGURE - WORD WRITE CYCLE FLOW CHART





FIGURE - BYTE WRITE CYCLE FLOW CHART



2. no DTACK* response to a data transfer. The reason we need this is if the 68000 does not get a DTACK* it will simply wait for one indefinitely. If no response is received by a predetermined length of time an external watchdog circuit will be used assert BERR*.

HALT If a HALT instruction is received at the same time as BERR* the 68000 will re-run the bus cycle.

The HALT line is also used to allow programmers to single step through a program. This single step feature is a function of the 68000 and is used to provide an easy means of debugging during program development.

RESET

RESET is a bi-directional pin which may be used to perform a reset to the system devices by the 68000 without performing a 68000 reset, or to reset the 68000 and system devices

The ONLY way to reset the 68000 is to assert BOTH HALT AND RESET at the same time. If a reset is received without a halt it will reset all subsystem, but not the 68000 itself.

M6800 PERIPHERAL CONTROL LINES

The 68000 MPU has been designed to work in conjunction with Motorola's 6800 peripheral devices. The following pins are used to interface this group to the 68000.

E (Enable) common to all 6800 peripheral devices and is used to synchronize data transfers.

VPA* (Valid Peripheral Address) Used to inform the 68000 that an address is for a 6800 subsystem, and that the data transfer should be synchronized with the enable pin.

VMA* (Valid Memory Address) Used to inform 6800 subsystem that the address is a valid memory address and the output is synchronized to Enable. This signal is only asserted after the receipt of VPA*.

INTERNAL STRUCTURE

DATA REGISTERS

The 68000 contains 8 internal data register, D0 - D7. These registers are 32 bits wide, and are capable of handling data in either 8 bit BYTES, 16 bit WORDS, or 32 bit LONG WORDS.

ADDRESS REGISTERS

There are 7 address registers, A0 - A6. These registers are 32 bits wide and can handle either WORDS (16 bits) or LONG WORDS (32 bits).


STACK POINTERS

There are two stack pointers, A7 & A7' (A7 prime). A7 is used as the USER stack pointer, and A7' is used as the SUPERVISOR stack pointer. Both SP's are set up to stack from the top down and to access LIFO.

STATUS REGISTER

In addition to the seventeen 32 bit registers, there is a 16 bit register called the STATUS REGISTER. This register is set up so that the lower byte indicates the user status, and the upper byte indicates the system status.

The table below shows the bit assignment for the status register.



The user byte is used to check condition during program operation under the USER mode.


The system byte is used to as follows:


1. The interrupt mask is set to allow only interrupts of that level or higher, as determined by the 3 bit combination at bit 8, 9, & 10, to be accepted by the 68000. A level 7 interrupt (highest priority) is not capable of being masked out.

2. If bit 13 is set the processor is in the SUPERVISOR mode. If it is reset it is in the USER mode.

3. If bit 15 is set the processor is in the TRACE, or single step mode.

FUNCTIONAL PINOUT DIAGRAM
THE 68000 CPU





MODEL 16
CPU BOARD

68000

CPU

- LDS*
- UDS*
- R/W*
- VMA*
- VPA*
- NOT USED
- CK ← 6 MHz
- FC0
- FC1
- FC2
- AS*

- BERR*
- IPL0
- IPL1
- IPL2

- DTACK*
- R & H

24 MHz

ERROR
TIMER
100 μs

INTERRUPT
CONTROL
&
ACKNOWLED

MEMDIS*

GINT*

BDTACK*

BRI

BGI

DATA
BUFFERS

REFRESH
LOGIC

BREFSH*

68000
Memory
Bus

BDTACK*

68000
DATA
BUFFERS

12 MHz

Bus
ARBITRATION

68000
ADDRESS
BUFFERS

68000

MEMORY
MANAGEMENT

DATA
TRANSFER
ACKNOWLED

I/O
DECODER

MEMORY
ACCESS
CONTROL

ERROR
TIMER

INTERRUPT
CONTROL
&
ACKNOWLED

FUNCTION
DECODER

INTERRUPT
PRIORITY

BDTACK*

RESET & HALT

EFFECTIVE
ADDRESSES

OBERROR*

ADDRESS

A1-A23

D0-D15

LDI

LDZ

DATA

BAS*

8 MHz

R/W*

AS*

BAS*

MAS*

MMA*

CONF 6

CONF 5

CONF 4

FC-7

INTAK*

OBERROR

BDTACK*

RESET & HALT

D0-D7

A0-A15

Z80A DATA BUS

Z80A CONTROL LINES

Z80A ADDRESS BUS

24 MHz

8 MHz

6 MHz

4 MHz

12 MHz

CONT 4-6

RESET

HALT

BDTACK*

OBERROR*

DATA

RIP*

M2INT*

INTGES*

BWR*

BRD*

AS*

TMERRE

TMERRI

ADDERR

CONF 6

CONF 5

CONF 4

FC-7


INTAK*

OBERROR



BDTACK*

RESET & HALT

Z80A - 68000 INTERFACE



PORT DECODER




DATE	DATE	DATE	DATE

MODEL 16 CPU
LAST DATE: 1-15-82
DRAWN BY: BOB B. B.
CHECKED BY: BOB B. B.



UNITS OBTAINED SPECIFIED TOLERANCES	UNIT ASBY	UNIT IN
30-P10 30-P11 30-P12 30-P13 30-P14 30-P15 30-P16 30-P17 30-P18 30-P19 30-P20 30-P21 30-P22 30-P23 30-P24 30-P25 30-P26 30-P27 30-P28 30-P29 30-P30 30-P31 30-P32 30-P33 30-P34 30-P35 30-P36 30-P37 30-P38 30-P39 30-P40 30-P41 30-P42 30-P43 30-P44 30-P45 30-P46 30-P47 30-P48 30-P49 30-P50 30-P51 30-P52 30-P53 30-P54 30-P55 30-P56 30-P57 30-P58 30-P59 30-P60 30-P61 30-P62 30-P63 30-P64 30-P65 30-P66 30-P67 30-P68 30-P69 30-P70 30-P71 30-P72 30-P73 30-P74 30-P75 30-P76 30-P77 30-P78 30-P79 30-P80 30-P81 30-P82 30-P83 30-P84 30-P85 30-P86 30-P87 30-P88 30-P89 30-P90 30-P91 30-P92 30-P93 30-P94 30-P95 30-P96 30-P97 30-P98 30-P99 30-P100		



CLOCK LOGIC


I/O DECODER - 1


REFRESH LOGIC

ERROR TIMER - 1


MODEL 16
128K-256K MEMORY BOARD

BUS





▲ SOCKETTED



SOCKETED