


VCC AND GND LIST					
DEVICE	REF DESIGNATOR	+5V	GND	+12V	-12V
7416	UI38,149	14	7		
7438	UI9	14	7		
74F00	UI12	14	7		
74F02	UI09	14	7		
74F04	UI09,97	14	7		
74F08	UI06,123	14	7		
74F32	U25,104,107,114,125,100	14	7		
74F64	U96	14	7		
74F138	U99	16	8		
74F161	UI61,74	16	8		
74F244	U28,35	20	10		
74F245	U34,52,53,56,65,66,80	20	10		
74F258	U45,46	16	8		
74F373	UI16,127	20	10		
74LS00	U4,91	14	7		
74LS02	UI33	14	7		
74LS04	U23,120,122,137,141	14	7		
74LS08	U20,86	14	7		
74LS14	UI39	14	7		
74LS30	UI19	14	7		
74LS32	U2,21,05,136	14	7		
74LS38	U30,07	14	7		
74LS74	U3,04,08,09,90,92,118,130	14	7		
74LS123	U24,132	16	8		
74LS125A	U22,27,03	14	7		
74LS138	U67,71	16	8		
74LS139	U98	16	8		
74LS161A	U73,100,104	16	8		
74LS193	U94	16	8		
74LS195	UI31	16	8		
74LS241	UI35	20	10		
74LS244	UI0,11,17,33,50,70,81,05,117,126,32	20	10		
74LS245	U0,44,50,51,54	20	10		
74LS273	U49,70,79	20	10		
74LS323	U9	20	10		
74LS373	U63,64,77	20	10		
74LS374	U36,57	20	10		
74LS393	U29	14	7		
74S00	U1	14	7		
74S74	U69	14	7		
74S112	UI13,124	16	8		
74S139	U26	16	8		
74S157	UI8	16	8		
74S260	U93	14	7		
74S280	UI15,126	14	7		
75477	UI29	8	4		
80186	U76	9,43	26,60		
8251A	U41	26	4		
8253-5	U40	24	12		
8255A-5	U75	26	7		
8259A-2	U42,43	28	14		
8272	UI21	40	20		
82S153	U62,60	20	10		
CRT9007	UI6	21	40		
CRT9021	UI4	8	20		
CRT9212	UI5,55	8	23		
FDC9216	UI34	8	4		
MCI408	U5	7	14		
MCI409	U6,7	14	7		
NE564	U72*	8	8		
PAL16L8	U82	20	10		
PAL16L8A	U95,102,103*	20	10		
PAL20L8	UI03*	24	12		
PD4016	UI2,13	24	12		
SPARE	U31	20	10		
SPARE	UI42	20	10		
SPARE	UI43	20	10		
74LS145	U30	16	8		
74LS174	U60	16	8		
74LS378	U37	16	8		
74S04	U39	14	7		

* UI03 MAY USE A PAL16L8A OR PAL20L8 DEPENDING UPON PROGRAM REQUIREMENTS (SEE SHEET 3).
 ** U72 AND U88 ARE LOCATED IN AN ISOLATED Vcc AND GND AREA (SEE SHEET 7).

SPARE GATES LIST		
DEVICE	REF. DESG.	GATES NOT USED
7416	UI38	1-6
7438	UI9	1-6
74F00	UI06	1-3,11-13
74F02	UI09	4-6
74F08	UI06	4-6,8-13
74F32	U25	11-13
74F32	UI07	1-3,8-10
74LS00	U4	11-13
74LS00	U91	4-6
74LS02	UI33	8-10
74LS04	UI20	3-6,12,13
74LS04	UI41	3-6,10,11
74LS08	U20	1-3
74LS14	UI39	1,2
74LS32	U2	1-3
74LS32	U85	4-6,8-10
74LS32	UI36	1-6
74LS38	U38	1-6,8-10
74LS38	U87	8-10
74LS74	UI18	8-13
74LS123	UI32	1-4,13-15
74LS125A	U22	11-13
74LS125A	U83	1-6
74S00	U1	1-3
74S107	UI8	9-14
74S260	U93	1-3,5,12,13
MCI409	U7	11-13


SPARE BUFFERS



REFERENCE DESIGNATORS

LAST USED	NOT USED
UI43	UI11
Y1	
RP5	
CR1	
Q2	
J11	
R59	RI7
CI16	
L1	

LTR	REVISION	DATE	APPROVED
PP1		5/25/83	
PP2		8/27/83	
REV. A	RELEASED FOR PRODUCTION	11/11/83	W. H. H.
A-1	CORRECT U63,64,77(SH2) & UI14(SH9)	2/20/84	A. J. B.



DC POWER SCHEMATIC

HEX CODE	PCB REV	LTR.	DESCRIPTION	DATE
03	REV. A		RELEASED FOR PRODUCTION	11/11/83
03	PP3.5		LIMITED PRODUCTION RELEASE	9/1/83
03	PP3		PRE-PROTOTYPE	8/22/83
02	PP2		PRE-PROTOTYPE	6/27/83
01	PP1		PRE-PROTOTYPE	

CONFIGURATION STATUS

△ CONFIGURATION STATUS PORT: THE MAIN LOGIC BOARD HAS AN 8-BIT PORT THAT INDICATES THE CONFIGURATION STATUS OF THE PRINTED CIRCUIT BOARD WITH RESPECT TO SOFTWARE. THE INPUT STRAPPING TO THIS REGISTER (UI0) MUST BE INCREMENTED BY ONE FOR EACH REVISION OF THE PCB THAT DIRECTLY AFFECTS PROGRAMMING. THE HEX CODE FOR EACH PCB CONFIGURATION CHANGE APPEARS IN THE CONFIGURATION STATUS SCHEDULE AT RIGHT (SEE SHEET 12).

PROPRIETARY INFORMATION
 THE INFORMATION CONTAINED HEREIN IS PROPRIETARY AND IS THE PROPERTY OF TANDY CORPORATION. REPRODUCTION OF ANY PART THEREOF WITHOUT THE EXPRESS WRITTEN PERMISSION OF TANDY CORPORATION IS STRICTLY PROHIBITED.


RELEASED FOR PRODUCTION

DATE	BY	DATE	BY
7/83	D. CRONCH, K. NEWTON	11/11/83	W. H. H.
8/11/83	J. H. H.	11/11/83	W. H. H.
11/11/83	W. H. H.	11/11/83	W. H. H.

SCHMATIC-MAIN LOGIC BOARD PROJECT J-507

tandy

8000203
 SCALE: SHEET 1 OF 13



SH 4 VLT

SH 4

SH 4






SH 6 VIDD0-VIDD7

SH 4 VIDLSH

SH 3 BUSD0-BUSD15

SH 4 ADDWE*

SH 4 HIP*



- ① Hires → hires and Alpha → Alpha
- ② Hires → both
- ③ Alpha → both


8 upper data lines in odd # ports, port 10!

hi → B alpha
lo → A graphics cld.

$b_{10} = \div 10$
 $b_{11} = \div 8$
change duty cycle


active pullup for 9007 clock - at least 4.5V.



PROPRIETARY INFORMATION
ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED
DATE 10/15/2010 BY 60322 UCBAW/STP/STP



10 - CPU bus control
of odd RAM's
U12, U13
CGRCS* → 0 = 156. } control
1 = 9007

PROPRIETARY
ALL INFORMATION CONTAINED
HEREIN IS UNCLASSIFIED
DATE 10/12/01 BY 60322
BAW







MEMORY ADDRESS MULTIPLEXERS
 SELECT = 0 FOR CPUA01-CPUA08
 SELECT = 1 FOR CPUA09-CPUA16
 DMEMan = CPUA_{n+1}, CPUA_{n+9}

256x256 ram
 used as 64x1
 refresh 0-127 full row 15 ns
 128-255 full another row
 (2ms refresh)

PROPRIETARY INFORMATION



byte mode transfered from SWA

