


IBM 3745 Communication Controller
All Models

SA33-0102-4

Principles of Operation





IBM 3745 Communication Controller
All Models

SA33-0102-4

Principles of Operation

Note!

Before using this information and the product it supports, be sure to read the general information under "Notices" on page xv.

Fifth Edition (April 1992)

In this major revision, Ethernet has been added as Chapter 8. If you are programming Ethernet, you should read Chapter 8 completely.

Order publications through your IBM representative or the IBM branch office serving your locality. Publications are not stocked at the address given below.

A form for readers' comments appears at the back of this publication. If the form has been removed, address your comments to:

IBM France
Centre d'Etudes et Recherches
Service 0797 BP 79
06610 La Gaude
France

- FAX: (33) 93.24.78.09
- EMAIL: FRIBMFGP at IBMMAIL
- IBM Internal Use: LGERCF at LGEPROFS

When you send information to IBM, you grant IBM a non-exclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1988, 1992. All rights reserved.

Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp.

Contents

Notices	xv
Electronic Emission Notices	xv
Trademarks and Service Marks	xv
About This Book	xvii
Who Should Use This Book	xvii
How to Use This Book	xvii
Related Publications	xvii
Chapter 1. Structure of the 3745 Communication Controller	1-1
Storage	1-2
Storage Addressing Scheme	1-2
Storage Boundaries	1-3
Storage Protection	1-3
Central Control Unit (CCU)	1-5
CCU Registers	1-5
Condition Latches	1-8
Program Levels	1-8
Interrupts	1-11
Channel Adapter (CA)	1-14
Communication Scanner	1-14
Token-Ring Multiplexer	1-14
High Performance Transmission Subsystem (HPTSS)	1-15
Maintenance and Operator Subsystem (MOSS)	1-15
Chapter 2. Instruction Set	2-1
Instruction Format	2-1
Instruction Set Summary	2-1
Instruction Set by Type of Instruction	2-3
Instruction Set Detailed Bit Structure	2-5
Load Instructions	2-5
Store Instructions	2-11
Add Instructions	2-13
Subtract Instructions	2-16
Compare Instructions	2-19
XOR Instructions	2-22
OR Instructions	2-24
AND Instructions	2-26
Branch Operations	2-28
Exit	2-31
Input/Output Instructions (RE, RR, and RA)	2-32
Chapter 3. Central Control Unit (CCU)	3-1
CCU Registers	3-1
Operation Register	3-1
Storage Address Register	3-1
CCU Work Registers	3-1
CCU External Registers	3-2
Local Storage Map	3-5
CCU Input/Output Instructions	3-6
Input/Output X'00' Through X'27' (General Registers)	3-7

Input/Output X'28' Through X'2F' (Reserved)	3-7
Input/Output X'30' Through X'37' (IOC1 CA Pointer Registers)	3-7
Input/Output X'38' Through X'3E' (Reserved Pointer Registers)	3-7
Input/Output X'3F' (IOC1-CSP Pointer Register F)	3-8
Input/Output X'40' Through X'43' (Interrupt Start Addresses)	3-8
Input/Output X'44' (Byte-Addressable Base Register)	3-8
Input/Output X'45' (Halfword-Addressable Base Register)	3-8
Input/Output X'46' (Fullword-Addressable Base Register)	3-8
Input/Output X'48' (IOH Address Substitution Register)	3-8
Input/Output X'49' Through X'4F' (Reserved)	3-8
Input/Output X'50' Through X'5F' (Programmable Registers)	3-8
Input/Output X'60' Through X'67' (IOC2 CA Pointer Registers)	3-9
Input X'68' (Zero Register)	3-9
Input/Output X'69' (Holding Register for IOH, IOHI, and BAL)	3-9
Input/Output X'6A' (Holding Register for MOSS IOH)	3-9
Input/Output X'6B' (Holding Register for IOHI)	3-9
Input/Output X'6C' Through X'6E' (Reserved)	3-9
Input/Output X'6F' (IOC2-CSP Pointer Register F)	3-9
Input X'70' (Storage Size Installed)	3-10
Output X'70' (Hardstop)	3-10
Input X'71' (Operator Address/Data Entry Register)	3-10
Output X'71' (Display Register 1)	3-11
Input X'72' (Operator Display/Function Select Control)	3-12
Output X'72' (Display Register 2)	3-13
Input X'73' (Insert Storage Protect/Address Exception Key)	3-13
Output X'73' (Set Storage Protect/Address Exception Key)	3-14
Input X'74' (Lagging Address Register)	3-16
Output X'74' (Storage Control Register)	3-17
Input X'75' (CSCW for AIO Operations)	3-20
Input X'76' (Adapter Level 1 Interrupt Requests)	3-22
Output X'76' (Miscellaneous Control 1)	3-23
Input X'77' (Adapter Levels 2, 3, 4 Interrupt Requests)	3-24
Output X'77' (Miscellaneous Control 2)	3-25
Output X'78' (Force ALU Checks)	3-26
Input X'79' (Utility)	3-27
Output X'79' (Utility)	3-29
Input X'7A' (High-Resolution Timer/Utilization Counter)	3-31
Output X'7A' (High Resolution Timer/Utilization Counter Control)	3-31
Input X'7B' (Branch Trace Address Pointer)	3-33
Output X'7B' (Set PCI Level 2)	3-33
Input X'7C' (Branch Trace Buffer Count)	3-33
Output X'7C' (Set PCI Level 3)	3-33
Input X'7D' (CCU Hardware Check Register)	3-34
Output X'7D' (Set PCI Level 4)	3-34
Input X'7E' (CCU Level 1 Interrupt Requests)	3-35
Output X'7E' (Set Program Interrupt Mask Bits)	3-37
Input X'7F' (CCU Level 2, 3, or 4 Interrupt Requests)	3-38
Output X'7F' (Reset Program Interrupt Mask Bits)	3-40
CCU Error Handling	3-41
CCU Hardware Errors	3-41
CCU Program Errors	3-41
CCU Special Topics	3-42
Storage Protection	3-42
Time Measurement	3-46
CCU Diagnostic Facilities	3-48

Chapter 4. Channel Adapter	4-1
Part 1. Channel Adapter Data Streaming (CA Type 6)	4-2
Section 1. Channel Adapter Basic Information	4-3
Basic Operation and Data Flow	4-3
Data Transfer Methods	4-3
Controlling the Channel Adapter	4-4
Channel Adapter States	4-4
Channel Adapter Device Addresses	4-5
Section 2. Channel Adapter Interrupt Requests	4-7
Level 1 Interrupt Requests	4-7
Level 3 Interrupt Requests	4-7
Section 3. Channel Adapter Input/Output	4-9
Channel Adapter IOH/IOHI Instructions	4-9
Adapter Input/Output (IOH)	4-10
Adapter Input/Output Immediate (IOHI)	4-10
Channel Adapter Addressing	4-12
Channel Adapter Selection by the Control Program	4-12
Channel Adapter Selection by the Auto-Selection Mechanism	4-13
Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure	4-14
Input X'0' (Initial Selection Control Register)	4-14
Output X'0' (Reset Initial Selection)	4-17
Input X'1' (Initial Selection Address and Command Register)	4-17
Output X'1' (Initial Selection Address and Command Register)	4-17
Input X'2' (Data/Status Control Register)	4-18
Output X'2' (Data/Status Control Register)	4-21
Input/Output X'3' (ESC Address and Status Byte Register)	4-24
Input/Output X'4' and X'5' (Data Buffer Registers)	4-25
Input X'6' (NSC Status/Control Register)	4-27
Output X'6' (NSC Status/Control Register)	4-28
Input X'7' (Channel Adapter Condition Register)	4-29
Output X'7' (Channel Adapter Control Register)	4-30
Input X'8' (Channel Adapter Auto-Select Chain Check Register)	4-33
Input X'9' (Channel Adapter Auto-Select Chain Status Register)	4-35
Output X'9' (Bypass CA from Auto-Select Logic Register)	4-37
Input X'A' (Cycle Steal Chain Status Register)	4-39
Output X'A' (Bypass CA from Cycle Steal Chain Register)	4-41
Input/Output X'B' (ESC Test I/O Address and Status Register)	4-43
Input X'C' (Cycle Steal Mode Control Register)	4-44
Output X'C' (Cycle Steal Mode Control Register)	4-45
Input X'D' (Channel Adapter Level 1 Interrupt Check Register)	4-46
Input X'E' (Channel Adapter Level 1 Interrupt Requests)	4-48
Input X'F' (Channel Adapter Level 3 Interrupt Requests)	4-50
Section 4. Channel Adapter Type 6 Programming Considerations	4-52
Channel Adapter Interrupt Request Handling	4-52
Level 1 Interrupt Requests	4-52
Level 3 Interrupt Requests	4-52
Initial Selection Sequences	4-55
Channel Commands	4-55
Channel Initial Status	4-58
Section 5. Two-Processor Switch Feature	4-61
States of a Channel Adapter plus TPS	4-62
Types of Allegiance	4-62
Duration of Channel Interface Allegiance	4-63
Status Presentation	4-63
Effect of System Reset	4-65

Effect of Selective Reset	4-65
Section 6. Channel Adapter Type 6 - Special Topics	4-66
BSC Control Character Recognition	4-66
270X Emulation Considerations	4-67
Part 2. Buffer Chaining Channel Adapter (CA Type 7)	4-68
Section 1. Channel Adapter Basic Information	4-69
Basic Operation and Data Flow	4-69
Data Transfer Methods	4-70
Controlling the Channel Adapter	4-72
Channel Adapter States	4-73
Channel Adapter Device Addresses	4-74
Section 2. Channel Adapter Interrupt Requests	4-75
Level 1 Interrupt Requests	4-75
Level 3 Interrupt Requests	4-75
Section 3. Channel Adapter Input/Output	4-77
Channel Adapter IOH/IOHI Instructions	4-78
Adapter Input/Output (IOH)	4-78
Adapter Input/Output Immediate (IOHI)	4-79
Channel Adapter Addressing	4-80
Channel Adapter Selection by the Control Program	4-80
Channel Adapter Selection by the Auto-Selection Mechanism	4-81
Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure	4-82
Input X'0' (Initial Selection Control Register)	4-82
Output X'0' (Reset Initial Selection)	4-85
Input X'1' (Initial Selection Address and Command Register)	4-85
Output X'1' (NCP Buffer Control)	4-85
Input X'2' (Data/Status Control Register)	4-86
Output X'2' (Data/Status Control Register)	4-89
Input/Output X'3' (VTAM Buffer Length - UNITSZ)	4-91
Input/Output X'4' and X'5' (Data Buffer Registers)	4-92
Input X'6' (NSC Status/Control Register)	4-94
Output X'6' (NSC Status/Control Register)	4-95
Input X'7' (Channel Adapter Condition Register)	4-96
Output X'7' (Channel Adapter Control Register)	4-97
Input X'8' (Channel Adapter Auto-Select Chain Check Register)	4-100
Input X'9' (Channel Adapter Auto-Select Chain Status Register)	4-102
Output X'9' (Bypass CA from Auto-Select Logic Register)	4-104
Input X'A' (Cycle Steal Chain Status Register)	4-106
Output X'A' (Bypass CA from Cycle Steal Chain Register)	4-108
Input/Output X'B'	4-109
Input X'C' (Cycle Steal Mode Control Register)	4-109
Output X'C' (Cycle Steal Mode Control Register)	4-110
Input X'D' (Channel Adapter Level 1 Interrupt Check Register)	4-111
Input X'E' (Channel Adapter Level 1 Interrupt Requests)	4-113
Input X'F' (Channel Adapter Level 3 Interrupt Requests)	4-115
Section 4. Channel Adapter Type 7 Programming Considerations	4-117
Channel Adapter Interrupt Request Handling	4-117
Level 1 Interrupt Requests	4-117
Level 3 Interrupt Requests	4-117
Initial Selection Sequences	4-120
Channel Commands	4-120
Channel Initial Status	4-122
Section 5. Two-Processor Switch Feature	4-124
 Chapter 5. Communications Scanner	 5-1

Line Addressing	5-2
IOC Bus Address	5-2
Scanner Address	5-2
Group Address	5-2
Line Interface (LI) Address	5-4
Reserved Storage Areas	5-5
Parameter/Status Area	5-5
Line Vector Table	5-5
Special Line Vector Table	5-7
Buffers and Data Areas	5-7
Instructions	5-8
Start Line Instruction	5-8
Start Line Initial Instruction	5-10
Get Line Identification Instruction	5-11
Set Line Vector Table High/Low Instruction	5-12
Set Special Line Vector Table High/Low Instruction	5-13
Get Error Status Instruction	5-13
Commands	5-15
Summary of Command Operation Modes	5-17
Commands in Numerical Order	5-18
Common Commands	5-20
Set Mode Command (X'01')	5-20
Change Command (X'06')	5-30
Enable Command (X'02')	5-32
Disable Command (X'03')	5-35
Dial Command (X'05')	5-37
Monitor Incoming Call Command (X'04')	5-38
Flush Data Command (X'09')	5-41
Reset-D Command (X'0B')	5-42
Reset-N Command (X'0C')	5-44
Raise Data Terminal Ready Command (X'08')	5-46
Halt Command (X'F0)	5-48
Effect of the Halt Command	5-50
Halt Immediate Command (X'F1)	5-54
Effect of Halt Immediate Command	5-55
V.25bis Commands	5-58
V.25bis Call Request Command (X'0D')	5-58
V.25bis Monitor Incoming Call Command (X'0E')	5-61
V.25bis Clear Request Command (X'0F')	5-62
NCP SDLC Commands	5-63
SDLC Transmit Control Command (X'10')	5-63
SDLC Transmit Data Command (X'11')	5-66
SDLC Transmit Continue Command (X'1D')	5-70
SDLC Transmit Multiframe Message Command (X'1E')	5-73
SDLC Receive Multiframe Message Command (X'1F')	5-75
SDLC Receive Monitor Command (X'12')	5-77
SDLC Receive Command (X'13')	5-79
SDLC Receive Continue Command (X'14')	5-82
NCP X.21 Commands	5-84
X.21 Call Request Command (X'15')	5-84
X.21 Monitor Incoming Call Command (X'16')	5-87
X.21 DTE Clear Request Command (X'17')	5-89
NCP BSC Commands	5-90
Transmit Control Byte	5-90
NCP BSC Control Command (X'18')	5-92

NCP BSC Transmit Command (X'19')	5-94
NCP BSC Transmit Continue Command (X'1A')	5-96
NCP BSC Receive Command (X'1B')	5-98
NCP BSC Receive Continue Command (X'1C')	5-100
EP BSC Commands	5-102
EP BSC Transmit Initial Command (X'20')	5-102
EP BSC Transmit SYN Command (X'21')	5-104
EP BSC Transmit Data Command (X'22')	5-105
EP BSC Poll Command (X'23')	5-107
EP BSC Receive Command (X'24')	5-109
EP BSC Receive Continue Command (X'25')	5-111
EP BSC Prepare Command (X'26')	5-113
EP BSC Monitor for Phase Command (X'27')	5-114
EP BSC Address Prepare Command (X'28')	5-115
EP BSC Search Command (X'29')	5-117
Character Mode Commands	5-119
Character Mode Write ICW Command (X'40')	5-119
Start-Stop Transfer Command (X'41')	5-135
Read ICW Command (X'F2)	5-142
Miscellaneous Commands	5-143
386X/58XX Modems Test Request Command (X'2B')	5-143
Trace Command (X'2C')	5-147
Stop Trace Command (X'2D')	5-152
Wrap Command (X'2E')	5-153
Communication Scanner Special Topics	5-156
Modem Control Fields	5-156
Miscellaneous Status Fields	5-158
Wrap Testing	5-167
Time-out Values Used	5-170
Scanner Program/Hardware Checks Causing a Level 1 Interrupt	5-172
Chapter 6. Token-Ring Subsystem (TRSS)	6-1
Token Ring Addressing	6-1
IOC Bus Address	6-1
TRS Address	6-1
Group Address	6-1
TRM Address	6-1
TIC Address	6-1
Address Decoding - TIC (Bit 13 = 0)	6-2
Address Decoding - TRM (Bit 13 = 1)	6-2
Communication Between the TRM and the CCU	6-3
Section 1. Basic Information	6-4
The Token - Free and Captured	6-4
Token Format	6-4
Frame Structure	6-4
Data Transfer Between the TIC and the CCU	6-6
TIC Buffers	6-6
Interrupt Mechanism	6-8
Instruction Set	6-11
TIC Commands	6-12
System Command Block	6-12
System Status Block	6-13
Ring Status	6-13
Section 2. TIC Initialization Procedure	6-15
Initialization Procedure	6-15

Initialization Parameters	6-16
Section 3. Instructions	6-19
TRM Instructions	6-19
TIC Instructions	6-24
TIC Freeze/Dump Procedure	6-35
Section 4. TIC Commands	6-36
Command Rejection	6-36
Open (X'0003')	6-38
Transmit (X'0004')	6-43
Transmit Halt (X'0005')	6-49
Receive (X'0006')	6-50
Close (X'0007')	6-56
Set Group Address (X'0008')	6-57
Set Functional Address (X'0009')	6-58
Read Error Log (X'000A')	6-59
Read TIC (X'000B')	6-61
IMPL Enable (X'000C')	6-64
Chapter 7. High-Performance Transmission Subsystem	7-1
HPTSS Functions	7-2
Line Addressing	7-3
IOC Bus Address	7-3
HPTSS Address	7-3
Group Address	7-3
Address Decoding	7-3
Line Interface (LI) Address	7-4
Reserved Storage Areas	7-4
Instructions	7-5
Start Line Instruction	7-5
Start Line Initial Instruction	7-6
Command Description	7-7
Set Mode Command (X'01')	7-8
Enable Command (X'02')	7-12
Disable Command (X'03')	7-14
Reset-D Command (X'0B')	7-16
Reset-N Command (X'0C')	7-18
SDLC Transmit Control Command (X'10')	7-20
SDLC Transmit Data Command (X'11')	7-23
SDLC Receive Command (X'13')	7-26
SDLC Receive Continue Command (X'14')	7-29
Trace Command (X'2C')	7-31
Stop Trace Command (X'2D')	7-37
Wrap Command (X'2E')	7-38
Halt Command (X'F0)	7-41
Effects of the Halt Command	7-43
Halt Immediate Command (X'F1)	7-44
Effect of Halt Immediate Command	7-45
HPTSS Special Topics	7-46
Modem Control Fields	7-46
Miscellaneous Status Fields	7-48
Wrap Testing	7-55
Time-out Values	7-56
Scanner Program/Hardware Checks Causing a Level 1 Interrupt	7-57
Chapter 8. Ethernet Subsystem	8-1

ELA Functions	8-2
Line Addressing	8-3
IOC Bus Address	8-3
ESS Address	8-3
Group Address	8-3
Address Decoding	8-4
Line Interface (LI) Address	8-4
Reserved Storage Areas	8-4
Instructions	8-5
Start Line Instruction	8-5
Start Line Initial Instruction	8-6
Command Description	8-7
Set Mode Command (X'01')	8-8
Enable Command (X'02')	8-12
Disable Command (X'03')	8-14
Transmit Data Command (X'51')	8-16
Receive Command (X'53')	8-18
Suspend Receive Command (X'F8')	8-21
Get Counters Command (X'14')	8-23
Trace Command (X'2C')	8-27
Stop Trace Command (X'2D')	8-34
Halt Command (X'F0')	8-35
Effects of the Halt Command	8-37
Halt Immediate Command (X'F1')	8-38
Effects of the Halt Immediate Command	8-39
ESS Special Topics	8-40
Miscellaneous Status Fields	8-40
Time out Values	8-47
Scanner Program/Hardware Checks Causing a Level 1 Interrupt	8-47
Appendix A. CCU External Registers	A-1
Input/Output X'00' Through X'27' (General Registers)	A-1
Input/Output X'28' Through X'2F' (Reserved)	A-1
Input/Output X'30' Through X'37' (Cycle Steal Address Registers)	A-1
Input/Output X'38' Through X'3E' (Reserved)	A-1
Input/Output X'3F' (IOC1-CSP Pointer Register F)	A-1
Input/Output X'40' Through X'43' (Interrupt Start Address)	A-1
Input/Output X'44' (Byte Addressable Base Register)	A-1
Input/Output X'45' (Halfword Addressable Base Register)	A-1
Input/Output X'46' (Fullword Addressable Base Register)	A-1
Input/Output X'47' (CCU SCTL/Cache Control)	A-1
Input/Output X'48' (IOH Address Substitution Register)	A-1
Input/Output X'49' Through X'4F' (Reserved)	A-1
Input/Output X'50' Through X'5F' (Reserved Programmable Registers)	A-1
Input/Output X'60' Through X'67' (CA Pointer Registers 0-7)	A-2
Input X'68' (Zero Register)	A-2
Input/Output X'69' (Holding Register for IOH, IOHI, BAL instr.)	A-2
Input/Output X'6A' (Holding Register for MOSS IOH)	A-2
Input/Output X'6B' (Holding Register for IOH I)	A-2
Input/Output X'6C' Through X'6E' (Reserved)	A-2
Input/Output X'6F' (IOC2-CSP Pointer Register F)	A-2
Input X'70' (Storage Size Installed)	A-2
Output X'70' (Hardstop)	A-2
Input X'71' (Operator Address/Data Entry Register)	A-2
Output X'71' (Display Register 1)	A-3

Input X'72' (Operator Display/Function Select Control)	A-3
Output X'72' (Display Register 2)	A-3
Input X'73' (Insert Storage Protect/Address Exception Key)	A-4
Output X'73' (Set Storage Protect/Address Exception Key)	A-4
Input X'74' (Lagging Address Register)	A-5
Input X'75' (CSCW for AIO Operations)	A-6
Input X'76' (Adapter Level 1 Interrupt Requests)	A-7
Output X'76' (Miscellaneous Control 1)	A-7
Input X'77' (Adapter Levels 2, 3, 4 Interrupt Requests)	A-8
Output X'77' (Miscellaneous Control 2)	A-8
Output X'78' (Force ALU Checks)	A-9
Input X'79' (Utility)	A-9
Output X'79' (Utility)	A-9
Input X'7A' (High Resolution Timer/Utilization Counter)	A-10
Output X'7A' (High Resolution Timer/Utilization Counter Control)	A-10
Input X'7B' (Branch Trace Address Pointer)	A-11
Output X'7B' (Set PCI Level 2)	A-11
Input X'7C' (Branch Trace Buffer Count)	A-11
Output X'7C' (Set PCI Level 3)	A-12
Input X'7D' (CCU Hardware Check Register)	A-12
Output X'7D' (Set PCI Level 4)	A-13
Input X'7E' (CCU Level 1 Interrupt Requests)	A-13
Output X'7E' (Set Program Interrupt Mask Bits)	A-13
Input X'7F' (CCU L2, 3, or 4 Interrupt Requests)	A-14
Output X'7F' (Reset Program Interrupt Mask Bits)	A-14
Appendix B. CA Input/Output Instruction Summary Charts	B-1
Channel Adapter Data Streaming (CA Type 6)	B-1
Hardware Status Byte Register	B-1
Input X'0' (Initial Selection Control Register)	B-1
Output X'0' (Reset Initial Selection)	B-1
Input X'1' (Initial Selection Address and Command Register)	B-1
Output X'1' (Initial Selection Address and Command Register)	B-1
Input X'2' (Data/Status Control Register)	B-1
Output X'2' (Data/Status Control Register)	B-2
Input/Output X'3' (ESC Address and Status Byte Register)	B-3
Input/Output X'4' and X'5' (Data Buffer Registers)	B-3
Input X'6' (NSC Status/Control Register)	B-4
Output X'6' (NSC Status/Control Register)	B-4
Input X'7' (Channel Adapter Condition Register)	B-5
Output X'7' (Channel Adapter Control Register)	B-5
Input X'8' (Autoselect Chain Check Register)	B-6
Input X'9' (Autoselect Chain Status Register)	B-6
Output X'9' (Bypass CA From Autoselect Logic Register)	B-7
Input X'A' (Cycle Steal Chain Status Register)	B-7
Output X'A' (Bypass CA From Cycle Steal Chain Register)	B-8
Input/Output X'B' (ESC Test I/O Address and Status Register)	B-8
Input X'C' (Cycle Steal Mode Control Register)	B-8
Output X'C' (Cycle Steal Mode Control Register)	B-9
Input X'D' (Channel Adapter Level 1 Interrupt Check Register)	B-9
Input X'E' (Channel Adapter Level 1 Interrupt Requests)	B-10
Input X'F' (Channel Adapter Level 3 Interrupt Requests)	B-10
Buffer Chaining Channel Adapter (CA Type 7)	B-11
Hardware Status Byte Register	B-11
Input X'0' (Initial Selection Control Register)	B-11

Output X'0' (Reset Initial Selection)	B-11
Input X'1' (Initial Selection Address and Command Register)	B-11
Output X'1' (NCP Buffer Control)	B-11
Input X'2' (Data/Status Control Register)	B-12
Output X'2' (Data/Status Control Register)	B-12
Input/Output X'3' (VTAM Buffer Length - UNITSZ)	B-13
Input/Output X'4' and X'5' (Data Buffer Registers)	B-13
Input X'6' (NSC Status/Control Register)	B-13
Output X'6' (NSC Status/Control Register)	B-14
Input X'7' (Channel Adapter Condition Register)	B-14
Output X'7' (Channel Adapter Control Register)	B-15
Input X'8' (Autoselect Chain Check Register)	B-15
Input X'9' (Autoselect Chain Status Register)	B-16
Output X'9' (Bypass CA From Autoselect Logic Register)	B-16
Input X'A' (Cycle Steal Chain Status Register)	B-16
Output X'A' (Bypass CA From Cycle Steal Chain Register)	B-17
Input X'C' (Cycle Steal Mode Control Register)	B-17
Output X'C' (Cycle Steal Mode Control Register)	B-17
Input X'D' (Channel Adapter Level 1 Interrupt Check Register)	B-18
Input X'E' (Channel Adapter Level 1 Interrupt Requests)	B-18
Input X'F' (Channel Adapter Level 3 Interrupt Requests)	B-19
Appendix C. Communication Scanner Commands	C-1
Common Commands	C-1
NCP Commands	C-1
EP Commands	C-2
Character Mode Commands	C-2
Miscellaneous Commands	C-2
Commands in Numerical Order	C-3
Appendix D. MOSS Commands	D-1
Mailbox Out Commands	D-1
Mailbox In Commands	D-2
MOSS to Line Adapter Communication	D-3
Appendix E. IOC Bus Switching	E-1
Appendix F. Initial Program Load (IPL)	F-1
Sequence of IPL	F-1
Phase 0: Load the MOSS	F-1
Phase 1: Initialize and Test the CCU	F-2
Phase 2: Load the Controller Loader Dump Program (CLDP)	F-2
Phase 3: Load the Communication Scanners	F-3
Phase 4: Load and/or Initialize the Control Program	F-3
Channel-Attached Controller Loading	F-3
Link-Attached Controller Loading	F-5
IPL From Disk	F-6
Appendix G. Branch Trace	G-1
Branch Trace Introduction	G-1
Branch Trace Table	G-1
Setting up the Branch Trace	G-2
List of Abbreviations	X-1

Glossary	X-7
Bibliography	X-11
Customer Publications for 3745 (Models 210, 310, 410, and 610)	X-11
Customer Publications for 3745 (Models 130, 150, 160, and 170)	X-13
Index	X-15



Notices

References in this publication to IBM products, programs or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM product, program, or service is not intended to state or imply that only IBM's product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any of IBM's intellectual property rights may be used instead of the IBM product, program, or service. Evaluation and verification of operation in conjunction with other products, except those expressly designated by IBM, is the user's responsibility.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to the IBM Director of Commercial Relations, IBM Corporation, Purchase, NY 10577, U.S.A.

Electronic Emission Notices

Federal Communications Commission (FCC) Statement

Note: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his own expense.

Properly shielded and grounded cables and connectors must be used in order to meet FCC emission limits. IBM is not responsible for any radio or television interference caused by using other than recommended cables and connectors or by unauthorized changes or modifications to this equipment. Unauthorized changes or modifications could void the user's authority to operate the equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For Canada, Canadian Department of Communication Statement, GX27-3883, applies.

Trademarks and Service Marks

The following terms, denoted by an asterisk (*), used in this publication, are trademarks or service marks of IBM Corporation in the United States or other countries:

ES/9000
IBM
LPDA
VTAM

The following terms, denoted by a double asterisk (**), used in this publication, are trademarks of other companies:

Teletype



About This Book

This book is intended to explain the IBM* 3745 Communication Controller operations and instruction set, and thereby help users to write a control program or modify an IBM-supplied control program that runs in the 3745.

Who Should Use This Book

This book is primarily for the systems programmer, systems engineer, and system engineering operations specialist; it may also be of use to the systems analyst, marketing representative, course developer and instructor, and IBM service representative.

The reader should understand basic data communications and IBM System/370 channel operations.

How to Use This Book

Read Chapter 1 for an overview of the 3745 structure. Refer to the other chapters and appendices as required.

Related Publications

The following publication is a prerequisite:

- *IBM 3745 Communication Controller Models 210 and 410: Introduction*, GA33-0092, or *IBM 3745 Communication Controller Models 130, 150, and 170: Introduction*, GA33-0138.

A related publication is the:

- *IBM 3745 Communication Controller All Models: Basic Operations Guide*, SA33-0098.

Chapter 1. Structure of the 3745 Communication Controller

This chapter describes the structure, the storage addressing scheme, the registers, the interrupt system, and the program levels used in the controller. The user needs a thorough understanding of these facilities in order to program the controller efficiently.

Figure page 1-1 shows the structure of the controller. Only one channel adapter and one communication scanner are shown.




Figure 1-1. System Structure

Storage

Byte locations in storage are numbered consecutively starting with 0; the address of a byte is the same as its numbered position. A **group** of bytes in storage is addressed by the high-order byte of the group, the number of bytes in the group being either implied, or explicitly defined by the operation.

Storage Addressing Scheme

The storage addressing scheme uses a 24-bit address, contained in 3 bytes. However, the maximum storage size for the IBM 3745 is 8 megabytes.

Important Note: Branching is restricted to the first 4 megabytes.

Note: In this manual, addresses and registers capable of holding 24 bits are considered to be 3 bytes long.

The 3 bytes are called byte X, byte 0, and byte 1:

Byte X	Byte 0	Byte 1
0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
high order		low order

Byte X is also called the 'extension byte'; bit 0 of this byte must be zero.

All the general registers, and all registers involved in storage addressing are structured in this way. Some of them (the Program Display Registers, for example) use all 24 bits. All 3 bytes of the address form an integral part of the register regardless of the address being operated on. There are two exceptions only to this rule:

- Byte X is ignored for output (write) instructions that do not address storage. Its bits may be set to either 0 or 1.
- Byte X is set to all zeros for input (read) instructions that do not address storage.

Note: If an address is used that does not correspond to an installed location, an Address Exception Check occurs, and causes a level 1 interrupt or a CCU hard check. An Address Exception Check is raised if a storage position is addressed for which the corresponding address exception key is set.

Storage Boundaries

Instructions and halfword or fullword operands must be located on integral halfword boundaries in storage; the address of a halfword or fullword must be a multiple of 2.

Storage addresses are expressed in binary form. Thus an integral address for a halfword or fullword must have the **last** binary digit equal to 0.

Storage Protection

The storage protection circuits contain three separate mechanisms:

Storage Protection by User Protection Key: Storage is divided into blocks of 4K bytes (K equals 1024), each block of storage being associated with a 3-bit **storage key**, located in a special key storage. When an attempt is made to write in a storage location, or execute an instruction, the storage key is read from the corresponding position of the key storage. The storage keys are set up by the program.

Each user is also assigned a 3-bit **protection key**, located in a hardware register. This key is active whenever the corresponding program level or cycle-stealing is active. The user protection keys are set up by the program.

Whenever a storage location is addressed, the storage key is read and compared with the user's protection key. Writing in the storage location or instruction fetching is allowed only if the two keys match. There are differences of operation depending on whether the storage position being addressed contains an instruction (instruction fetch phase), or data (execute phase).

If the storage location being addressed contains an **instruction**, the keys **must match**, otherwise a storage protect exception level 1 interrupt is set.

If the storage position being addressed contains **data**, the keys must satisfy one of the following conditions:

- The two keys are equal.
- The **storage key** is X'7'. The storage location is unprotected (for data only).
- The user **protection key** is X'0'. The user can operate anywhere in storage (for data only).

If none of these conditions is met, a storage exception level 1 interrupt is set.

Notes:

1. When an EXIT instruction is executed in program levels 1 through 4, the user key is set to zero for that level.
2. When an EXIT instruction is executed in program level 5, the user key remains unchanged.
3. If an Output X'73' instruction is executed to alter the user key for the current program level, a branch instruction must follow **immediately**. This branch instruction must cause a branch to a storage area having its storage key equal to the new user key.
4. If an Output X'73' instruction is executed that sets the user key for a block containing an instruction that would otherwise be among the next four to be executed, a branch instruction must be executed **immediately**. This branch instruction must cause a branch to a storage area having its storage key equal to the new user key.

5. Changing or setting the user key, storage key, read-only bit, or address exception bit by an Output X'73' instruction can only be done by a user whose user key is set to zero. If the user key is not zero, the instruction is executed, but the key is not altered.

Read-Only Protection: Each 4K block of storage also has a read-only bit. If this bit is set to 1, the block of storage may not be overwritten, but only read. Any attempt to write in a read-only protected area causes a Level 1 interrupt.

Addressing Exception Protection: Each 8K block of storage is associated with a bit that indicates whether the block of storage is physically present or not. Any attempt to read or write in a non-existent storage location causes a level 1 address exception interrupt.

Central Control Unit (CCU)

CCU Registers

All the CCU registers are 3 bytes long, but the high-order byte is used only when the register in question contains an address. The high-order byte (also called byte X or the 'extension' byte) is then used for storing the high-order bits of the address. The CCU has two types of register:

- Eight CCU work registers that are accessible by the program directly.
- 128 CCU external registers that are accessible by the program indirectly by means of input/output instructions. Most of these registers are located in high-speed local storage, and can be both written and read by the CCU program. Certain registers, however, are implemented in hardware. Some of these registers are double registers. That is, one register can only be written to by the program, the other can only be read out by the program. For example, register X'72', where Input X'72' means 'load a general purpose register with the contents of the operator function select control'; Output X'72', however, means 'set the program display register with the contents of a general purpose register'.

The function of each CCU register is described in detail in Chapter 3.

CCU General Registers: The first 40 external registers (X'00' through X'27') are called **general registers**. They are in local storage and are addressed as external I/O registers using the 'Input' and 'Output' instructions. The general registers have specific functions as shown in Figure 1-2 on page 1-6.

		Byte X						Byte 0						Byte 1											
		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Group 0 (Program Level 2) 00-07	Reg 0																								
	1																								
	2																								
	3																								
	4																								
	5																								
	6																								
	7																								
Group 1 (Program Level 3) 08-0F	Reg 0																								
	1																								
	2																								
	3																								
	4																								
	5																								
	6																								
	7																								
Group 2 (Program Level 4) 10-17	Reg 0																								
	1																								
	2																								
	3																								
	4																								
	5																								
	6																								
	7																								
Group 3 (Program Level 5) 18-1F	Reg 0																								
	1																								
	2																								
	3																								
	4																								
	5																								
	6																								
	7																								
Group 4 (Program Level 1) 20-27	Reg 0																								
	1																								
	2																								
	3																								
	4																								
	5																								
	6																								
	7																								

• Indicates selectable bytes of general registers

Figure 1-2. General Register Groups

The 40 general registers are divided into five groups, numbered 0 through 4, each containing eight registers. Within each group, the registers are numbered 0 through 7. Each group is assigned to a specific program level (see "Program Levels"). When an interrupt level is exited using the EXIT instruction, and the interrupted program level reentered, the contents of the corresponding group of eight local storage registers is transferred by hardware into the eight work registers. As instructions are executed, the eight local storage registers are updated with the contents of the work registers. This allows the control program working at one level to be interrupted by a higher priority level without the need for saving register contents. Figure 1-3 on page 1-7 below shows the relationship between the CCU working registers and the general registers.




Figure 1-3. Work Registers and Local Storage

The general registers of the other (non-active) groups are considered as external registers by the active program level, which can access them in the normal way by means of CCU Register Input/Output instructions.

The first general register of each group (register 0) is used as the instruction address register (IAR) of the corresponding program level.

Condition Latches

Each program level has associated with it a pair of latches called the C and Z latches. They reflect the results of many of the instructions, and provide a means of branching on these results. Note, however, that some instructions do not change the C and Z latches; they stay set with their previous values.

- C (carry) usually indicates a carry from the high-order position of the register being operated on, but it can also mean "less than" or "not equal to" depending on the instruction.
- Z (zero) usually indicates that the result of the operation is zero, but it can also mean "the two operands are equal".


Program Levels

The controller hardware has five program levels. Each program level operates in a similar way to a subroutine, and is responsible for particular phases of operation.

The organization of the different program levels is shown in Figure 1-4 on page 1-9.


Level 1 Interrupt Requests

- Address Compare L1
- IOC Check Summary L1
- Address Exception Check L1
- Input/Output Check L1
- Protection Check L1
- Scanner L1
- Channel Adapter L1
- MOSS L1
- Invalid Operation L1
- IPL L1
- Hardware L1




Level 2 Interrupt Requests

- Scanner L2
- PCI L2
- MOSS Diagnostics L2




Level 3 Interrupt Requests

- PCI L3
- Channel Adapter L3
- Interval Timer L3
- MOSS Diagnostic L3
- MOSS Operator L3




Level 4 Interrupt Requests

- PCI L4
- SVC L4
- MOSS L4



- User Background Program



Start address in LSX '18' (Level 5 IAR, Register '0')

Register Addresses X'18' to X'1F'

Figure 1-4. Program Levels

Each of the five program levels has a different priority; program level 1 has the highest priority, and program level 5 the lowest priority. Program levels 1 through 4 (referred to as the interrupt program levels) provide the connection between the hardware units and program level 5 (referred to as the background program level).

The functions assigned to the different program levels are as follows:

Background Program Level 5

This program level has the lowest priority level, and is only active when none of the other four levels requires service.

Program level 5 cannot interrupt any other program level. However, if program level 5 issues the EXIT instruction, this generates a supervisor call interrupt at program level 4, and so allows level 5 to communicate with level 4.

Interrupt Program Level 4

The functions assigned to this level are:

- Program-controlled interrupts at level 4.
- Supervisor call (SVC) request (generated when the EXIT instruction is executed at level 5).
- MOSS interrupt level 4.

Interrupt Program Level 3

Level 3 is used for most of the interactions between the host processor and the channel adapter. The functions assigned to this level are:

- Program-controlled interrupts at level 3.
- Channel adapter interrupts
- Interval timer interrupts at 100 ms intervals.
- MOSS diagnostic interrupts at level 3.
- MOSS operator interrupts (corresponding to the interrupt button function).

Level 3 interrupts are less critically time-dependent than those assigned to level 2.

Interrupt Program Level 2

Level 2 is used for most of the interactions between the host processor and the communication scanner. The functions assigned to this level are:

- Communication scanner interrupts.
- Program controlled interrupts at level 2.
- MOSS diagnostic interrupts at level 2.

Interrupt Program Level 1

This is the highest priority program level. It is entirely hardware driven, and is used to service checks and other unusual conditions. Conditions that can cause a level 1 interrupt are:

- Address Compare Interrupts
- IOC Check Summary
- Address Exception Check
- Input/Output Check
- Protection Check
- Communication Scanner Checks
- Channel Adapter Checks
- MOSS Level 1 Interrupts
- Invalid Operations Check
- IPL Check
- Hardware Level 1 Interrupts (if in the 'bypass CCU check' mode).

Communication scanner and channel adapter checks may be masked if the CCU is in test mode.

Interrupts

The controller is an interrupt-driven machine, operating in response to requests from the control program and from the hardware. Since these requests have varying degrees of urgency, a priority system is used. Each program, CCU, channel adapter, and communication scanner request is assigned a priority level. Any request for the use of the controller coming from either the control program or the hardware is called an **interrupt request**.

Each interrupt request is assigned to a **program level**. As already explained, the program levels are numbered from 1 to 5 and determine the priority structure.

The machine contains a mechanism that determines when, and in what order, interrupts may occur. If an interrupt request is allowed, the change from the current program level to the interrupting program level takes place **immediately** after completion of the current instruction. If several interrupt requests having different priorities are present at the same time, the one with the highest priority obtains the use of the controller. When a particular level is using the controller, it may be interrupted in its turn by a new interrupt request at a higher level.

When an interrupt occurs (after completion of the current instruction) instruction execution at the lower priority program level is suspended until execution at the higher level is completed. If a new interrupt request at the same level (or at a lower level) occurs, it is stacked until servicing of the current interrupt is terminated. The controller does not allow a particular interrupt if any of the following conditions exist:

- A higher-priority interrupt request is present.
- The new interrupt is at the same level as the one currently being processed.
- The interrupt request or the program level to be interrupted is masked.

At the moment that an interrupt is accepted, a latch called the **interrupt entered** latch is set on. The 'interrupt entered' latch is a hardware latch that tells the controller that the associated program level has been entered. As long as this latch is on, no other interrupt requests to that level are accepted. This prohibits interrupts at the same or at a lower level that could destroy essential information. The

'interrupt entered' latch is not reset when its program level is interrupted by a higher-priority level. It can only be turned off by an EXIT instruction at its own program level, or by a reset condition in the controller. Figure 1-5 on page 1-12 shows an example of a sequence of interrupts.




Figure 1-5. Interrupt Priority Example

Assume that the program is being executed at level 4.

1. A level 2 interrupt request occurs.
2. The controller hardware sets the level 2 'interrupt entered' latch and forces a branch to the start address of program level 2, which starts running.
3. During the execution of the level 2 program, a level 3 interrupt request occurs. The interrupt is not accepted, because the level 2 program being executed has higher priority. The level 3 interrupt is not lost, however, but is stored temporarily.
4. The level 2 program signals that it has ended by means of an EXIT instruction, which resets the level 2 'interrupt entered' latch.
5. The controller now allows the next highest interrupt level to be processed. The level 3 interrupt, previously noted, sets the level 3 'interrupt entered' latch and causes entry into the level 3 program at its starting address.
6. Another interrupt occurs at level 3 during the execution of this same level. This interrupt cannot be accepted, as the same level is currently being executed. It is therefore stored temporarily as before.
7. The level 3 program signals its end by means of the EXIT instruction, which resets the level 3 'interrupt entered' latch.
8. The pending level 3 interrupt sets the level 3 'interrupt entered' latch again, causing reentry into the level 3 program at its starting address.

9. The level 3 program signals its end by means of the EXIT instruction, which resets the level 3 'interrupt entered' latch.
10. No further interrupts are pending. However, the level 4 'interrupt entered' latch is still on, as the level 4 program has not run to completion (it has not yet signaled its end by means of the EXIT instruction). The level 4 program therefore continues until it has finished its current task, and then executes the EXIT instruction. The level 4 'interrupt entered' latch is turned off, and as no further interrupts are pending, the control program returns to background level 5.

There are times when it is not desirable to interrupt a program with a higher priority request. In these cases, a mask can be set to prevent interrupts to a particular program level.

When an interrupt occurs, instruction execution at that level begins with the instruction located at its starting address. The starting addresses of the interrupt levels are contained in registers X'40' through X'43'. These assignments are as follows:

Level	Register
1	X'40'
2	X'41'
3	X'43'
4	X'42'

The instruction strings beginning at the addresses contained in these locations direct the control program to the correct routine to handle a particular interrupt.

Notes:

1. The interrupt starting addresses must be loaded into the registers at IPL time using Output instructions X'40' through X'43'.
2. Only the beginning of the interrupt routine is located at the start address. The remainder of the routine can be located anywhere in storage, and is reached by means of a branch instruction.
3. Level 5 is not entered by an interrupt. Instruction execution begins at the address in the level 5 Instruction Address Register (register 0, Output X'18').
4. Some routines may be used by more than one program level. However, the **execution** of the routine always occurs at the priority level of the currently active program level.
5. A program controlled interrupt (PCI) is available at levels 2, 3, and 4. Level 5 cannot generate a PCI directly, but only via the EXIT instruction as described in the next note.

Channel Adapter (CA)

The channel adapter communicates with the CCU in three ways:

1. IOH and IOHI instructions are used to move control information between the CCU and the channel adapter registers.

These instructions may also be used by the control program to read and write data in the programmed input/output (PIO) mode. As this mode of operation is slow compared to the adapter input/output (AIO) method, it should normally be used only if throughput considerations allow.

2. Cycle stealing is used for the high speed transfer of data between the CCU and the channel adapter. Once the operation has been initialized by IOH or IOHI instructions, it continues without further intervention by the program until all the data has been transferred.
3. Interrupts are used by the channel adapter to obtain the attention of the control program. Channel adapter interrupts are at two different levels:
 - a. Level 3 for normal interrupts.
 - b. Level 1 for error interrupts.

The channel adapter and its connection with the CCU are described in detail in Chapter 4.

Communication Scanner

The communication scanner interacts with the CCU in three ways:

1. IOH and IOHI instructions are used to move control information between the CCU and the communication scanner registers.
2. Cycle stealing is used for the high-speed transfer of control information and data between the CCU and the communication scanner. Once the operation has been initialized by IOH or IOHI instructions, it continues without further intervention by the program until all the control information and data has been transferred.
3. Interrupts are used by the communication scanner to obtain the attention of the control program. Communication scanner interrupts are at two different levels:
 - a. At level 2 for normal interrupts.
 - b. At level 1 for error interrupts.

The communication scanner and its connection with the CCU are described in detail in Chapter 5.

Token-Ring Multiplexer

The token-ring multiplexer (TRM) interacts with the CCU in three ways:

1. IOH and IOHI instructions are used to move control information between the CCU and the TRM storage and registers.
2. By means of cycle stealing controlled by the TRM. Once the operation has been initialized by IOH and IOHI instructions, it continues without further intervention by the program until all the control information and data has been transferred.
3. Interrupts are used between the control program and the TRM and can be read or written by the program in the CCU.

The TRM and its connections to the CCU are described in detail in Chapter 6.

High Performance Transmission Subsystem (HPTSS)

The High Performance Transmission Subsystem (HPTSS) interacts with the CCU in three ways:

1. IOH and IOHI instructions are used to move control information between the CCU and the HPTSS registers.
2. By means of Direct Memory Access (DMA) controlled by the HPTSS. Once the operation has been initialized by IOH and IOHI instructions, it continues without further intervention by the program until all the data has been transferred.
3. Interrupts are used between the control program and the HPTSS and can be read or written by the program in CCU.

The HPTSS and its connections to the CCU are described in detail in Chapter 7.

Maintenance and Operator Subsystem (MOSS)

The MOSS interacts with the CCU and main storage in several ways:

1. The MOSS can read and write anywhere in main storage. This facility must be used with great care.
2. The MOSS communicates with the CCU using the top 2K of main storage, which is reserved for this purpose. Two 32-byte areas of this high storage are called the "In Mailbox" and the "Out Mailbox". Most of the normal communications between the CCU and the MOSS take place via these mailboxes. When a mailbox has been filled, the CCU (or the MOSS) requests an interrupt to inform the MOSS (or the CCU) that the mailbox is available.
3. The following interrupts are used:
 - a. Level 4 for service interrupts. This is the procedure used by the MOSS to inform the CCU that it has filled a mailbox. A similar procedure is used by the CCU to inform the MOSS that it has filled a mailbox.
 - b. Level 3 as a console interrupt key.
 - c. Levels 2 and 3 for diagnostic interrupts.
 - d. Level 1 for error interrupts.
4. The CCU Register Input and CCU Register Output instructions are used to move control information between the CCU and the MOSS registers.

Chapter 2. Instruction Set

The 3745 makes use of a set of instructions that can be used to tailor the control program to meet the specific needs of the data communication system.

This chapter gives the general instruction formats, followed by a detailed description of each instruction.

Note: Modifying an instruction during program execution is not advisable. If instruction modification is done, at least four CCU cycles must be allowed before executing the modified instruction. Failure to observe this rule may cause unpredictable results.

Instruction Format

Instructions have a length of one halfword, with the exception of the Load Address, Branch and Link, and Adapter Input/Output Immediate instructions which have a length of two halfwords. There are eight basic instruction formats:

- Register to Immediate Operand instructions (RI)
- Register to Register instructions (RR)
- Register to Storage instructions (RS)
- Register to Storage with Additional Operations instructions (RSA)
- Branch Operations (RT)
- Register to Immediate Address instructions (RA)
- Exit instruction (EXIT)
- Input/Output instructions (RE).

Instruction Set Summary

Figure 2-1 shows the basic mnemonic names and assembler operand field designations for each instruction. For the explanation of the terms in the "Operand Field Format" column, refer to "Instruction Set by Type of Instruction".

Table 2-1. Instruction Set Summary

Instruction	Format Code	Mnemonic	Operand Field Format
Adapter Input/Output	RR	IOH	R1, R2
Adapter Input/Output Immediate	RI	IOHI	R, I
Add Character Register	RR	ACR	R1 (N1), R2 (N2)
Add Halfword Register	RR	AHR	R1, R2
Add Register	RR	AR	R1, R2
Add Register Immediate	RI	ARI	R (N), I
AND Character Register	RR	NCR	R1 (N1), R2 (N2)
AND Halfword Register	RR	NHR	R1, R2
AND Register	RR	NR	R1, R2
AND Register Immediate	RI	NRI	R (N), I
Branch	RT	B	T
Branch and Link	RA	BAL	R, A
Branch and Link Register	RR	BALR	R1, R2
Branch on Bit	RT	BB	R (N, M), T
Branch on Count	RT	BCT	R (N), T
Branch on C Latch	RT	BCL	T
Branch on Z Latch	RT	BZL	T
CCU Register Input	RE	IN	R, E
CCU Register Output	RE	OUT	R, E
Compare Character Register	RR	CCR	R1 (N1), R2 (N2)
Compare Halfword Register	RR	CHR	R1, R2
Compare Register	RR	CR	R1, R2
Compare Register Immediate	RI	CRI	R (N), I
Exclusive OR Character Register	RR	XCR	R1 (N1), R2 (N2)
Exclusive OR Halfword Register	RR	XHR	R1, R2
Exclusive OR Register	RR	XR	R1, R2
Exclusive OR Register Immediate	RI	XRI	R (N), I
Exit	EXIT	EXIT	-
Insert Character	RS	IC	R (N), D (B)
Insert Character and Count	RSA	ICT	R (N), B
Load	RS	L	R, D (B)
Load Address	RA	LA	R, A
Load Character Register	RR	LCR	R1 (N1), R2 (N2)
Load Character with Offset Reg	RR	LCOR	R1 (N1), R2 (N2)
Load Halfword	RS	LH	R, D (B)
Load Halfword Register	RR	LHR	R1, R2
Load Halfword with Offset Reg	RR	LHOR	R1, R2
Load Register	RR	LR	R1, R2
Load Register Immediate	RI	LRI	R (N), I
Load with Offset Register	RR	LOR	R1, R2
OR Character Register	RR	OCR	R1 (N1), R2 (N2)
OR Halfword Register	RR	OHR	R1, R2
OR Register	RR	OR	R1, R2
OR Register Immediate	RI	ORI	R (N), I
Store	RS	ST	R, D (B)
Store Character	RS	STC	R (N), D (B)
Store Character and Count	RSA	STCT	R (N), B
Store Halfword	RS	STH	R, D (B)
Subtract Character Register	RR	SCR	R1 (N1), R2 (N2)
Subtract Halfword Register	RR	SHR	R1, R2
Subtract Register	RR	SR	R1, R2
Subtract Register Immediate	RI	SRI	R (N), I
Test Register Under Mask	RI	TRM	R (N), I

Instruction Set by Type of Instruction

Figure 2-1 shows the operation code bit structure and the operand fields for each instruction. In this section, the instructions are grouped by type of instruction.

Name	Instruction	CZ	M	Format																	
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
LRI	Load Reg Immediate	Y	1	1	0	0	0	0	R	M	Immediate Data						(1,2)				
ARI	Add Reg Immediate	Y	1	1	0	0	1	0	R	M	Immediate Data						(1,2)				
SRI	Subt Reg Immediate	Y	1	1	0	1	0	0	R	M	Immediate Data						(1,2)				
CRI	Comp Reg Immediate	Y	1	1	0	1	1	0	R	M	Immediate Data						(1,2)				
XRI	XOR Reg Immediate	Y	1	1	1	0	0	0	R	M	Immediate Data						(1,2)				
ORI	OR Reg Immediate	Y	1	1	1	0	1	0	R	M	Immediate Data						(1,2)				
AND	AND Reg Immediate	Y	1	1	1	1	0	0	R	M	Immediate Data						(1,2)				
TRM	Test R under Mask	Y	1	1	1	1	1	0	R	M	Mask Bits						(1,2)				
BALR	Branch & Link Reg	N	4	C	R2			0	R1		0	1	0	0	0	0	0	0	(3)		
LHR	Load Halfword Reg	Y	1	0	R2			0	R1		1	0	0	0	0	0	0	0	(3)		
LR	Load Register	Y	1	0	R2			0	R1		1	0	0	0	1	0	0	0	(3)		
AHR	Add Halfword Reg	Y	1	0	R2			0	R1		1	0	0	1	0	0	0	0	(3)		
AR	Add Register	Y	1	0	R2			0	R1		1	0	0	1	1	0	0	0	(3)		
SHR	Subt Halfword Reg	Y	1	0	R2			0	R1		1	0	1	0	0	0	0	0	(3)		
SR	Subtract Register	Y	1	0	R2			0	R1		1	0	1	0	1	0	0	0	(3)		
CHR	Comp Halfword Reg	Y	1	0	R2			0	R1		1	0	1	1	0	0	0	0	(3)		
CR	Compare Register	Y	1	0	R2			0	R1		1	0	1	1	1	0	0	0	(3)		
XHR	XOR Halfword Reg	Y	1	0	R2			0	R1		1	1	0	0	0	0	0	0	(3)		
XR	XOR Register	Y	1	0	R2			0	R1		1	1	0	0	1	0	0	0	(3)		
DHR	OR Halfword Reg	Y	1	0	R2			0	R1		1	1	0	1	0	0	0	0	(3)		
OR	OR Register	Y	1	0	R2			0	R1		1	1	0	1	1	0	0	0	(3)		
NHR	AND Halfword Reg	Y	1	0	R2			0	R1		1	1	1	0	0	0	0	0	(3)		
NR	AND Register	Y	1	0	R2			0	R1		1	1	1	0	1	0	0	0	(3)		
LHCR	Load HW w. Offset	Y	1	0	R2			0	R1		1	1	1	1	0	0	0	0	(3)		
LCR	Load w. Offset	Y	1	0	R2			0	R1		1	1	1	1	1	0	0	0	(3)		
LCR	Load Character Reg	Y	1	0	R2			N	0	R1		N	0	0	0	0	1	0	0	0	(4,5)
ACR	Add Character Reg	Y	1	0	R2			N	0	R1		N	0	0	0	1	1	0	0	0	(4,5)
SCR	Subt Character Reg	Y	1	0	R2			N	0	R1		N	0	0	1	0	1	0	0	0	(4,5)
CCR	Comp Character Reg	Y	1	0	R2			N	0	R1		N	0	0	1	1	1	0	0	0	(4,5)
XCR	XOR Character Reg	Y	1	0	R2			N	0	R1		N	0	1	0	0	1	0	0	0	(4,5)
OCR	OR Character Reg	Y	1	0	R2			N	0	R1		N	0	1	0	1	1	0	0	0	(4,5)
MCR	Add Character Reg	Y	1	0	R2			N	0	R1		N	0	1	1	0	1	0	0	0	(4,5)
LCCR	Load Char w Offset	Y	1	0	R2			N	0	R1		N	0	1	1	1	1	0	0	0	(4,5)
L	Load	Y	4	0	Base Reg			0	R		0	Displacement				1	0	(6,7)			
ST	Store	N	2	0	Base Reg			0	R		1	Displacement				1	0	(6,7)			
LH	Load Halfword	Y	3	0	Base Reg			0	R		0	Displacement				1	(6,7)				
STH	Store Halfword	N	1	0	Base Reg			0	R		0	Displacement				1	(6,7)				
IC	Insert Character	Y	3	0	Base Reg			1	R		N	0	Displacement				(1,2,7)				
STC	Store Character	N	1	0	Base Reg			1	R		N	1	Displacement				(1,2,7)				
ICT	Insert Char & Ct	N	4	0	Base Reg			0	R		N	0	0	0	1	0	0	0	0	(1,2,8)	
STCT	Store Char & Ct	N	3	0	Base Reg			0	R		N	0	0	1	1	0	0	0	0	(1,2,8)	
B	Branch	N	4	1	0	1	0	1	Displacement						(9)						
BZL	Branch on Z latch	N	2	1	0	0	0	1	Displacement						(9)						
BCL	Branch on C latch	N	2	1	0	0	1	1	Displacement						(9)						
BCT	Branch on Count	N	3	1	0	1	1	1	R	M	1	Displacement				(1,2,9)					
BB	Branch on Bit	N	2	1	1	M	M	1	R	M	M	Displacement				(1,2,9,10)					
BAL	Branch and Link	N	4	1	0	1	1	1	R		0	1	Addr Byte Ext				Addr Bytes 0 and 1 (6,11)				
LA	Load Address	N	1	1	0	1	1	1	R		0	0	Addr Byte Ext				Addr Bytes 0 and 1 (6,11)				
EXIT	Exit	N	9	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0		
IN	CCU Reg Input	N	1	0	E			0	R		E				1	1	0	0	(6,12,13)		
OUT	CCU Reg Output	N	1	0	E			0	R		E				0	1	0	0	(6,12,13)		
IOH	Adapter I/O	Y	7	0	R2			0	R1		0	1	0	1	0	0	0	0	(3,12,14)		
IOHI	Adapter I/O Immed	Y	6	0	0	0	0	0	R		0	1	1	1	0	0	0	0	Depends on adapter (3,12,15)		

The column C,Z indicates whether the C and Z registers are changed by the execution of the instruction (Y = yes; N = no).

Figure 2-1. Instruction Set by Type of Instruction

1. The R field addresses the general registers. As the R field is only 2 bits long, these bits form the 2 high-order bits of the register address. The low-order bit of the address is created by hardware, and is always 1. This means that only odd-numbered general registers (1, 3, 5, 7) can be addressed.
2. The bit marked N is used to select one (or sometimes both) of the bytes of the general register selected by the associated R field.
3. The R1 and R2 fields address the general registers. As the R1 and R2 fields are 3 bits long, these bits can take any value from 0 to 7, and all 3 bytes of the register are used in the operation.
4. The R1 and R2 fields address the general registers. As the R1 and R2 fields are only 2 bits long, these bits form the 2 high-order bits of the register address. The low-order bit of the address is created by hardware, and is always 1. This means that only odd numbered general registers (1, 3, 5, 7) can be addressed.
5. The bit marked N is used to select one (or sometimes both) of the bytes of the general register selected by the associated R1/R2 field.
6. The R field addresses the general registers. As the R field is 3 bits long, these bits can take any value from 0 to 7, and all 3 bytes of the register are used in the operation.
7. The effective storage address is formed by adding the displacement to the contents of the base register selected by bits 1-3.
8. The contents of the base register specified are incremented by 1 after storage access.
9. The displacement field is added to the address of the next sequential instruction (contained in general register 0) to form the branch address.
10. The 3 bits of the mask (M) field specify the bit to be tested.
11. The 22 bits contained in the extension byte and in bytes 0 and 1 form an address. In the case of the branch and link instruction, these 22 bits form the branch address. In the case of the load address instruction, the 22 bits are treated as immediate data and loaded into the register specified by R.
12. The Input X'n' and Output X'n' instructions can address only the **CCU** external registers. The IOH and IOHI instructions can address only the **adapter** external registers. See below for lists of these registers.
13. The E field consists of 7 bits and addresses one of the 128 external CCU registers.
14. The contents of R2 includes the address of the adapter external register.
15. The second half-word contains the address of the adapter external register.

Instruction Set Detailed Bit Structure

In this section, the instructions are grouped logically, that is, starting with all the Load instructions, then continuing with all the Store instructions, and so on.

Each table is followed by a detailed description of the individual instructions of that type.

Load Instructions

Name	Instruction	Type	Format																	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
LRI	Load Reg Immediate	RI	1	0	0	0	0	R	N	0	Immediate Data									
LR	Load Register	RR	0	R2	0	R1	1	0	0	0	1	0	0	0						
LOR	Load Reg w. Offset	RR	0	R2	0	R1	1	1	1	1	1	0	0	0						
LHR	Load Halfword Reg	RR	0	R2	0	R1	1	0	0	0	0	0	0	0						
LHOR	Load H/W w. Offset	RR	0	R2	0	R1	1	1	1	1	0	0	0	0						
LCR	Load Character Reg	RR	0	R2	N	0	R1	N	0	0	0	0	1	0	0	0	0			
LCOR	Load Char w Offset	RR	0	R2	N	0	R1	N	0	1	1	1	1	0	0	0	0			
L	Load	RS	0 Base Reg				0	R	0	Displacement						1	0			
LH	Load Halfword	RS	0 Base Reg				0	R	0	Displacement						1				
IC	Insert Character	RS	0 Base Reg				1	R	N	0	Displacement									
ICT	Insert Char & Ct	RSA	0 Base Reg				0	R	N	0	0	0	1	0	0	0	0	0		
LA	Load Address	RA	1	0	1	1	1	R	0	0	Address Byte Ext									
			Addr Byte 0								Addr Byte 1									

Load Register Immediate: LRI R(N),I RI

1	0	0	0	0	0	R	N	Immediate Data									
---	---	---	---	---	---	---	---	----------------	--	--	--	--	--	--	--	--	--

0 4 5 6 7 8 15


The second operand (Immediate Data field) is loaded into the first operand (byte 0 if $N = 0$, or byte 1 if $N = 1$, of the register specified by R). The non-selected bytes of the register remain unchanged. The register specified by R must be an odd-numbered register.

Resulting Condition Latches:

C: the result in the selected byte of R \neq 0.

Z: the result in the selected byte of R = 0

Load Register: LR R1,R2 RR



The second operand (R2) is loaded into the first operand (R1). All bits of the register specified by R2 are moved into the register specified by R1 and are not changed. Condition latches are set according to the result in the first operand.

Resulting Condition Latches:


C: the result in R1 \neq 0.

Z: the result in R1 = 0

Notes:

1. If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all bit positions (bytes X, 0, and 1) of the registers.

Load Halfword Register: LHR R1,R2 RR



The second operand (R2, bytes 0 and 1) is loaded into the first operand (R1, bytes 0 and 1). The second operand is not changed, and the condition latches are set according to the result in the first operand.


Resulting Condition Latches:

C: the result in bytes 0 and 1 of R \neq 0.

Z: the result in bytes 0 and 1 of R = 0

Note: If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

Load Character Register: LCR R1(N1),R2(N2) RR




The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is loaded into the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1). The non-selected bytes of R1 remain unchanged. The register specified by R must be an odd-numbered register.

Resulting Condition Latches:

C: the selected byte of R1 contains an even number of 1-bits, or is zero

Z: the selected byte of R = 0

Load Register with Offset: LOR R1,R2 RR



The second operand (R2) is shifted right one bit position, and the result is loaded into the first operand (R1). A 0-bit is inserted into the high-order bit position of R1.

Resulting Condition Latches:


C: a 1-bit was shifted out of byte 1 of R2.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all bit positions (bytes X, 0, and 1) of the registers.

Load Halfword Register with Offset: LHOR R1,R2 RR



The second operand (R2 bytes 0 and 1) is shifted right one bit position, and the result is loaded into the first operand (R1 bytes 0 and 1). A 0-bit is inserted into the high-order bit position of R1, byte 0.

Resulting Condition Latches:

C: a 1-bit shifted out of byte 1 of R2.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

Load Character Register with Offset: LCOR R1(N1),R2(N2) RR

0	R2	N2	0	R1	N1	0	1	1	1	1	0	0	0
0	1	2	3	4	5	6	7	8					15

The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is shifted right one bit position, and the result is loaded into the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1). A 0-bit is inserted into the high-order bit position of the selected byte of R1. The non-selected bytes of R1 remain unchanged. The registers specified by R1 and R2 must be odd-numbered registers.

Resulting Condition Latches:

C: a 1-bit shifted out of the selected byte of R2.

Z: the result in the selected byte of R1 = 0.

Load: L R,D(B) RS

0	Base Reg	0	R	0	Displacement	1	0			
0	1	3	4	5	7	8	9			
								13	14	15

The load instruction loads the data (the second operand) from a 4-byte field in storage into the first operand (register specified by R). The fullword containing the second operand must be on a halfword boundary.

The storage address is formed by adding the displacement value in the D field to the contents of the base register. The D field allows for a displacement of 0 to +31 fullwords.

Resulting Condition Latches:


C: the result in R ≠ 0.

Z: the result in R = 0.

Notes:

1. The low-order bit of the storage address is ignored since storage is addressed on halfword boundaries with this instruction.
2. If register 0 (instruction address register) is specified in the R field, this instruction results in an unconditional branch to the address loaded into register 0; the condition latches are unchanged.
3. If the B-field is 0, a program-settable address located in external register 'X46' is used as the base address, instead of the contents of register 0. This permits direct addressing of the 32 fullwords starting at the address contained in register 'X46' without having to load a base register.
4. This instruction loads the 24 low-order bits from the fullword addressed by the second operand into bytes X, 0, and 1 of R. The 8 high-order bits in storage are ignored.

Load Halfword: LH R,D(B) RS



The load halfword instruction loads the data (the second operand) from a halfword field in storage into bytes 0 and 1 of the register specified by R. The storage address is formed by adding the displacement value in the D field to the contents of the register (B). The D field allows for a displacement of 0 to +63 halfwords.

Resulting Condition Latches:


C: the result in bytes 0 and 1 of R \neq 0

Z: the result in bytes 0 and 1 of R = 0.

Notes:

1. The low-order bit of the storage address is ignored since storage is addressed on halfword boundaries with this instruction.
2. If register 0 (instruction address register) is specified in the R field, the instruction results in an unconditional branch to the address formed in register 0, and the condition latches remain unchanged.
3. If the B field is 0, a program-settable address located in external register X'45' is used as the base address instead of the contents of register 0. This permits direct addressing of the 64 halfwords starting at the above set address without having to load a base register.
4. Byte X of the register specified by R is set to 0 during the LOAD operation.

Insert Character: IC R(N),D(B) RS



The 8-bit character at the second operand address is inserted into byte 0 (N = 0) or byte 1 (N = 1) of the register specified by R. The remaining bits of the register are unchanged. The storage address of the second operand is formed by adding the displacement value in the D field to the contents of the base register specified by the B field. The D field allows for a displacement of 0 to +127 bytes. The register specified by R must be an odd-numbered register.


Resulting Condition Latches:

C: the selected byte of R contains an even number of 1-bits, or is zero.

Z: the selected byte of R is equal to 0.

Note: If the B field is 0, a program settable address located in external register X'44' is used as the base address instead of the contents of register 0. This permits direct addressing of the 128 bytes, starting at the above set address, without having to load a base register.

Insert Character and Count: ICT R(N),B RSA



The 8-bit character at the second operand address is inserted into byte 0 (N=0) or byte 1 (N=1) of the register specified by R. After the storage address has been obtained from the base register B, the contents of the base register are incremented by 1. Therefore, after execution of this instruction, the register specified by the B field normally contains an address 1 byte greater than before execution.


The register specified by R must be an odd-numbered register.

Resulting Condition Latches: Unchanged.

Notes:

1. Register 0 specified in the B field results in an invalid operation check.
2. If the registers specified by R and B are the same (odd) registers, their contents are incremented by one before the character is inserted into the selected byte of the register.

Load Address: LA R,A RA



The load address instruction is a 32-bit instruction. The second operand (A field) is loaded into the first operand (R).

Resulting Condition Latches: Unchanged.


Notes:

1. Instruction bits 10 through 15 in the A field are loaded into byte X of R.
2. If register 0 is specified by R, a branch results to the address contained in the A field.
3. The A field can be changed by using an ST instruction.
4. Bits 0 and 1 of byte X are set to 0 when LA is executed.
5. If the contents of R are used later for branching, the branch is limited to the first 4 megabytes.

Store Instructions

Name	Instruction	Type	Format															
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ST	Store	RS	0	Base Reg			0	R		1	Displacement						1	0
STH	Store Halfword	RS	0	Base Reg			0	R		1	Displacement						1	
STC	Store Character	RS	0	Base Reg			1	R		N	1	Displacement						
STCT	Store Char & Ct	RSA	0	Base Reg			0	R		N	0	0	1	1	0	0	0	0

Store: ST R,D(B) RS




The store instruction stores the contents of the first operand (the register specified by R) into the second operand in storage. The storage address is formed by adding the displacement contained in the D field to the contents of the base register specified by the B field. The D field allows for a displacement of 0 to +31 fullwords.

Resulting Condition Latches: Unchanged.

Notes:

1. The low-order bit of the storage address is ignored because storage is addressed on halfword boundaries with this instruction.
2. If the B field is 0, a program-settable address located in external register X'46' is used as a base address instead of the contents of register 0. This permits direct addressing of the 32 fullwords starting at the above set address without having to load a base register.
3. If the R field is 0, zeros will be stored instead of the contents of register 0.
4. The contents of the register (bytes X, 0, and 1) are stored into the 24 low-order bits of the fullword addressed in storage. The 8 high-order bits remain unchanged.

Store Halfword: STH R,D(B) RS




The store halfword instruction stores bytes 0 and 1 of the register specified by R into the second operand in storage. The storage address of the second operand is formed by adding the displacement value in the D field to the contents of the base register specified by B. The D field allows for a displacement of 0 to +63 halfwords.

Resulting Condition Latches: Unchanged.

Notes:

1. The low-order bit of the address is ignored because storage is addressed on halfword boundaries with this instruction.
2. If the R field is zero, X'0000' is stored at the storage address instead of bytes 0 and 1 of register 0.
3. If the B field is 0, a program-settable address located in external register X'45' is used as the base address instead of the contents of register 0. This permits direct addressing of the 64 halfwords starting at the above set address without having to load a base register.

Store Character: STC R(N),D(B) RS




The first operand (byte 0 if N=0 or byte 1 if N=1 of the register specified by R) is stored into the second operand in storage. The storage address of the second operand is formed by adding the displacement value specified by the D field to the contents of the base register specified by B. The D field allows for a displacement of 0 to +127 bytes. The register specified by R must be an odd-numbered register.

Resulting Condition Latches: Unchanged.

Note: If the B field is 0, a program-settable address located in external register X'44' is used as the base address instead of the contents of register 0. This permits direct addressing of the 128 bytes starting at the above set address without having to load a base register.

Store Character and Count: STCT R(N),B RS



The first operand is placed in the second operand in storage. The storage address of the second operand is contained in the register specified by the B field. The byte stored is byte 0 (if N=0) or byte 1 (if N=1) of the register specified by R. After the storage address has been obtained from the base register (B field), the contents of the base register are incremented by 1. Therefore, when this instruction has been executed, the base register contains an address 1 byte greater than before execution. The register specified by R must be an odd-numbered register.

Resulting Condition Latches: Unchanged.

Notes:

1. Register 0 specified in the B field results in an invalid operation check.
2. If R and B specify the same (odd) register, its contents are incremented by 1 before the selected byte of that register is stored.

Add Instructions

Name	Instruction	Type	Format														
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
ARI	Add Reg Immediate	RI	1	0	0	1	0	R	N	Immediate Data							
AR	Add Register	RR	0	R2	0	R1	1	0	0	1	1	0	0	0			
AHR	Add Halfword Reg	RR	0	R2	0	R1	1	0	0	1	0	0	0	0			
ACR	Add Character Reg	RR	0	R2	N2	0	R1	N1	0	0	0	1	1	0	0	0	

Add Register Immediate: ARI R(N),I RI

1	0	0	1	0	R	N	Immediate Data									
0					4	5	6	7	8							15

The second operand (I field) is added to the first operand (bytes X and 0 if N = 0, or bytes X, 0, and 1 if N = 1, of the register specified by R). The register specified by R must be an odd-numbered register. If N = 0, byte 1 of R remains unchanged.

Resulting Condition Latches:

1. N = 0

C: an overflow occurred from byte 0 of R.

Z: the result in byte 0 of R = 0.

2. N = 1

C: an overflow occurred from bytes 0 and 1 of R.

Z: the result in bytes 0 and 1 of R = 0.

Note: The first operand includes byte X of the register specified by R. However, byte X does not affect the setting of the condition latches.

Add Register: AR R1,R2 RR

0	R2	0	R1	1	0	0	1	1	0	0	0
0	1	3	4	5	7	8					15

The second operand (R2) is added to the first operand (R1), and the sum is placed in the first operand location. Addition of all bits in the register operands is performed algebraically, and the appropriate condition latches are set.

Resulting Condition Latches:


C: an overflow occurred from R1.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified by R1, a branch occurs to the address formed in register 0.
2. This instruction operates on all bit positions (bytes X, 0, and 1) of the registers.

Add Halfword Register: AHR R1,R2 RR



The second operand (R2 bytes 0 and 1) is added to the first operand (R1, bytes 0 and 1), and the sum is placed in the first operand location. Addition of the register operands is performed algebraically, and the appropriate condition latches are set.


Resulting Condition Latches:

C: an overflow occurred from byte 0 of R1.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

Add Character Register: ACR R1(N1),R2(N2) RR



The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is added to the first operand (R1, bytes X and 0 if N1 = 0, or bytes X, 0, and 1 if N1 = 1). The sum is placed in the first operand location. If N1 = 0, byte 1 of R1 remains unchanged. The registers specified by R1 and R2 must be odd-numbered registers.

Resulting Condition Latches:

1. N = 0

C: an overflow occurred from byte 0 of R1.

Z: the result in byte 0 of R1 = 0.

2. $N = 1$

C: an overflow occurred from byte 0 of R1.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: The first operand includes byte X of the register specified by R1. However, byte X does not affect the setting of the condition latches.

Subtract Instructions

Name	Instruction	Type	Format																	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
SRI	Subt Reg Immediate	RI	1	0	1	0	0	R	N	Immediate Data										
SR	Subtract Register	RR	0	R2		0	R1		1	0	1	0	1	0	0	0				
SHR	Subt Halfword Reg	RR	0	R2		0	R1		1	0	1	0	0	0	0	0				
SCR	Subt Character Reg	RR	0	R2		N2		0	R1		N1		0	0	1	0	1	0	0	0

Subtract Register Immediate: SRI R(N),I RI

1	0	1	0	0	R	N	Immediate Data								
0					4	5	6	7	8						15

The second operand (I field) is subtracted from the first operand (bytes X and 0 if N = 0, or bytes X, 0, and 1 if N = 1, of the register specified by R). The result is placed in the first operand location. The register specified by R must be an odd-numbered register.

Before the subtraction is performed, the second operand is expanded with high-order zeros to equal the size of the first operand. Subtraction is performed by adding the twos complement of the second operand to the first operand, and setting the appropriate condition latch. If the difference is less than zero, the result is in the complement form.

Resulting Condition Latches:

1. N = 0

C: the result in byte 0 of R < 0.

Z: the result in byte 0 of R = 0.

2. N = 1

C: the result in bytes 0 and 1 of R < 0.

Z: the result in bytes 0 and 1 of R = 0.

Note: The first operand includes byte X of the register specified by R. However, byte X does not affect the setting of the condition latches.

Subtract Register: SR R1,R2 RR

0	R2		0	R1		1	0	1	0	1	0	0	0	
0	1	3		4	5	7		8						15

The second operand (R2) is subtracted from the first operand (R1), and the result is placed in the first operand location. Subtraction is performed by adding the twos complement of the second operand to the first operand, and setting the appropriate condition latch. If the difference is less than zero, the result is in the complement form.


Resulting Condition Latches:

C: the result in R1 < 0.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all bit positions (bytes X, 0, and 1) of the registers.

Subtract Halfword Register: SHR R1,R2 RR


The second operand (R2, bytes 0 and 1) is subtracted from the first operand (R1, bytes 0 and 1), and the result is placed in the first operand location. Subtraction is performed by adding the two's complement of the second operand to the first operand, and setting the appropriate condition latch. If the difference is less than 0, the result is in the complement form.

Resulting Condition Latches:

C: the result in bytes 0 and 1 of R1 < 0.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

Subtract Character Register: SCR R1(N1),R2(N2) RR

The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is subtracted from the first operand (R1, bytes X and 0 if N1 = 0, or bytes X, 0, and 1 if N1 = 1). The result is placed in the first operand location. The registers specified by R1 and R2 must be odd-numbered registers.

Before the subtraction is performed, the second operand is expanded with high-order zeros to equal the size of the first operand. Subtraction is performed by adding the two's complement of the second operand to the first operand, and setting the appropriate condition latch. If the difference is less than zero, the result of the subtraction is in the complement form.

Resulting Condition Latches:

1. N = 0

C: the result in byte 0 of R1 < 0.

Z: the result in byte 0 of R1 = 0.

2. N = 1

C: the result in bytes 0 and 1 of R1 < 0.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: The first operand includes byte X of the register specified by R1. However, byte X does not affect the setting of the condition latches.

Compare Instructions

Name	Instruction	Type	Format																
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
CRI	Comp Reg Immediate	RI	1	0	1	1	0	R	N	Immediate Data									
CR	Compare Register	RR	0	R2		0	R1		1	0	1	1	1	0	0	0			
CHR	Comp Halfword Reg	RR	0	R2		0	R1		1	0	1	1	0	0	0	0			
CCR	Comp Character Reg	RR	0	R2		N2		0	R1		N1	0	0	1	1	1	0	0	0
TRM	Test R under Mask	RI	1	1	1	1	0	R	N	Mask Bits									

Compare Register Immediate: CRI R(N),I RI

1	0	1	1	0	R	N	Immediate Data											
0					4	5	6	7	8									15

The second operand (I field) is compared with the first operand (byte 0 if N = 0, or byte 1 if N = 1, of the register specified by R) and the appropriate condition latch is set. The register specified by R must be an odd-numbered register, and its contents will not be altered.

Resulting Condition Latches:

C: the selected byte of R < I.

Z: the selected byte of R = I.

Compare Register: CR R1,R2 RR

0	R2		0	R1		1	0	1	1	1	0	0	0
0	1		3	4	5		7	8					15

The second operand (R2) is compared to the first operand (R1), and the result sets the appropriate condition latch. All bits of each operand are compared. The contents of the registers are not changed.

Resulting Condition Latches:

C: value in R1 < value in R2.

Z: value in R1 = value in R2.

Note: This instruction operates on all bit positions (bytes X, 0, and 1) of the registers.

Compare Halfword Register: CHR R1,R2 RR

0	R2		0	R1		1	0	1	1	0	0	0	0
0	1		3	4	5		7	8					15


The second operand (R2, bytes 0 and 1) is compared to the first operand (R1, bytes 0 and 1), and the result sets the appropriate condition latch. The contents of the registers are not changed.

Resulting Condition Latches:

C: bytes 0 and 1 of R1 < bytes 0 and 1 of R2.

Z: bytes 0 and 1 of R1 = bytes 0 and 1 of R2.

Compare Character Register: CCR R1(N1),R2(N2) RR




The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is compared with the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1), and the appropriate condition latch is set. The registers specified by R1 and R2 must be odd-numbered registers. The contents of the registers are not changed.

Resulting Condition Latches:

C: the selected byte of R1 < the selected byte of R2.

Z: the selected byte of R1 = the selected byte of R2.

Test Register Under Mask: TRM R(N),I RI



The state of the first operand bits selected by a mask is used to set up the condition latches. The byte of immediate data (I field) is used as an 8-bit mask. The bits of the mask are made to correspond one for one with the bits of the first operand (byte 0 if N=0, or byte 1 if N=1, of the register specified by R). A mask bit of 1 indicates that the register bit is to be tested. When the mask bit is 0, the register bit is ignored. Testing is done by ANDING the selected byte of the register with the immediate operand. The contents of R are not altered. The register specified by R must be an odd-numbered register.

Resulting Condition Latches:

C: the result \neq 0.

Z: the result = 0.

XOR Instructions

Name	Instruction	Type	Format															
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
XRI	XOR Reg Immediate	RI	1	1	0	0	0	R	N	Immediate Data								
XR	XOR Register	RR	0	R2		0	R1		1	1	0	0	1	0	0	0		
XHR	XOR Halfword Reg	RR	0	R2		0	R1		1	1	0	0	0	0	0	0		
XCR	XOR Character Reg	RR	0	R2		N2 0		R1		N1 0		1	0	0	1	0	0	0

XOR Register Immediate: XRI R(N),I RI

1	1	0	0	0	R	N	Immediate Data								
0	4				5	6	7	8	15						

The second operand (I field) is XORed with the first operand (byte 0 if N = 0, or byte 1 if N = 1, of the register specified by R). The resulting byte is placed in the first operand location, and the appropriate condition latch is set. The operation is performed in the same manner as the Exclusive OR Register instruction. The register specified by R must be an odd-numbered register.

Resulting Condition Latches:

C: the selected byte of R \neq 0.

Z: the selected byte of R = 0.

XOR Register: XR R1,R2 RR

0	R2		0	R1		1	1	0	0	1	0	0	0		
0	1	3		4	5	7		8	15						

The second operand (R2) is XORed with the first operand (R1), and the result is placed in the first operand location. All bits of each operand participate in the operation. Operands are treated as unstructured logical quantities, and the connective exclusive OR is applied bit by bit. A bit position in the result is set to 1 if the corresponding bit positions in the two operands are different. Otherwise, the resulting bit is set to 0.

Resulting Condition Latches:


C: the result in R1 \neq 0.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all 24 bit positions (bytes X, 0, and 1) of the registers.

XOR Halfword Register: XHR R1,R2 RR



The second operand (R2, bytes 0 and 1) is XORed with the first operand (R1 bytes 0 and 1), and the result is placed in the first operand location. The operation is performed in the same manner as the Exclusive OR Register instruction except that only the low-order 16 bits (byte 0 and 1) of the registers are used.


Resulting Condition Latches:

C: the result in bytes 0 and 1 of R1 \neq 0.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

XOR Character Register: XCR R1(N1),R2(N2) RR



The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is XORed with the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1). The result is placed in the first operand location, and the appropriate condition latch is set. Operation is performed in the same manner as the Exclusive OR Register instruction. The registers specified by R1 and R2 must be odd-numbered registers.

Resulting Condition Latches:

C: the selected byte of R1 \neq 0.

Z: the selected byte of R1 = 0

OR Instructions

Name	Instruction	Type	Format															
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ORI	OR Reg Immediate	RI	1	1	0	1	0	R	N	Immediate Data								
OR	OR Register	RR	0	R2		0	R1		1	1	0	1	1	0	0	0		
OHR	OR Halfword Reg	RR	0	R2		0	R1		1	1	0	1	0	0	0	0		
OCR	OR Character Reg	RR	0	R2		N2	0	R1		N1	0	1	0	1	1	0	0	0

OR Register Immediate: ORI R(N),I RI

1	1	0	1	0	R	N	Immediate Data										
0					4	5	6	7	8								15

The second operand (I field) is ORed with the first operand (byte 0 if N = 0, or byte 1 if N = 1, of the register specified by R). The result is placed in the first operand location; the remaining byte(s) of the register are unchanged. The operation is performed in the same manner as the OR Register instruction. The register specified by R must be an odd-numbered register.

Resulting Condition Latches:

C: the selected byte of R ≠ 0.

Z: the selected byte of R = 0

OR Register: OR R1,R2 RR

0	R2		0	R1		1	1	0	1	1	0	0	0				
0	1			3	4	5			7	8							15

The second operand (R2) is ORed with the first operand (R1), and the result is placed in the first operand location. All bits of each operand participate in the operation. Operands are treated as unstructured logical quantities, and the connective inclusive OR is applied bit by bit. A bit position in the result is set to 1 if the corresponding bit position in either one or both of the operands contains a 1; otherwise the result bit is set to 0. Any value in the operands or in the result is valid.

Resulting Condition Latches:


C: the result in R1 ≠ 0.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all 24 bit positions (bytes X, 0, and 1) of the registers.

OR Halfword Register: OHR R1,R2 RR



The second operand (R2, bytes 0 and 1) is ORed with the first operand (R1, bytes 0 and 1), and the result is placed in the first operand location. Operation is performed in the same manner as the OR Register instruction with the exception that only the low-order 16 bits (bytes 0 and 1) of the registers are used.


Resulting Condition Latches:

C: the result in bytes 0 and 1 of R1 \neq 0.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

OR Character Register: OCR R1(N1),R2(N2) RR



The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is ORed with the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1). The operation is performed in the same manner as the OR Register instruction, and the result of the operation is placed in the first operand location. The registers specified by R1 and R2 must be odd-numbered registers. The non-selected byte(s) of R1 remain unchanged.

Resulting Condition Latches:

C: the selected byte of R \neq 0.

Z: the selected byte of R = 0.

AND Instructions

Name	Instruction	Type	Format															
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
NRI	AND Reg Immediate	RI	1	1	1	0	0	R	N	Immediate Data								
NR	AND Register	RR	0	R2		0	R1		1	1	1	0	1	0	0	0		
NHR	AND Halfword Reg	RR	0	R2		0	R1		1	1	1	0	0	0	0	0		
NCR	AND Character Reg	RR	0	R2		N2 0		R1		N1 0		1	1	0	1	0	0	0

AND Register Immediate: NRI R(N),I RI

1	1	1	0	0	R	N	Immediate Data											
0					4	5	6	7	8									15

The second operand (I field) is ANDed with the first operand (byte 0 if N = 0, or byte 1 if N = 1, of the register specified by R). The result is placed into the first operand location; the remaining byte(s) of the register are unchanged. The operation is performed in the same manner as the AND Register instruction. The register specified by R must be an odd-numbered instruction.

Resulting Condition Latches:

C: the result in the selected byte of R ≠ 0.

Z: the result in the selected byte of R = 0.

AND Register: NR R1,R2 RR

0	R2		0	R1		1	1	1	0	1	0	0	0				
0	1			3	4	5			7	8							15

The second operand (R2) is ANDed with the first operand (R1), and the result is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective AND is applied bit by bit. A bit position in the result is set to 1 if the corresponding bit positions in both operands contain a 1; otherwise the result bit is set to 0. Any value in the operands or in the result is valid.

Resulting Condition Latches:


C: the result in R1 ≠ 0.

Z: the result in R1 = 0.

Notes:

1. If register 0 is specified by R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.
2. This instruction operates on all 24 bit positions (bytes X, 0, and 1) of the registers.

AND Halfword Register: NHR R1,R2 RR



The second operand (R2, bytes 0 and 1) is ANDed with the first operand (R1, bytes 0 and 1), and the result is placed in the first operand location. Operation is performed in the same manner as the AND Register instruction with the exception that only the low-order 16 bits (bytes 0 and 1) of the registers are used.


Resulting Condition Latches:

C: the result in bytes 0 and 1 of R1 \neq 0.

Z: the result in bytes 0 and 1 of R1 = 0.

Note: If register 0 is specified as R1, a branch results to the address formed in register 0, and the condition latches remain unchanged.

AND Character Register: NCR R1(N1),R2(N2) RR



The second operand (R2, byte 0 if N2 = 0, or byte 1 if N2 = 1) is ANDed with the first operand (R1, byte 0 if N1 = 0, or byte 1 if N1 = 1). The operation is performed in the same manner as the AND Register instruction, and the result is placed in the first operand location. The registers specified by R1 and R2 must be odd-numbered registers. The non-selected byte(s) of R1 remain unchanged.

Resulting Condition Latches:

C: the result in the selected byte of R \neq 0.

Z: the result in the selected byte of R = 0

Branch Operations

Name	Instruction	Type	Format														
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
B	Branch	RT	1	0	1	0	1										Displacement
BCL	Branch on C latch	RT	1	0	0	1	1										Displacement
BZL	Branch on Z latch	RT	1	0	0	0	1										Displacement
BCT	Branch on Count	RT	1	0	1	1	1	R		N	1						Displacement
BB	Branch on Bit	RT	1	1	M	M	1	R		N	M						Displacement
BALR	Branch & Link Reg	RR	0		R2		0	R1		0	1	0	0	0	0	0	0
BAL	Branch and Link	RA	1	0	1	1	1	R		0	1						Address Byte Ext
			Addr Byte 0						Addr Byte 1								

Branch: B T RT

1	0	1	0	1	Displacement (T-field)	+/-
0			4	5		15

This instruction causes an unconditional branch to the branch address. The branch address is formed by adding the displacement value in the T field to the address of the next sequential instruction. Therefore, the branch address is always calculated relative to the next sequential instruction. The T-field allows a displacement of +1023 to -1023 halfwords.

Resulting Condition Latches: Unchanged.

Branch on Z Latch: BZL T RT

1	0	0	0	1	Displacement (T-Field)	+/-
0			4	5		15

This instruction tests the state of the Z condition latch associated with the active group of registers. If the tested latch is not set (0), the next sequential instruction is executed. If the tested latch is set (1), the next instruction to be executed is at the branch address. The branch address is formed by adding or subtracting (according to the value of bit 15) the displacement value in the T field to the address of the next sequential instruction. Therefore, the branch address is always calculated relative to the next sequential instruction. The T-field allows a displacement of +1023 to -1023 halfwords.


Resulting Condition Latches: Unchanged.

Branch on C Latch: BCL T RT

1	0	0	1	1	Displacement (T-Field)	+/-
0			4	5		15

This instruction behaves in exactly the same way as the 'Branch on Z Latch' instruction, except that it is the C latch that is tested.

Branch on Count: BCT R(N),T RT




The count value contained in the register specified by R is decremented by 1 and then tested for 0. If the result is 0, the next sequential instruction is executed. If the result is not 0, the instruction located at the branch address is executed. The count is contained in byte 0 only (if N = 0) or in both bytes 0 and 1 (if N = 1) of the register. The branch address is formed by adding the displacement value in the T field to the address of the next sequential instruction. Therefore, the branch address is always calculated relative to the next sequential instruction. The T-field allows a displacement of +63 to -63 halfwords. The register specified by R must always be an odd-numbered register.

Resulting Condition Latches: Unchanged.

Note: If, before execution of this instruction, the count value (byte 0, or bytes 0 and 1) in the register is zero, the effective count value is 256 or 65 536, respectively.


Branch on Bit: BB R(N,M),T RT



This instruction tests the state of a specified bit in a general register. If the bit tested is 0, the next sequential instruction is executed. If the bit tested is a 1, the instruction located at the branch address is executed. The branch address is formed by adding the displacement value in the T field to the address of the next sequential instruction. Therefore, the branch address is always calculated relative to the next sequential instruction. The T-field allows a displacement of +63 to -63 halfwords. The M field specifies which one of the 8 bits of byte 0 (if N = 0) or byte 1 (if N = 1) of R is to be tested. The register specified by R must be an odd-numbered register.

Resulting Condition Latches: Unchanged.

Branch and Link Register: BALR R1,R2 RR




The address of the next sequential instruction is stored as link information in the register specified by R1. Subsequently, the instruction address in register 0 is replaced by the branch address (the address in the register specified by R2), and the branch is executed. The branch address is obtained from R2 before the link information is stored in R1.

Resulting Condition Latches: Unchanged.

Note: Since register 0 is the instruction address register (IAR), no linkage is provided if it is specified in the R1 field, and no branch occurs if it is specified in the R2 field.

Branch and Link: BAL R,A RA



This 32-bit instruction causes an unconditional branch. The address of the next sequential instruction is stored as link information in the register specified by R. The instruction address in register 0 is then replaced by the branch address (the address contained in the A field) and the branch is executed. The A field contains 22 bits, therefore the branch address is always below 4 megabytes.

Resulting Condition Latches: Unchanged.


Notes:

1. Since the register 0 is IAR, no linkage occurs if it is specified in the R field.
2. The A field can be changed by using an ST instruction if bit 0 of byte X is 0 and bit 1 of byte X is 1.

Exit

EXIT

EXIT



The EXIT instruction is used to exit from the active program level. The interrupt priority controls then determines which group of general registers to select as the active group for the next program operation. This instruction also resets the interrupt-entered latch for the program level that executes it.

If the EXIT instruction is executed at program level 5, the level 4 supervisor call interrupt request (SVC L4) is set. The next instruction is then normally the instruction at the starting address for program 1. However, if other interrupt requests are present, the next instruction executed is the instruction at the starting address of the highest interrupt program level requested. If program level 4 is masked and there are no higher-level interrupts present, program execution will continue in level 5 after the SVC L4 interrupt is set.

Resulting Condition Latches: Unchanged.

Input/Output Instructions (RE, RR, and RA)

Name	Instruction	Type	Format															
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
IN	CCU Reg Input	RE	0	E	0	R				E			1	1	0	0		
OUT	CCU Reg Output	RE	0	E	0	R				E			0	1	0	0		
IOH	Adapter I/O	RR	0	R2	0	R1			0	1	0	1	0	0	0	0		
IOHI	Adapter I/O Immed	RI	0	0	0	0	0	R		0	1	1	1	0	0	0		
			(Second halfword depends on the adapter)															

CCU Register Input: IN R,E RE

0	E	0	R			E				1	1	0	0
0	1	3	4	5	7	8				11	12		15

The input instruction loads the general register specified by R with the contents of one of the 128 input-addressable external CCU registers, as specified by the E field. The 40 general registers can also be addressed as external registers.

In this manual, CCU Register Input instructions are referred to in the form: Input X'nn' where 'nn' is the hexadecimal address of the CCU register. See Appendix A for a list of the external registers and for their detailed bit structure.

Resulting Condition Latches: Unchanged.

Notes:

1. If register 0 is specified by R, this instruction results in a branch to the address formed in register 0.
2. Both registers specified by R and E are 24-bit registers.
3. This is a privileged instruction, executable only at program levels 1, 2, 3, or 4. Any attempt to execute the instruction at program level 5 causes a level 1 input/output check interrupt request (level 5 I/O error) to be set.

CCU Register Output: OUT R,E RE

0	E	0	R			E				0	1	0	0
0	1	3	4	5	7	8				11	12		15

The output instruction loads one of the 128 output-addressable external registers specified by the E field, with the contents of the general register specified by R. The general registers can also be addressed as external registers. In this manual, CCU Register Output instructions are referred to in the form: Output X'nn' where 'nn' is the hexadecimal address of the CCU register. See Appendix A for a list of the CCU registers and for their detailed bit structure.

Resulting Condition Latches: Unchanged.

Notes:

1. If register 0 of the active group of general registers is addressed as an external register, this instruction causes a branch to the address formed in register 0.
2. Both registers specified by R and E are 24-bit registers.
3. This instruction is a privileged instruction, executable only at program levels 1, 2, 3, or 4. Any attempt to execute the instruction at program level 5 causes a level 1 Input/Output check interrupt request (level 5 I/O error) to be set.
4. If the E field specifies X'74', the instruction operates as follows:

The contents of register X'47' are transferred to the CCU storage control or to the cache (for diagnostic purposes only). The contents of the register specified by R are ignored; register X'47' must be loaded previously using the Output X'47' instruction with the information described in the CCU Register Output.

Adapter Input/Output: IOH R1,R2 RR

0	R2	0	R1	0	1	0	1	0	0	0	0
0	1	3	4	5	7	8					15

This instruction transfers the contents of the register specified by R1 (bytes 0 and 1) to an external adapter or conversely. The external adapter is specified by the contents of R2. Byte X of R1 is set to 0 in inbound operation, and is ignored in outbound operation.

This instruction can be used to address 3745 channel adapters and scanners, and all other halfword adapters; it cannot be used to address registers within the CCU. For the instruction to execute correctly, R2 must be loaded as follows:

Channel Adapter

0/1	0	0	0	1	G	G	G	C	C	C	C	0/1	0	0	1/0	
IOC	Channel		Adapter		Group Addr.			Command				C/M			I/O	
0	1		4	5	7	8						11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

I/O = input/output bit: 0 = output, 1 = input.

Communication Scanners

0/1	0	0/1	1/0	0	G	G	G	C	C	C	C	0/1	0	0/1	1/0	
IOC	Scanner	Address			Group Addr.			Command				C/M		N/C	I/O	
0	1			4	5	7	8					11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

N/C: 0 = normal mode, 1 = character mode

I/O = input/output bit: 0 = output, 1 = input

Token-Ring Multiplexer

0/1 IOC	1	0	0	1	0	0	0	C	C	C	C	0/1 C/M	0/1 T/A	0/1 T	1/0 I/O	
	0	1		4	5		7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

A = adapter bit: 0 = TIC address; 1 = TRM address.

T = part of TRSS address.

I/O = input/output bit: 0 = output, 1 = input.

High Performance Transmission Subsystem (HPTSS)

0/1 IOC	0	0/1	0/1	0	0	0	0/1	X	X	X	X	0/1 C/M	0	0/1 N/C	1/0 I/O	
	0	1		4	5		7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

N/C: 0 = normal mode, 1 = character mode

I/O = input/output bit: 0 = output, 1 = input

IOC Switch

0/1	1 0 0 0	0 0 0	C C C C	0 0 0	0/1				
	Switch Addr.		Command		I/O				
0	1	4	5	7	8	11	12	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

Bits 1 through 4 contain the switch address (always 1 0 0 0)

Bits 8 through 11 indicate the switch command

1000 = Reset/read error register

1111 = Write/read data register

I/O = input/output bit: 0 = output, 1 = input

Resulting Condition Latches:

C: the exception line was raised by the adapter.

Z: the exception line was not raised by the adapter.

Notes:

1. This instruction is a privileged instruction, executable only at program levels 1, 2, 3, or 4. Any attempt to execute it at program level 5 causes a level 1 input/output check interrupt request (level 5 I/O error) to be set.
2. A time out level 1 interrupt request occurs if no valid response is received from the adapter within a specified time.
3. Byte X of register R2 is not used.
4. Byte X of register R1 is set to all zeros if the operation is read.
5. If register 0 is specified in the R1 field, an Invalid OP Check L1 interrupt request occurs; the instruction is not executed.
6. If the R2 field is 0, CCU external register X'48' (IOH Address Substitution) is used in place of register 0 to specify the external adapter register.
7. If this instruction is used to clear an interrupt and is followed by an EXIT instruction, at least 22 CCU cycles must separate the execution of the IOH and the EXIT instructions.

Adapter Input/Output Immediate: IOHI R,A RA

First halfword

0 0 0 0 0	R	0 1 1 1 0 0 0 0			
0	4	5	7	8	15

Second Halfword

TA (meaning depends on adapter addressed; see following)
--

16

31

This instruction transfers the contents of the register specified by R to an external adapter or conversely. The external adapter is specified by the contents of the second halfword of the instruction. This instruction can be used to address 3745 channel adapters and scanners, and all other halfword adapters.

This instruction cannot be used to address registers within the CCU. For the instruction to execute correctly, the second halfword must be composed as follows:

Channel Adapter

0/1	0	0	0	1	G	G	G	C	C	C	C	0/1	0	0	1/0		
IOC	Channel Adapter				Group Addr.			Command				C/M			I/O		
0	1			4	5			7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

I/O = input/output bit: 0 = output, 1 = input.

Communication Scanners

0/1 IOC	0	0/1	1/0	0	G	G	G	0	0	0	0	0/1 C/M	0	0/1 N/C	1/0 I/O	
	0	1		4	5		7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

N/C: 0 = normal mode, 1 = character mode

I/O = input/output bit: 0 = output, 1 = input

Token-Ring Multiplexer

0/1 IOC	1	0	0	1	0	0	0	C	C	C	C	0/1 C/M	0/1 T/A	0/1 T	1/0 I/O	
	0	1		4	5		7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

A = adapter bit: 0 = TIC address; 1 = TRM address.

T = part of TRSS address.

I/O = input/output bit: 0 = output, 1 = input.

High Performance Transmission Subsystem (HPTSS)

0/1 IOC	0	0/1	0/1	0	0	0	0/1	X	X	X	X	0/1	0	0/1	1/0	
		HPTSS Address			Group Addr.			Command				C/M	0	N/C	I/O	
	0	1		4	5		7	8				11	12	13	14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

N/C: 0 = normal mode, 1 = character mode

I/O = input/output bit: 0 = output, 1 = input

IOC Switch

0/1 IOC	1	0	0	0	0	0	0	0	C	C	C	C	0	0	0	0/1 I/O	
	Switch Addr.								Command								
	0	1		4	5		7	8					11	12		14	15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

Bits 1 through 4 contain the switch address (always 1 0 0 0)

Bits 8 through 11 indicate the switch command

1000 = Reset/read error register

1111 = Write/read data register

I/O = input/output bit: 0 = output, 1 = input

Resulting Condition Latches: Unchanged.

Notes:

1. If register 0 is not specified in the R field, this instruction is executable only at program levels 1, 2, 3, or 4. Any attempt to execute it at program level 5 causes a level 1 interrupt request (level 5 I/O error) to be set.
2. If no valid response is received from an adapter within a 180 ms time-out, an IOC time-out level 1 interrupt request is set. Byte X of register R is unused and set to 0 if the operation is read.
3. CCU registers are not addressable by this instruction.
4. Register 0 specified in the R field results in an EXIT operation.

Chapter 3. Central Control Unit (CCU)

This chapter describes the operation of the central control unit (CCU) and the requirements necessary to control its operation.

The CCU is interrupt-driven, operating in response to interrupts coming from the channel adapters, the communication scanners, the MOSS, and from other program levels via program controlled interrupts (PCIs). However, the interrupt system is not described here; for an overview, refer to "Program Levels" and "Interrupts" in Chapter 1. For details of the channel adapter and communication scanner interrupts, refer to Chapters 4 and 5. For details of the token-ring subsystem interrupts, refer to Chapter 6. For details of the HPTSS interrupts, refer to Chapter 7.

The CCU contains the circuits and data flow paths needed to:

- Accept interrupts
- Execute the instruction set
- Address storage
- Perform arithmetic and logical processing of data
- Control the attached adapters

Operation of the CCU is under the control of the programs in storage.

The data flow in the CCU is implemented in hardware, and controlled by the control program. The data flow for a particular operation is determined by the instruction, cycle steal, or control operation that is being executed.

CCU Registers

The CCU contains a number of registers, most of which are accessible to the program. The registers are implemented in hardware. The bits of these registers are described in detail under CCU Input/Output Instructions in this chapter.

Operation Register

The operation register holds the first 16 bits of the instruction currently being executed. It is not available to the program, but may be displayed on the screen.

Storage Address Register

The storage address register (SAR) holds the storage address that is being used, or that was last used. It is not available to the program, but may be displayed on the screen.

CCU Work Registers

The CCU work registers are a group of eight hardware registers for the immediate use of the CCU. They may be used by the program without restriction, with the exception of register 0 which is used as the Instruction Address register.

Instruction Address Register: The instruction address register (IAR) is an implied base register, and always contains the address of the next instruction to be executed. It is always incremented to point to the next sequential instruction before the current instruction is executed. In most cases, the next halfword in storage contains the next instruction to be executed. Sometimes, however, the contents of the IAR are changed as the result of the instruction being executed. For example, execution of a branch instruction can cause the IAR to be loaded with a storage address other than the next sequential instruction. Refer to the descriptions of the individual instructions in this chapter for the results of using register 0, and the precautions to be taken.

CCU External Registers

The CCU register addressing scheme can address up to 128 registers. However, not all of these register addresses are used.

Note that some instructions can address two different registers, one of which is used only for input, the other being used only for output. For example, the instruction Input X'71' reads the contents of local storage position X'71', but Output X'71' sets hardware display register 1.

Some instructions do not address a register at all. For example, Output X'7B', which forces a program controlled interrupt at level 2.

The following table shows the name and address of the CCU external registers.

Code	Meaning	Ext Reg. Addr	Type
00-27	General Registers	LS X'00'-X'27'	I/O
28-2F	Reserved	LS X'28'-X'2F'	I/O
30-37	IOC1 Channel Adapter Pointer Registers	LS X'30'-X'37'	I/O
3F	Communication Scanner Pointer Reg F (IOC1)	LS X'3F'	I/O
40-43	Interrupt Start Addresses Levels 1 through 4	LS X'40'-X'43'	I/O
44	Byte Addressable Base Register	LS X'44'	I/O
45	Halfword Addressable Base Register	LS X'45'	I/O
46	Fullword Addressable Base Register	LS X'46'	I/O
47	CCU Storage/Cache Control (for OUT X'74')	LS X'47'	I/O
48	IOH Address Substitution Register	LS X'48'	I/O
50-5F	Program Use (see note 1)	LS X'50'-X'5F'	I/O
60-67	IOC2 Channel Adapter Pointer Registers	LS X'60'-X'67'	I/O
68	Zero Register (all zeros)	LS X'68'	In
69	Holding Register for IOH, IOHI, BAL instr.	LS X'69'	In
6A	Holding Register for MOSS IOH	LS X'6A'	In
6A	No Op	LS X'6A'	Out
6B	Holding Register for IOH, IOHI	LS X'6B'	In
6B	No Op	LS X'6B'	Out
6C-6E	Invalid	LS X'6C'-X'6E'	I/O
6F	Communication Scanner Pointer Reg F (IOC2)	LS X'6F'	I/O
70	Storage Size Installed	HW register	In
70	Hardstop	Control	Out
71	Operator Address/Data Entry Register	LS X'71'	In
71	Display Register 1	HW register	Out
72	Operator Display/Function Select Control	LS X'72'	In
72	Display Register 2	HW register	Out
73	Insert Storage Protect/Address Exception Key	HW register	In
73	Set Storage Protect/Address Exception Key	HW register	Out
74	Lagging Address Register	HW register	In
74	Storage Control Register	Control	Out
75	CSCW for AIO Operations	HW register	In
76	Adapter Level 1 Interrupt Requests	HW register	In
76	Miscellaneous Control 1	Control	Out
77	Adapter Levels 2, 3, 4 Interrupt Requests	HW register	In
77	Miscellaneous Control 2	Control	Out
78	Force ALU Check	Control	Out
79	Utility	HW register	In
79	Utility	Control	Out
7A	High-Resolution Timer/Utilization Counter	HW reg./ctrl.	I/O
7B	Branch Trace Address Pointer	LS X'7B'	In
7B	Set PCI Level 2	Control	Out
7C	Branch Trace Buffer Count	LS X'7C'	In
7C	Set PCI Level 3	Control	Out
7D	CCU Hardware Check Register	HW register	In
7D	Set PCI Level 4	Control	Out
7E	CCU Level 1 Interrupt Requests	HW register	In
7E	Set Program Interrupt Mask Bits	HW register	Out
7F	CCU L2, 3, or 4 Interrupt Requests	HW register	In
7F	Reset Program Interrupt Mask Bits	HW register	Out

Notes:

1. Fullword registers available to the program.
2. If the control program tries to read or write locations 28-2F, 38-3E, 49-4F, 6C-6E, an invalid operation error is declared and a level 1 interrupt is set.
3. If the control program tries to write location 75, an invalid operation error is declared and a level 1 interrupt is set.
4. If the control program tries to read location 78, an invalid operation error is declared and a level 1 interrupt is set.

General Registers: The first 40 external registers (00 through 27) are called the **general registers**. They are divided into five groups, numbered 0 through 4; each group contains eight registers numbered 0 through 7 and is assigned to a specific program level.

The first general register of each group (register 0) is used as the instruction address register (IAR) of the corresponding program level. As the program is executed, the eight local storage registers (with the exception of the IAR) are updated with the contents of the work registers when the register is used in the execution of an instruction. Refer to Figure 1-3 on page 1-7 for the relationship between the work registers and the general registers.

Notes:

1. When a program interrupt level is entered because of an interrupt, the work registers must be initialized as required, with the exception of register 0. Register 0 contains the IAR, and is always correct at the entry to the interrupt.
2. In general, when a level is re-entered after an EXIT, the work registers are restored automatically to the values they contained before the interrupt.
3. The other groups of registers corresponding to the non-active program levels cannot be accessed via the RR instructions. They must be accessed via the CCU Register In/Out instructions using the following addresses:

General Register Gp. (in local storage)	External (and LS) Hexadecimal Addresses
0 (program level 2)	00 through 07
1 (program level 3)	08 through 0F
2 (program level 4)	10 through 17
3 (program level 5)	18 through 1F
4 (program level 1)	20 through 27

Local Storage Map

LS Addr	Register Functions	Accessed by:
00 - 07 08 - 0F 10 - 17 18 - 1F 20 - 27	General Register Group 0 (Interrupt Level 2) General Register Group 1 (Interrupt Level 3) General Register Group 2 (Interrupt Level 4) General Register Group 3 (Interrupt Level 5) General Register Group 4 (Interrupt Level 1)	IN/OUT 00-07 IN/OUT 08-0F IN/OUT 10-17 IN/OUT 18-1F IN/OUT 20-27
28 - 2F 30 - 37 38 - 3E 3F 40 41 42 43 44 45 46 47 48 49 - 4F 50 - 5F 60 - 67 68 69 6A 6B 6C - 6E 6F 70 71 72 73 74 - 78 79 7A 7B 7C 7D 7E 7F	Reserved IOC1-CA Pointer Register 0-7 Reserved IOC1-CSP Pointer Register F Prog Interrupt start address - Level 1 Prog Interrupt start address - Level 2 Prog Interrupt start address - Level 3 Prog Interrupt start address - Level 4 Byte Addressable Base Register Halfword Addressable Base Register Fullword Addressable Base Register CCU Storage/Cache Control (for OUT X'74) IOH TA substitution register Reserved Program use (see Note 1) IOC2-CA Pointer Register 0-7 Zero Register Holding Register for IOH, IOHI, BAL instr Holding Register for MOSS IOH Holding Register for IOH I Reserved IOC2-CSP Pointer Register F Reserved Operator Data Entry Register Operator Function Select Controls MIOH TA Field Reserved Program Display Register 1 Program Display Register 2 Branch Trace Pointer Branch Trace Buffer Count Branch Trace Table Address MOSS Temporary Address Register (MTAR) MOSS Temporary Data Register (MTDR)	IN/OUT 30-37 IN/OUT 3F IN/OUT 40 IN/OUT 41 IN/OUT 42 IN/OUT 43 IN/OUT 44 IN/OUT 45 IN/OUT 46 IN/OUT 47 IN/OUT 48 IN/OUT 50-5F IN/OUT 60-67 IN 68 IN 69 IN 6A IN 6B IN/OUT 6F IN 71 IN 72 OUT 71 OUT 72 IN 7B IN 7C

Notes:

1. Fullword registers available to the program.
2. If the control program tries to read or write locations 28-2F, 38-3E, 49-4F, 6C-6E, an invalid operation error is declared and a level 1 interrupt is set.
3. If the control program tries to write location 75, an invalid operation error is declared and a level 1 interrupt is set.
4. If the control program tries to read location 78, an invalid operation error is declared and a level 1 interrupt is set.

CCU Input/Output Instructions

Most CCU input/output instructions address specific registers, although some only execute a function without using the contents of a register. In the following descriptions, to avoid dispersion, the contents of the register are described in detail after the instruction that addresses it.

Code	Meaning	Ext Reg. Addr	Type
00-27	General Registers	LS X'00'-X'27'	I/O
28-2F	Reserved	LS X'28'-X'2F'	I/O
30-37	IOC1 Channel Adapter Pointer Registers	LS X'30'-X'37'	I/O
3F	Communication Scanner Pointer Reg F (IOC1)	LS X'3F'	I/O
40-43	Interrupt Start Addresses Levels 1 through 4	LS X'40'-X'43'	I/O
44	Byte Addressable Base Register	LS X'44'	I/O
45	Halfword Addressable Base Register	LS X'45'	I/O
46	Fullword Addressable Base Register	LS X'46'	I/O
47	CCU Storage/Cache Control (for OUT X'74')	LS X'47'	I/O
48	IOH Address Substitution Register	LS X'48'	I/O
50-5F	Program Use (see note 1)	LS X'50'-X'5F'	I/O
60-67	IOC2 Channel Adapter Pointer Registers	LS X'60'-X'67'	I/O
68	Zero Register (all zeros)	LS X'68'	In
69	Holding Register for IOH, IOHI, BAL instr.	LS X'69'	In
6A	Holding Register for MOSS IOH	LS X'6A'	In
6A	No Op	LS X'6A'	Out
6B	Holding Register for IOH, IOHI	LS X'6B'	In
6B	No Op	LS X'6B'	Out
6C-6E	Invalid	LS X'6C'-X'6E'	I/O
6F	Communication Scanner Pointer Reg F (IOC2)	LS X'6F'	I/O
70	Storage Size Installed	HW register	In
70	Hardstop	Control	Out
71	Operator Address/Data Entry Register	LS X'71'	In
71	Display Register 1	HW register	Out
72	Operator Display/Function Select Control	LS X'72'	In
72	Display Register 2	HW register	Out
73	Insert Storage Protect/Address Exception Key	HW register	In
73	Set Storage Protect/Address Exception Key	HW register	Out
74	Lagging Address Register	HW register	In
74	Storage Control Register	Control	Out
75	CSCW for AIO Operations	HW register	In
76	Adapter Level 1 Interrupt Requests	HW register	In
76	Miscellaneous Control 1	Control	Out
77	Adapter Levels 2, 3, 4 Interrupt Requests	HW register	In
77	Miscellaneous Control 2	Control	Out
78	Force ALU Check	Control	Out
79	Utility	HW register	In
79	Utility	Control	Out
7A	High-Resolution Timer/Utilization Counter	HW reg./ctrl.	I/O
7B	Branch Trace Address Pointer	LS X'7B'	In
7B	Set PCI Level 2	Control	Out
7C	Branch Trace Buffer Count	LS X'7C'	In
7C	Set PCI Level 3	Control	Out
7D	CCU Hardware Check Register	HW register	In
7D	Set PCI Level 4	Control	Out
7E	CCU Level 1 Interrupt Requests	HW register	In
7E	Set Program Interrupt Mask Bits	HW register	Out
7F	CCU L2, 3, or 4 Interrupt Requests	HW register	In
7F	Reset Program Interrupt Mask Bits	HW register	Out

Notes:

1. Fullword registers available to the program.
2. If the control program tries to read or write locations 28-2F, 38-3E, 49-4F, 6C-6E, an invalid operation error is declared and a level 1 interrupt is set.
3. If the control program tries to write location 75, an invalid operation error is declared and a level 1 interrupt is set.
4. If the control program tries to read location 78, an invalid operation error is declared and a level 1 interrupt is set.

Input/Output X'00' Through X'27' (General Registers)

A program level can access only its own group of general registers directly. It can access the general registers associated with the other program levels by means of the Input/Output X'00' through X'27' instructions. The bit assignments of these registers are, in general, not fixed, but vary with the use of the register. The exception is the first register of each group, which always contains the address of the next sequential instruction in that level.

Input/Output X'28' Through X'2F' (Reserved)

The eight registers addressed by these instructions are reserved. If the control program tries to read or write one of these registers, an invalid operation condition is detected, and a level 1 interrupt request is set.

Input/Output X'30' Through X'37' (IOC1 CA Pointer Registers)

These registers are used as channel adapter cycle steal address pointer registers (CSARs). They are assigned as follows:

Register	Channel adapter
X'30'	5
X'31'	6
X'32'	7
X'33'	8
X'34'	13
X'35'	14
X'36'	15
X'37'	16

Note: The contents of the cycle steal address pointer register are unpredictable at the end of any data transfer, and should not be used to determine the exact number of bytes that were transferred. The exact number of bytes transferred may be determined via an Input X'C' instruction.

Input/Output X'38' Through X'3E' (Reserved Pointer Registers)

The eight registers addressed by these instructions are reserved. If the control program tries to read or write one of these registers, an invalid operation condition is detected, and a level 1 interrupt request is set.

Input/Output X'3F' (IOC1-CSP Pointer Register F)

This register is used as the communication scanner cycle steal address pointer register (CSAR).

Note: This register is set automatically by a **communication scanner** before it starts a cycle steal operation. It should not normally be set by the CCU.

Input/Output X'40' Through X'43' (Interrupt Start Addresses)

The start addresses of the four interrupt levels are contained in the registers numbered X'40' through X'43, and may be set by the control program via the Input/Output X'40' through X'43' instructions. The Output instruction is used to load a register, and the Input instruction is used to examine it. The bit structure is the normal 3-byte address type (bytes X, 0, and 1).

Input/Output X'44' (Byte-Addressable Base Register)

The register addressed by these instructions is used by the Insert Character and Store Character instructions when the base register field (B-field) is defined as '0'. The contents of external register X'44' are then used as the base register instead of register 0.

Input/Output X'45' (Halfword-Addressable Base Register)

The register addressed by these instructions is used by the Load Halfword and Store Halfword instructions when the base register field (B-field) is defined as '0'. The contents of external register X'45' are then used as the base register instead of register 0.

Input/Output X'46' (Fullword-Addressable Base Register)

The register addressed by these instructions is used by the Load and Store instructions when the base register field (B-field) is defined as '0'. The contents of external register X'46' are then used as the base register instead of register 0.

Input/Output X'48' (IOH Address Substitution Register)

The register addressed by these instructions is used by the IOH instruction when the R2 field is defined as '0'. The contents of external register X'48' are then used to define the address of the external adapter instead of the contents of register 0.

Input/Output X'49' Through X'4F' (Reserved)

The registers addressed by these instructions are reserved. If the control program tries to read or write one of these registers, an invalid operation condition is detected, and a level 1 interrupt request is set.

Input/Output X'50' Through X'5F' (Programmable Registers)

The registers addressed by these instructions have no specific functions and are available for use by the program.

Input/Output X'60' Through X'67' (IOC2 CA Pointer Registers)

These registers are used as channel adapter cycle steal address pointer registers (CSARs). They are assigned as follows:

Register	Channel adapter
X'60'	1
X'61'	2
X'62'	3
X'63'	4
X'64'	9
X'65'	10
X'66'	11
X'67'	12

Note: The contents of the cycle steal address pointer register are unpredictable at the end of any data transfer, and should not be used to determine the exact number of bytes that were transferred. The exact number of bytes transferred may be determined via an Input X'C' instruction.

Input X'68' (Zero Register)

Contains an all zero word for use by the program. If the program attempts to Output to this address, a No Op is performed.

Input/Output X'69' (Holding Register for IOH, IOHI, and BAL)

If the program attempts to Output to this address, a No Op is performed.

Input/Output X'6A' (Holding Register for MOSS IOH)

If the program attempts to Output to this address, a No Op is performed.

Input/Output X'6B' (Holding Register for IOHI)

If the program attempts to Output to this address, a No Op is performed.

Input/Output X'6C' Through X'6E' (Reserved)

The registers addressed by these instructions are reserved. If the control program tries to read or write one of these registers, an invalid operation condition is detected, and a level 1 interrupt request is set.

Input/Output X'6F' (IOC2-CSP Pointer Register F)

This register is used as the communication scanner cycle steal address pointer register (CSAR).

Note: This register is set automatically by a **communication scanner** before it starts a cycle steal operation. It should not normally be set by the CCU.

Input X'70' (Storage Size Installed)

This instruction causes the register specified by R to be loaded with a bit combination that indicates the amount of storage installed in the controller. See the following table for the meaning of byte 0, bits 0 through 7. Bytes X and 1 are not used.

The register bits are set as follows:

Byte 0 bit								Meaning
0	1	2	3	4	5	6	7	
1	1	x	x	x	0	0	1	4 megabytes
1	0	x	x	x	0	1	1	8 megabytes

All other combinations are invalid.

Output X'70' (Hardstop)

This instruction causes the controller to enter the 'hardstop' state. In this state, program execution, program interrupts, and adapter cycle stealing are blocked. Since this instruction performs a function, the bit settings of the general register are ignored.

Note: There is no way to leave the hardstop state except via the MOSS, IPL, or external interrupt.

Input X'71' (Operator Address/Data Entry Register)

This instruction causes the register specified by R to be loaded with the contents (3 bytes: X, 0, 1) of the operator address/data entry register. This data is used in control panel functions. The operator address/data entry register is itself set by the operator via the MOSS. The bits have the following meanings:

Byte	Bit	Meaning
X	0-7	Operator address/data register byte X, bits 0-7
0	0-7	Operator address/data register byte 0, bits 0-7
1	0-7	Operator address/data register byte 1, bits 0-7

Output X'71' (Display Register 1)

This instruction transfers the contents of the register specified by R (3 bytes: X, 0, 1) to display register 1; at the same time, the MOSS is informed that the register must be displayed. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	Display register 1 byte X, bits 0-7
0	0-7	Display register 1 byte 0, bits 0-7
1	0-7	Display register 1 byte 1, bits 0-7

Notes:

1. This instruction should not be executed more than once every 500 milliseconds. This is to allow the MOSS to control the controller correctly.
2. When a message is displayed on the MOSS display via the X'71' (or X'72') register, the keyboard is locked for the duration of the display function. For this reason, Output X'71' (or X'72') should be used with care (for example, only after one of the registers is updated) to avoid reducing the availability of the keyboard.

Input X'72' (Operator Display/Function Select Control)

This instruction causes the register specified by R to be loaded with the contents (2 bytes: 0, 1) of the operator display/function select register. The operator function select register is itself set by the operator via the MOSS. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	Function select 8
	1	Function select 9
	2	Function select A
	3	Storage address
	4	Register address
	5	Function select B
	6	Function select C
	7	Function select D
1	0	Function select E
	1	Function select 1
	2	Function select 2
	3	Function select 3
	4	Function select 4
	5	Function select 5
	6	Function select 6
	7	Function select 7

Byte 0, bit 0: Indicates that function 8 has been selected by the MOSS operator.

Byte 0, bit 1: Indicates that function 9 has been selected by the MOSS operator.

Byte 0, bit 2: Indicates that function A has been selected by the MOSS operator.

Byte 0, bit 3: Indicates that storage address has been selected by the MOSS operator.

Byte 0, bit 4: Indicates that register address has been selected by the MOSS operator.

Byte 0, bit 5: Indicates that function B has been selected by the MOSS operator.

Byte 0, bit 6: Indicates that function C has been selected by the MOSS operator.

Byte 0, bit 7: Indicates that function D has been selected by the MOSS operator.

Byte 1, bit 0: Indicates that function E has been selected by the MOSS operator.

Byte 1, bit 1: Indicates that function 1 has been selected by the MOSS operator.

Byte 1, bit 2: Indicates that function 2 has been selected by the MOSS operator.

Byte 1, bit 3: Indicates that function 3 has been selected by the MOSS operator.

Byte 1, bit 4: Indicates that function 4 has been selected by the MOSS operator.

Byte 1, bit 5: Indicates that function 5 has been selected by the MOSS operator.

Byte 1, bit 6: Indicates that function 6 has been selected by the MOSS operator.

Byte 1, bit 7: Indicates that function 7 has been selected by the MOSS operator.

Output X'72' (Display Register 2)

This instruction transfers the contents of the register specified by R (3 bytes: X, 0, 1) to display register 2; at the same time, the MOSS is informed that the register must be displayed. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	Display register 2 byte X, bits 0-7
0	0-7	Display register 2 byte 0, bits 0-7
1	0-7	Display register 2 byte 1, bits 0-7

Notes:

1. This instruction should not be executed more than once every 500 milliseconds. This is to allow the MOSS to control the controller correctly.
2. When a message is displayed on the MOSS display via the X'72' (or X'71') register, the keyboard is locked for the duration of the display function. For this reason, Output X'72' (or X'71') should be used with care (for example, only after one of the registers is updated) to avoid reducing the availability of the keyboard.

Input X'73' (Insert Storage Protect/Address Exception Key)

This instruction is associated with storage protection. It causes the key that was addressed by the last Output X'73' (Set Key) instruction to be loaded into byte 1, bits 5-7 of the register specified by R as follows:

Byte	Bit	Meaning
X	0-7	0
0	0-7	0
1	0	0
	1	0
	2	0
	3	0
	4	0
	5	Key Bit 0
	6	Key Bit 1
	7	Key Bit 2

Notes:

1. If the last Output X'73' instruction addressed a storage key, an exception key, or a read-only key, the next Input X'73' instruction will read back this key, even though the key was not set (byte 1, bit 4 off).
2. If the last Output X'73' instruction addressed a user protect key, the next Input X'73' instruction reads back the key that was set by the last Output X'73' instruction that changed the user protect key. All other Output X'73' instructions have no effect.

Output X'73' (Set Storage Protect/Address Exception Key)

This instruction is associated with storage protection. If the storage modularity is not respected, this instruction returns 'no operation'. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0	Storage key address bit 0
	1	Storage key address bit 1
	2	Storage key address bit 2
	3	Storage key address bit 3
	4	Storage key address bit 4
	5	Storage key address bit 5
	6	Storage key address bit 6
	7	Storage key address bit 7
0	0	Storage key address bit 8
	1	Storage key address bit 9
	2	Storage key address bit 10
	3	Storage key address bit 11/user key address bit 0
	4	User key address bit 1
	5	User key address bit 2
	6	User key address bit 3
	7	User key address bit 4
1	0	(Not used)
	1	Enable storage protect/address exception
	2	Key type bit 0
	3	Key type bit 1
	4	Modify key value
	5	Key bit 0
	6	Key bit 1
	7	Key bit 2

Byte X, Bits 0 through 7, and Byte 0, Bits 0 through 7 - Address: These bits contain the address of the key to be set. The storage, address exception, and read-only keys require a 14-bit address, and the user key a 5-bit address. The use of these addresses is described later under the "Storage Protection".

Byte 1, Bit 1 - Enable Storage Protect/Address Exception: This bit, when on, enables the storage protect/address exception mechanism. Once enabled, there is no way to disable storage protect/address exception except via a power-off, or a power-on reset.

Byte 1, Bits 2 and 3 - Key Type: These bits select the type of key as follows:

Byte 1 bit		Meaning
2	3	
0	0	User protection key
0	1	Storage key
1	0	Exception key
1	1	Read-only key

Byte 1, Bit 4 - Modify Key Value: This bit, when on, indicates that the addressed key is to be set with the key bits contained in byte 1, bits 5-7. If the bit is off, the addressed key is not set.

Byte 1, Bits 5 through 7 - Key Bits: These bits indicate the key that is to be set into the addressed location.

Input X'74' (Lagging Address Register)

This instruction causes the register specified by R to be loaded with the contents (3 bytes: X, 0, 1) of the lagging address register (LAR).

The LAR is essentially a 'came-from location' register. When displayed by the operator or by the program, it contains the address of the last instruction that was executed prior to the Input 'X74'. The LAR is loaded from the instruction address register (IAR) at the beginning of each instruction.

The program may load the contents of the LAR into a general register by executing this instruction. From there, the program may use the LAR directly, or it may display it on the control panel by using the general register as input to the display register.

Note: To preserve the contents of the LAR after a level 1 interrupt, the first instruction executed after entering level 1 should be an Input X'74' instruction.

Contents of the LAR after an Unusual Condition: In normal operation, the LAR operates as already described. However, certain check conditions and control panel operations may give a different result in the LAR:

1. **Invalid Op Code Check:** The LAR contains the address of the last instruction executed before the one that caused the check.
2. **Input/Output Check at Level 5:** The LAR contains the address of the last instruction executed before the one that caused the check.
3. **Storage Protect Check on Instruction Fetch:** The LAR contains the address of the last instruction executed before the one that caused the check.
4. **Address Exception Check on Instruction Fetch:** The LAR contains the address of the last instruction executed before the one that caused the check.
5. **Storage Protect Check on Store or Load Instruction:** The LAR contains the address of the instruction that caused the check, or this address incremented by 2.
6. **Address Exception Check on Store or Load Instruction:** The LAR contains the address of the instruction that caused the check, or this address incremented by 2.
7. **Adapter Interconnection Check on IOH or IOHI Instruction:** The LAR contains the address of the IOH or IOHI instruction that caused the check.
8. **Adapter Check:** The contents of the LAR are not predictable.
9. **Adapter Interconnection Check during Adapter Cycle Steal:** The contents of the LAR are not predictable.
10. **I-Fetch Address Compare Stop/Interrupt:** All instructions except IOH/IOHI are executed **before** the address compare stop/interrupt occurs.
Note: IOH/IOHI instructions **may or may not be executed** before the address compare stop/interrupt. Because of the impossibility of knowing whether or not the IOH/IOHI instruction has been executed, it is recommended not to set the compare address to either of these two instructions.
11. **Instruction Access to Storage Address Compare Stop/Interrupt:** The LAR contains the address of the instruction that loaded from or stored into the indicated storage location.
12. **Instruction Step Mode:** The LAR contains the address of the last instruction executed.
13. **Program Stop Mode:** The LAR contains the address of the last instruction executed.

Output X'74' (Storage Control Register)

This instruction is used to control the cache and other storage functions. See the following table for the meaning of byte X, bits 0 through 7. Bytes 0 and 1 are not used.

Byte X bit	
0 1 2 3 4 5 6 7	Meaning
0 0 0 0 x x x x	Cache disable
0 0 0 1 x x x x	Cache normal mode
0 0 1 0 x x x x	Cache directory test
0 0 1 1 x x x x	Cache wait
1 0 0 1 x x x x	Cache data array test
1 0 1 1 x x x x	Cache retry
1 0 x 0 x x x x	Cache flush
x x x x 0 0 0 x	CCUI normal operation
x x x x 0 0 1 x	Disable CCUI interconnect
x x x x 0 1 1 x	Bypass cache
x x x x 0 1 0 x	DMA storage protect RAM initial
0 1 0 0 0 0 0 0	Storage control normal operation
0 1 x x 1 1 x x	Disable storage control error action
x 1 1 0 1 x x x	ECC disable
x 1 0 1 1 x x x	ECC transparent
0 1 1 1 1 x x 0	Wrap up MCTL errors
0 1 1 1 1 x x 1	ECC-only mode
0 1 x x 1 x 1 x	Short refresh mode
1 1 x x 1 0 0 0	Force hard errors - force Y.7 to 0
1 1 x x 1 0 1 0	Force hard errors - force Y.7 to 1
1 1 x x 1 1 0 0	Force hard errors - force Y.7 and X.7 to 0
1 1 x x 1 1 1 0	Force hard errors - force Y.7 and X.7 to 1
1 1 x x 1 1 0 1	Force hard errors - force Y.7 X.7 1.0 to 0
1 1 x x 1 1 1 1	Force hard errors - force Y.7 X.7 1.0 to 0

Cache Disable: Causes the cache to ignore all signals on the interconnection.

Note: When setting this cache mode, 'Bypass Cache' or DMA Storage Protect RAM Init' must also be set.

Cache Normal Mode: Returns the cache to the normal operating mode.

Note: When setting this cache mode, 'CCUI Normal Operation' must also be set.

Cache Directory Test: This is a diagnostic state for use by the MOSS. The control program should never set this cache mode.

Cache Wait: This is a diagnostic state for use by the MOSS. The control program should never set this cache mode.

Cache Data Array Test: Causes the cache to operate as a directly accessible 16K bytes storage with the access time of a single CCU cycle. One or more bytes may be written or read by the CCU using the normal store and load instructions.

Note: When setting this cache mode, 'Disable CCUI Interconnect' must also be set.

Cache Retry: This is a diagnostic state for use by the MOSS. The control program should never set this cache mode.

Cache Flush: Logically empties the cache of all data by writing zeros plus valid parity to all 512 words of the directory array.

Note: To completely initialize the cache, at least 128 cycles must elapse between setting this mode and setting any other cache mode.

CCUI Normal Operation: Returns the CCUI to the normal mode of operations.

Disable CCUI Interconnection: Disables the CCU interconnection of the main storage control. Only Output X'74' is executed by the storage control in this state.

Note: When setting this cache mode, 'Cache Data Array Test' must also be set.

Bypass Cache: Causes the storage control to act as though the cache were disabled and to respond to load operations directly.

Note: When setting this cache mode, 'Cache Disable' must also be set.

DMA Storage Protect RAM Initial: Allows the DMA storage protect RAM to be read and written:

- **Read:** An LH instruction returns a halfword, but only byte 1, bit 7 is significant; it indicates the state of the protect bit corresponding to the 4K block of storage that was addressed.
- **Write:** An STH instruction writes one halfword of the storage protect RAM. Each bit protects 4K of storage.

Note: When setting this cache mode, 'Cache Disable' must also be set.

Storage Control Normal Operation: Returns the storage control logic to the normal state, provided that it has not been set into one of the diagnostic modes, or is in the initialization mode (ECC disable active).

Note: When setting this cache mode, 'Cache Normal' must also be set.

Disable Storage Control Error Action: Errors detected by the storage control logic are reported normally, but the operation in progress is completed normally. In particular, incoming requests are not masked, and writes are done normally.

ECC Disable: Disables all error checking so that the contents of storage locations may be modified. Storage may also be read in this mode; the read pattern is returned without any alteration (however, good parity is restored).

Notes:

1. The storage control ignores all errors detected during the read part of a read/modify/write operation, as it is assumed that the storage address in question has never been written since power-on time, or that it has been modified in the diagnostic mode.
2. Avoid doing two or more partial writes to the same physical address whilst in the ECC disable mode; if a second partial write must be done, it should be performed after the return to the normal mode.

ECC Transparent: Sets the ECC transparent mode. The error correcting bits of the location being addressed are **not** modified; if a write operation is now performed, single-bit and double-bit soft errors can be simulated in the 32-bit data field.

To do the test, a pattern should first be written to the location in normal or disable mode and then written again in transparent mode, modifying one or two bits.

Note: If a read operation is done in transparent mode, the 32 bits of the storage location are returned; the parity bits are recomputed, and should be correct.

Wrap Up MCTL Errors: Allows the status of errors successfully corrected during a read operation to be returned on data byte 0, as follows:

Byte	Bit	Meaning
0	0	Single Bit Error was Detected
	1	Double Bit Error was Detected
	2	No Error was Detected
	3-7	(Not used)

ECC Only Mode: Allows the 32 bits of the ECC logic to be read and written, without any storage access. No checking is done, and the data is returned exactly as it was written. Parity is recomputed, and must be good.

Short Refresh Mode: Sets the storage cards so that no refresh is done; data integrity cannot be ensured.

Force Hard Errors - Force Y.7 to 0: Allows the simulation of a single hard-bit error.

Force Hard Errors - Force Y.7 to 1: Allows the simulation of a single hard-bit error.

Force Hard Errors - Force Y.7 and X.7 to 0: Allows the simulation of a double hard-bit error.

Force Hard Errors - Force Y.7 and X.7 to 1: Allows the simulation of a double hard-bit error.

Force Hard Errors - Force Y.7 X.7 1.0 to 0: Allows the simulation of a triple hard-bit error.

Force Hard Errors - Force Y.7 X.7 1.0 to 1: Allows the simulation of a triple hard-bit error.

Input X'75' (CSCW for AIO Operations)

This instruction causes the register specified by R to be loaded with certain bits of the CSCW when the current adapter-initiated (AIO) operation causes an error condition that stops the AIO on the I/O bus. This allows the control program and the MOSS to determine which adapter caused the error condition. The control program cannot write to this register. If it tries to do so, an invalid operation condition is detected, and a level 1 interrupt request is set. The bits of the register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	IOC1 CSCW Bit 5 (0 = CA AIO, 1 = scanner AIO)
	1	IOC1 CSCW Bit 11 (pointer no./scanner address bit 0)
	2	IOC1 CSCW Bit 12 (pointer no./scanner address bit 1)
	3	IOC1 CSCW Bit 13 (pointer no./scanner address bit 2)
	4	IOC1 CSCW Bit 14 (pointer no./scanner address bit 3)
	5	(Not used)
	6	(Not used)
	7	(Not used)
0	0	IOC2 CSCW Bit 5 (0 = CA AIO, 1 = scanner AIO)
	1	IOC2 CSCW Bit 11 (pointer no./scanner address bit 0)
	2	IOC2 CSCW Bit 12 (pointer no./scanner address bit 1)
	3	IOC2 CSCW Bit 13 (pointer no./scanner address bit 2)
	4	IOC2 CSCW Bit 14 (pointer no./scanner address bit 3)
	5	(Not used)
	6	(Not used)
	7	(Not used)

If bit 0 = 0, the AIO has come from the channel adapter, and bits 1 through 4 contain a pointer number indicating one of the channel adapter cycle steal address pointer registers:

IOC1

Register	Channel adapter
X'30'	5
X'31'	6
X'32'	7
X'33'	8
X'34'	13
X'35'	14
X'36'	15
X'37'	16

IOC2

Register	Channel adapter
X'60'	1
X'61'	2
X'62'	3
X'63'	4
X'64'	9
X'65'	10
X'66'	11
X'67'	12

If bit 0 = 1, the AIO has come from the communication scanner, and bits 1 through 4 contain the address of the scanner. In this case, register X'3F' (Cycle Steal Address Register) is used as the communication scanner cycle steal (common) address pointer register.

Input X'76' (Adapter Level 1 Interrupt Requests)

The register addressed by this instruction contains information identifying the source of a level 1 interrupt request. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	IOC1 addressing exception during I/O operations (see note)
	1	IOC1 storage protect check during I/O operations (see note)
	2	IOC1 invalid CCW during I/O operations (see note)
	3	(Not used)
	4	IOC1 time-out condition
	5	IOC1 bus in parity check
	6	IOC1 adapter initiated operation
	7	IOC1 MOSS initiated operation
1	0	IOC2 addressing exception during I/O operations (see note)
	1	IOC2 storage protect check during I/O operations (see note)
	2	IOC2 invalid CCW during I/O operations (see note)
	3	(Not used)
	4	IOC2 time-out condition
	5	IOC2 bus in parity check
	6	IOC2 adapter-initiated operation
	7	IOC2 MOSS-initiated operation

Notes:

1. After an Input X'76' failure, an Output X'76' should be done in order to reset errors detected during an I/O operation, otherwise the IOC bus will hang. An Output X'76' is not necessary after **successful** completion of an Input X'76'.
2. If either or both of bits 4 and 5 of byte 0/1 is on, bits 0 through 3 of byte 0/1 contain the IOC internal status at the time of the error. For the special meanings of these bits, refer to the maintenance documentation.
3. Byte 0/1 bits 5 and 6 **do not** cause a level 1 interrupt request.

Output X'76' (Miscellaneous Control 1)

The register addressed by this instruction contains miscellaneous control information, used mainly to set/reset interrupt requests. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Reset IOC1 errors detected during IOC1 I/O
	1	(Not used)
	2	(Not used)
	3	Control program to MOSS request
	4	Control program to MOSS response
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0 1-7	Reset IOC2 errors detected during IOC2 I/O (Not used)

Byte 0, Bit 0 - Reset Errors Detected during IOC1 I/O: This bit, when on, resets all CCU errors that were detected during I/O operations. It also resets the IOC logic. Therefore it should only be used in case of IOC errors.

Byte 0, Bit 3 - Control Program to MOSS Request: This bit, when on, raises a MOSS interrupt to inform the MOSS that the control program requires the execution of a MOSS function as defined in the CCU-to-MOSS request control block (mailbox) in CCU storage.

Byte 0, Bit 4 - Control Program to MOSS Response: This bit, when on, raises a MOSS interrupt to inform the MOSS that the control program has executed a request from the MOSS, and that the result is available in the CCU-to-MOSS response control block (mailbox) in CCU storage.

Byte 1, Bit 0 - Reset Errors Detected during IOC2 I/O: This bit, when on, resets all CCU errors that were detected during I/O operations. Also, this bit resets the IOC logic. Therefore it should only be used in case of IOC errors.

Input X'77' (Adapter Levels 2, 3, 4 Interrupt Requests)

The register addressed by this instruction contains information about the source of interrupts at levels 2 and 3. The bits of this register have the following meanings:

Byte	Bit	Meaning
0	0	Level 2 Bus 2 Priority
	1	Level 2 Bus 1 Priority
	2	Level 2 on Bus 1
	3	Level 2 on Bus 2
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Level 3 Bus 1 Priority
	1	Level 3 Bus 2 Priority
	2	Level 3 on Bus 1
	3	Level 3 on Bus 2
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Byte 0 is dedicated to level 2 interrupts, and byte 1 to level 3. For each byte, bits 0 and 1 show which bus requires service based on whether one or both buses are interrupting and which was last serviced. The Priority Bits in Byte 0 for level 2 are independent of those in Byte 1 for level 3.

Note: The following description applies to either byte.

One of the priority bits in a byte will be set to '1' if and only if one or both of the bus interrupt bits in that byte are '1'. However, the priority will be set one cycle after the interrupt bit(s) is set, therefore there is a 1-cycle window in which either or both interrupt bits can be '1' without either priority bit. This window occurs at the time interrupts are sampled from the adapter bus, not necessarily at Input X'77' time, but may affect the result of the Input X'77'.

To avoid this window, it is recommended that the program use Input X'77' in any one of the following ways:

1. Test only the priority bits in the appropriate byte, ignoring the interrupt bits. This will insure that single and simultaneous bus interrupts will be serviced in turn without the possibility of missed interrupts or ambiguity. In this case, there is no restriction on when the Input X'77' may be performed.

-OR-

2. Test only the interrupt bits, ignoring the priority bits (in this case, the program would have to decide by other means which interrupting bus to service). There is no restriction on when Input X'77' may be performed.

-OR-

3. If neither procedure above is used, the use of the Input X'77' instruction is restricted, as follows: Input X'77' should be performed in level-2 or level-3 only if there are no non-adapter interrupt(s) for that level. If non-adapter interrupts are pending, they must be serviced and an EXIT performed. In addition to this restriction, Input X'77' should not be performed more than once in a level.

Note: After the control program issues an IOH to clear an adapter interrupt, at least 40 CCU cycles must be performed before executing an EXIT instruction or an Input X'77'/X'7E' (Read Adapter Interrupt) instruction. This is to allow reset and re-sampling of interrupts from the adapters.

Output X'77' (Miscellaneous Control 2)

The register addressed by this instruction contains miscellaneous control information, used mainly to set/reset interrupt requests. The bits of this register have the following meaning:

Byte	Bit	Meaning
0	0	Reset IPL level 1 interrupt
	1	Reset CCU hardware checks
	2	Reset MOSS panel interrupt request level 3
	3	Reset MOSS diagnostic interrupt request level 3
	4	Reset MOSS service interrupt request level 4
	5	Reset MOSS service interrupt response level 4
	6	(Not used)
	7	Reset program-controlled interrupt level 2
1	0	Reset MOSS inoperative level 1 interrupt
	1	Reset interval timer level 3 interrupt
	2	Reset program-controlled interrupt level 3
	3	Reset MOSS diagnostic interrupt request level 2
	4	Reset address compare level 1 interrupt
	5	Reset program errors
	6	Reset program-controlled interrupt level 4
	7	Reset supervisor call level 4 interrupt

Byte 0, Bit 0 - Reset IPL Level 1 Interrupt: This bit, when on, resets an IPL level 1 interrupt.

Byte 0, Bit 1 - Reset CCU Hardware Checks: This bit, when on, causes all CCU hardware checks to be reset.

Byte 0, Bit 2 - Reset MOSS Panel Interrupt Request Level 3: This bit, when on, resets the MOSS panel interrupt request level 3.

Byte 0, Bit 3 - Reset MOSS Diagnostic Interrupt Request Level 3: This bit, when on, resets the MOSS diagnostic interrupt request level 3.

Byte 0, Bit 4 - Reset MOSS Service Interrupt Request Level 4: This bit, when on, resets the MOSS service interrupt request level 4.

Byte 0, Bit 5 - Reset MOSS Service Interrupt Response Level 4: This bit, when on, resets the MOSS service interrupt response level 4.

Byte 0, Bit 7 - Reset Program-Controlled Interrupt Level 2: This bit, when on, resets the program-controlled interrupt at level 2.

Byte 1, Bit 0 - Reset MOSS Inoperative Level 1 Interrupt: This bit, when on, resets the MOSS inoperative interrupt request at level 1.

Byte 1, Bit 1 - Reset Interval Timer Level 3 Interrupt: This bit, when on, resets the interval timer level 3 interrupt.

Byte 1, Bit 2 - Reset Program-Controlled Interrupt Level 3: This bit, when on, resets the program-controlled interrupt at level 3.

Byte 1, Bit 3 - Reset MOSS Diagnostic Interrupt Request Level 2: This bit, when on, resets the MOSS diagnostic interrupt request level 2.

Byte 1, Bit 4 - Reset Address Compare Level 1 Interrupt: This bit, when on, resets the address compare interrupt request level 1.

Byte 1, Bit 5 - Reset Program Errors: This bit, when on, resets all program errors.

Byte 1, Bit 6 - Reset Program-Controlled Interrupt Level 4: This bit, when on, resets the program-controlled interrupt at level 4.

Byte 1, Bit 7 - Reset Service Level 4 Interrupt: This bit, when on, resets the supervisor call interrupt at level 4.

Output X'78' (Force ALU Checks)

This instruction provides the means of testing the ALU compare circuit under diagnostic control. It forces zeros with incorrect parity at the output of the functional ALU thus causing a miss compare with the output of the redundant ALU and a ZReg Parity Error. As this instruction performs a function, the bit settings of the register are not used.

Input X'79' (Utility)

This instruction causes the register specified by R to be loaded with information indicating:

- The state of the program level 5 C and Z condition latches.
- The last program level that was active before a level 1 interrupt.

The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	Program level 5 C latch
	7	Program level 5 Z latch
1	0	Program level 2 interrupted by level 1 (note)
	1	Program level 3 interrupted by level 1 (note)
	2	Program level 4 interrupted by level 1 (note)
	3	Program level 5 interrupted by level 1 (note)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Note: One only of these bits is set ON, corresponding to the program level executing when level 1 interrupt was taken.

Byte 0, bit 6 - Program Level 5 C Latch: This bit indicates that the 'C' condition latch for program level 5 is on.

Byte 0, bit 7 - Program Level 5 Z Latch: This bit indicates that the 'Z' condition latch for program level 5 is on.

Byte 1, bit 0 - Program Level 2 Interrupted by Program Level 1: This bit indicates that program level 2 was interrupted by program level 1 (see note that follows).

Byte 1, bit 1 - Program Level 3 Interrupted by Program Level 1: This bit indicates that program level 3 was interrupted by program level 1 (see note that follows).

Byte 1, bit 2 - Program Level 4 Interrupted by Program Level 1: This bit indicates that program level 4 was interrupted by program level 1 (see note that follows).

Byte 1, bit 3 - Program Level 5 Interrupted by Program Level 1: This bit indicates that program level 5 was interrupted by program level 1 (see note that follows).

Note: For byte 1, bits 0-3: When an Input X'79' is executed in program level 1, one of these bits is set to 1 to indicate the program level that was running when control was passed to level 1. The other bits are set to 0.

When an Input X'79' is executed in levels other than level 1, all 4 bits are set to 0.

Note: If this instruction follows an **Output X'79'** instruction, at least one CCU cycle must separate the Output and Input instructions.

Output X'79' (Utility)

This instruction sets and resets various hardware latches. The bits of register X'79' have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	Set programmed IPL request
	3	(Not used)
	4	Remote power off
	5	Inhibit program level 5 C and Z latches
	6	Set program level 5 C latch
	7	Set program level 5 Z latch
1	0	Set AIO stop mode on IOC2
	1	Reset AIO stop mode on IOC2
	2	Set AIO stop mode on IOC1
	3	Reset AIO stop mode on IOC1
	4	Set bypass CCU check stop
	5	Reset bypass CCU check stop
	6	Scope sync pulse 1
	7	Scope sync pulse 2

Byte 0, Bit 2 - Set Programmed IPL Request: This bit, when on, causes an interrupt to the MOSS to indicate that IPL is required (because the program is about to abend).

Note: This bit only causes an interrupt to the MOSS. The control program is not stopped. If the program must stop after the IPL request, an Output X'70' (Hardstop) instruction must also be executed by the control program.

Byte 0, Bit 4 - Remote Power Off: This bit, when on, raises a line to the power subsystem causing it to power down if it is in the "network" power control mode.

Byte 0, Bit 5 - Inhibit Program Level 5 C and Z Latches Replacement: This bit, when on, prevents byte 0, bits 6 and 7 from changing the status of the 5C and 5Z latches.

Byte 0, Bit 6 - Set Program Level 5 C Latch: This bit, when on, sets the program level 5 C latch to 1.

Byte 0, Bit 7 - Set Program Level 5 Z Latch: This bit, when on, sets the program level 5 Z latch to 1.

Byte 1, Bit 0 - IOC2 Set AIO Stop Mode: This bit, when on, sets the AIO stop mode, causing all AIO transfers to stop.

Byte 1, Bit 1 - IOC2 Reset AIO Stop Mode: This bit, when on, resets the AIO stop mode.

Byte 1, Bit 2 - IOC1 Set AIO Stop Mode: This bit, when on, sets the AIO stop mode, causing all AIO transfers to stop.

Byte 1, Bit 3 - IOC1 Reset AIO Stop Mode: This bit, when on, resets the AIO stop mode.

Byte 1, bit 4 - Set Bypass CCU Check Stop Mode: This bit, when on, prevents CCU hardware checks from setting a CCU hardstop and a MOSS interrupt. The bypass CCU checkstop mode bit is not used by the control program, but is provided for diagnostic use.

Byte 1, bit 5 - Reset Bypass CCU Check Stop Mode: This bit, when on, resets the CCU check bypass mode to allow CCU hardstops and MOSS interrupts. The bypass CCU checkstop mode bit is not used by the control program, but is provided for diagnostic use.

Byte 1, bit 6 - Scope Sync Pulse 1: This bit, when on, generates a scope synchronization pulse at scope sync point no. 1 when the instruction is executed.

Byte 1, bit 7 - Scope Sync Pulse 2: This bit, when on, generates a scope synchronization pulse at scope sync point no. 2 when the instruction is executed.

Note: If this instruction is to be followed by an Input X'79' instruction, at least one CCU cycle must separate the Output and Input instructions.

Input X'7A' (High-Resolution Timer/Utilization Counter)

This instruction causes the register specified by R to be loaded with the contents (three bytes: X, 0, 1) of the high resolution timer/utilization counter. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0	(Not used)
	1	(Not used)
	2	Timer Bit 0
	3	Timer Bit 1
	4	Timer Bit 2
	5	Timer Bit 3
	6	Timer Bit 4
	7	Timer Bit 5
0	0	Timer Bit 6
	1	Timer Bit 7
	2	Timer Bit 8
	3	Timer Bit 9
	4	Timer Bit 10
	5	Timer Bit 11
	6	Timer Bit 12
	7	Timer Bit 13
1	0	Timer Bit 14
	1	Timer Bit 15
	2	Timer Bit 16
	3	Timer Bit 17
	4	Timer Bit 18
	5	Timer Bit 19
	6	Timer Bit 20
	7	Timer Bit 21

Output X'7A' (High Resolution Timer/Utilization Counter Control)

The bits of the register addressed by this instruction have the following meanings:

Byte	Bit	Meaning
0	0	Timer/counter (1 = reset timer/enable count)
	1	High/low resolution (1 = low resolution)
	2	Timer/utilization counter (0 = timer)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Byte 0, Bit 0 - Enable/Disable Timer/Counter: This bit, when on, indicates that high/low resolution timer/counter is enabled; when the bit is off, the timer/counter is disabled.

Byte 0, Bit 1 - High/Low Resolution: This bit, when off, indicates that the timer/counter is set in the high resolution mode; when on, it indicates that the timer/counter is in the low resolution mode.

Byte 0, Bit 2 - Timer/Utilization Counter: This bit, when off, indicates that the high/low resolution timer is selected; when the bit is on, the utilization counter is selected.

Input X'7B' (Branch Trace Address Pointer)

This instruction transfers the contents of the branch trace address pointer to the register specified by the R field. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	Branch trace address pointer byte X, bits 0-7
0	0-7	Branch trace address pointer byte 0, bits 0-7
1	0-7	Branch trace address pointer byte 1, bits 0-7

Output X'7B' (Set PCI Level 2)

This instruction sets a program-controlled interrupt (PCI) at level 2. This allows a program level to transfer a processing requirement to a program level of different priority. A program-controlled interrupt request is immediately effective. As this instruction performs a function, the bit settings of the register are not used.

Input X'7C' (Branch Trace Buffer Count)

This instruction transfers the contents of the branch trace buffer count register to the register specified by the R field. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	Branch trace buffer count bit 0
	1	Branch trace buffer count bit 1
	2	Branch trace buffer count bit 2
	3	Branch trace buffer count bit 3
	4	Branch trace buffer count bit 4
	5	Branch trace buffer count bit 5
	6	Branch trace buffer count bit 6
	7	Branch trace buffer count bit 7
1	0	Branch trace buffer count bit 8
	1	Branch trace buffer count bit 9
	2	Branch trace buffer count bit 10
	3	Branch trace buffer count bit 11
	4	Branch trace buffer count bit 12
	5	(Not used)
	6	(Not used)
	7	(Not used)

Note: The binary indication of BT buffer size in number of bytes. The actual length is a multiple of 8 bytes, because byte 1, bits 5 through 7 are ignored by the branch trace mechanism.

Output X'7C' (Set PCI Level 3)

This instruction sets a program-controlled interrupt (PCI) at level 3. This allows a program level to transfer a processing requirement to a program level of different priority. A program-controlled interrupt request is immediately effective. As this instruction performs a function, the bit settings of the register are not used.

Input X'7D' (CCU Hardware Check Register)

This instruction causes the register specified by R to be loaded with the contents of the CCU hardware check register (2 bytes). For the meaning of the bits of this register, refer to the maintenance documentation.

Byte	Bit	Meaning
X	0-7	0
0	0	POP parity error
	1	MDOR parity error
	2	MIOC parity error
	3	Storage error 1
	4	Cache/CCU error
	5	Cache/storage control error
	6	Storage error 2
	7	Local store parity error
1	0	Cache internal error
	1	A/B bus parity error
	2	IOC 1 D-register parity error
	3	ALU compare error
	4	Storage address register parity error
	5	ROS parity error
	6	Z register parity error
	7	IOC 2 D-register parity error

Byte 0, bits 3 and 6 are encoded as follows:

- 01 = Interconnection error.
- 10 = Storage control internal error.
- 11 = Unrecoverable storage error, or out-of-range addressing (if storage protection is disabled).

Byte 0, bit 4 indicates that the cache has detected a CCU error at its interconnection with the CCU.

Byte 0, bit 5 indicates that the cache has detected a storage control error at its interconnection with the storage control.

Output X'7D' (Set PCI Level 4)

This instruction sets a program-controlled interrupt (PCI) at level 4. This allows a program level to transfer a processing requirement to a program level of different priority. A program-controlled interrupt request is immediately effective. As this instruction performs a function, the bit settings of the register are not used.

Input X'7E' (CCU Level 1 Interrupt Requests)

This instruction sets the bits in the register specified by R to indicate which type of interrupt request level 1 is set. The register also includes the CCU hardware error and adapter error summary bits. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	MOSS inoperative
	1	CCU hardware error summary (note 1)
	2	IOC1 line adapter
	3	Level 5 I/O error
	4	Invalid operation
	5	IOC1 channel adapter
	6	IOC2 line adapter
7	IOC1 level 1 summary (note 2)	
1	0	Address compare level 1 interrupt
	1	Addressing exception on instruction fetch
	2	Storage protect exception on instruction fetch
	3	Addressing exception on program execution
	4	Storage protect exception on program execution
	5	IOC2 channel adapter
	6	IPL level 1 interrupt
7	IOC2 level 1 summary (note 3)	

Notes:

1. Hardware summary is available in X'7D'.
2. IOC1 level 1 summary is available in X'76'.
3. IOC1 level 2 summary is available in X'76'.

Byte 0, Bit 0 - MOSS Inoperative: This bit, when on, indicates that the MOSS is inoperative.

Byte 0, Bit 1 - CCU Hardware Error Summary: This bit, when on, indicates that a bit has been set in register X'7D' (CCU hardware check register). The bit by itself does not cause a level 1 interrupt. Register X'7D' may be examined via the Input X'7D' instruction.

Note: This bit may also be set if a program error (such as an Invalid Operation) occurs whilst in level 1.

Byte 0, Bit 2 - IOC1 Line Adapter: This bit, when on, indicates that one of the communication scanners has raised a level 1 interrupt.

Byte 0, Bit 3 - Level 5 I/O Error: This bit, when on, indicates that the program attempted to execute an I/O instruction while running in level 5.

Byte 0, Bit 4 - Invalid Operation: This bit, when on, indicates that the program has attempted to execute an invalid operation code, or an I/O instruction to an invalid external register address.

Byte 0, Bit 5 - IOC1 CA: This bit, when on, indicates that one of the channel adapters has raised a level 1 interrupt.

Byte 0, Bit 6 - IOC2 Line Adapter: This bit, when on, indicates that one of the communication scanners has raised a level 1 interrupt.

Byte 0, Bit 7 - IOC1 Level 1 Summary: This bit, when on, indicates that one or more bits have been set in register X'76' (CCU level 1 interrupt on I/O operations) to indicate the cause of the level 1 interrupt. Register X'76' may be examined via the Input X'76' instruction.

Byte 1, Bit 0 - Address Compare Level 1 Interrupt: This bit, when on, indicates that an address compare has occurred.

Byte 1, Bit 1 - Addressing Exception on Instruction Fetch: This bit, when on, indicates that an addressing exception occurred during instruction fetch.

Byte 1, Bit 2 - Storage Protect Exception on Instruction Fetch: This bit, when on, indicates that a storage protection violation occurred during instruction fetch.

Byte 1, Bit 3 - Addressing Exception on Program Execution: This bit, when on, indicates that an addressing exception occurred during instruction execution.

Byte 1, Bit 4 - Storage Protect Exception on Program Execution: This bit, when on, indicates that a storage protection violation occurred during instruction execution.

Byte 1, Bit 5 - IOC2 CA: This bit, when on, indicates that one of the channel adapters has raised a level 1 interrupt.

Byte 1, Bit 6 - IPL Level 1 Interrupt: This bit, when on, indicates that the MOSS has raised a level 1 interrupt request to force an IPL from the MOSS.

Byte 1, Bit 7 - IOC2 Level 1 Summary: This bit, when on, indicates that one or more bits have been set in register X'76' (CCU level 1 interrupt on I/O operations) to indicate the cause of the level 1 interrupt. Register X'76' may be examined via the Input X'76' instruction.

Notes:

1. CCU hard error summary. See Input X'7D'.
2. IOC1 level 1 summary. See Input X'76'.
3. IOC2 level 1 summary. See Input X'76'.

When the CCU executes the Input X'76' instructions, it reads the following IOC level 1 interrupt requests:

Byte 0 is unchanged, and each interrupt is associated with IOC1.

Byte 1 is like Byte 0 (same bit assignment) except that each interrupt is associated with IOC2.

Output X'7E' (Set Program Interrupt Mask Bits)

This instruction sets the program level interrupt mask. When a mask bit is on, interrupt requests for the corresponding program level are ignored. When the mask bit for program level 5 is on, program execution at that level is suspended. The mask bits have the following meanings:

Byte	Bit	Meaning
0	0-7	(Not used)
1	0	(Not used)
	1	Mask adapter program level 1 requests
	2	Mask program level 2 requests
	3	Mask program level 3 requests
	4	Mask program level 4 requests
	5	Mask program level 5 execution
	6	(Not used)
	7	(Not used)

Input X'7F' (CCU Level 2, 3, or 4 Interrupt Requests)

This instruction sets the bits of the register specified by R to indicate which level (2, 3, or 4) and type of interrupt is set. The bits of this register have the following meanings:

Byte	Bit	Meaning
X	0-7	0
0	0	Program-controlled interrupt (PCI) level 2
	1	MOSS diagnostic interrupt request level 2
	2	MOSS diagnostic interrupt request level 3
	3	MOSS service interrupt request level 4
	4	MOSS service interrupt response level 4
	5	(Not used)
	6	CE/operator interrupt request level 3
	7	Program-controlled interrupt (PCI) level 4
1	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	Interval timer interrupt request level 3
	6	Program-controlled interrupt (PCI) level 3
	7	Supervisor Call level 4

Byte 0, Bit 0 - Program-Controlled Interrupt (PCI) Level 2: This bit, when on, indicates that a program-controlled interrupt has occurred at level 2.

Byte 0, Bit 1 - MOSS Diagnostic Interrupt Request Level 2: This bit, when on, indicates that the MOSS has set a level 2 interrupt to the CCU for diagnostic purposes. The interrupt request may be reset by executing an Output X'77' instruction with the 'Reset MOSS Diagnostic Interrupt Request Level 2' (byte 1, bit 3).

Byte 0, Bit 2 - MOSS Diagnostic Interrupt Request Level 3: This bit, when on, indicates that the MOSS has set a level 3 interrupt to the CCU for diagnostic purposes. The interrupt request may be reset by executing an Output X'77' instruction with the 'Reset MOSS Diagnostic Interrupt Request Level 3' (byte 0, bit 3).

Byte 0, Bit 3 - MOSS Service Interrupt Request Level 4: This bit, when on, indicates that the MOSS has requested a level 4 interrupt to request the control program to execute a function defined in the CCU Request Control Block (Mailbox) in CCU storage. The interrupt request may be reset by executing an Output X'77' instruction with the 'Reset MOSS Service Interrupt Request Level 4' (byte 0, bit 4).

Byte 0, Bit 4 - MOSS Service Interrupt Response Level 4: This bit, when on, indicates that the MOSS has requested a level 4 interrupt to inform the control program that a MOSS function requested by the CCU has been executed, and that the response is available in the CCU Response Control Block (Mailbox) in CCU storage. The interrupt request may be reset by executing on Output X'77' instruction with the 'Reset MOSS Service Interrupt Response Level 4' (byte 0, bit 5).

Byte 0, Bit 6 - CE/Operator Interrupt Request Level 3: This bit, when on, indicates that the CE or operator has requested a CCU level 3 interrupt via the MOSS. It replaces the panel interrupt button, and is used to inform the program that it must read the data entry and function select switches and/or set the display indicators. The interrupt request may be reset by executing on Output X'77' instruction with byte 0 bit 2 (Reset MOSS Panel Interrupt Request Level 3) set to 1.

Byte 0, Bit 7 - Program-Controlled Interrupt (PCI) Level 4: This bit, when on, indicates that a program-controlled interrupt has occurred at level 4.

Byte 1, Bit 5 - Interval Timer Interrupt Request Level 3: This bit, when on, indicates that an interval timer interrupt has occurred at level 3.

Byte 1, Bit 6 - Program Controlled-Interrupt (PCI) Level 3: This bit, when on, indicates that a program-controlled interrupt has occurred at level 3.

Byte 1, Bit 7 - Supervisor Call Level 4: This bit, when on, indicates that a supervisor call request at level 5 has occurred at level 4.

Output X'7F' (Reset Program Interrupt Mask Bits)

This instruction resets the program level interrupt mask. The mask bits have the following meanings:

Byte	Bit	Meaning
0	0-7	(Not used)
1	0	(Not used)
	1	Unmask adapter program level 1 requests
	2	Unmask program level 2 requests
	3	Unmask program level 3 requests
	4	Unmask program level 4 requests
	5	Unmask program level 5 execution
	6	(Not used)
	7	(Not used)

Note: If an interrupt for a particular level is pending when the mask bit is reset, the interrupt for that level takes place before the next instruction is executed.

CCU Error Handling

CCU Hardware Errors

All CCU hardware errors cause a CCU hardstop and send a high-priority interrupt request to the MOSS. At the same time, a level 1 interrupt occurs in the CCU. Unless the CCU is running in the bypass check stop mode, this interrupt is queued but not executed.

The MOSS then executes a series of tests to collect error information, which is available to the MOSS operator.

Note: This information is not available to the control program, unless the error was forced by diagnostic routines running in the CCU.

The MOSS may now cause a re-IPL to take place.

CCU Program Errors

All program errors cause a level 1 interrupt to the CCU, unless the CCU is already running in level 1, in which case a hardstop occurs. Error information can be obtained by the program by executing an Input X'7E' (CCU Level 1 Interrupt Requests) instruction.

Note: Storage protection/addressing exception errors may be unrecoverable if they occur during program execution (load/store instruction). This is because in some cases, the instruction immediately following will have been executed before the interrupt to level 1.

CCU Special Topics

Storage Protection

Setting the User Protection Key: To set the user protection key, an Output X'73' instruction must be executed with byte 1, bits 2 and 3 set to 00. Byte 0, bits 3 through 7 contain the 5-bit user key address, and byte 1, bits 5 through 7 contain the key to be set. Byte 1, bit 4 must be on to set the key. This is shown in the figure below:

Byte	Bit	Meaning
X		(Not used)
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	User key addr 0
	4	User key addr 1
	5	User key addr 2
	6	User key addr 3
	7	User key addr 4
) User protect key address		
1	0	(Not used)
	1	Enable
	2	Key type bit 0
	3	Key type bit 1
	4	Set bit
	5	Key bit 0
	6	Key bit 1
7	Key bit 2	
) Key value		
Bit must be on to enable SP. 0) (These two bits indicate that 0) (the user key is to be set. 1) Bit must be on to set the key.		

Six different user key addresses are possible. They are assigned as follows:

User Key Address	User
X'00'	Any adapter
X'01'-X'10'	(reserved)
X'11'	Program Level 1
X'12'	Program Level 2
X'13'	Program Level 3
X'14'	Program Level 4
X'15'	Program Level 5

Setting the Storage Key: To set the storage key, an Output X'73' instruction must be executed with byte 1, bits 2 and 3 set to 01. Byte X, bits 0 through 7 and byte 0, bits 0 through 3 contain the 12-bit address of the 4096-byte block. Byte 1, bits 5 through 7 contain the key to be set. Byte 1, bit 4 must be on to set the key. This is shown in the following figure:

Byte	Bit	Meaning
X	0	SKA bit 0
	1	SKA bit 1
	2	SKA bit 2
	3	SKA bit 3
	4	SKA bit 4
	5	SKA bit 5
	6	SKA bit 6
	7	SKA bit 7
) Key address 0-7
0	0	SKA bit 8
	1	SKA bit 9
	2	SKA bit 10
	3	SKA bit 11
	4	0
	5	0
	6	0
	7	0
) Key address 8-11
1	0	(Not used)
	1	Enable
	2	Key type bit 0
	3	Key type bit 1
	4	Set bit
	5	Key bit 0
	6	Key bit 1
	7	Key bit 2
) Key value
) Bit must be on to enable SP.
		0) (These two bits indicate that
		1) (the storage key is to be set.
		1 Bit must be on to set the key.

Setting the Read-Only Key: To set the read-only key, an Output X'73' instruction must be executed with byte 1, bits 2 and 3 set to 11. Byte X, bits 0 through 7 and byte 0, bits 0 through 3 contain the 12-bit address of the 4096-byte block, and byte 1 bit 7 must be set to 1 for each block of storage that is designated as read-only. Byte 1, bit 4 must be on to set the key. This is shown in the following figure:

Byte	Bit	Meaning
X	0	SKA bit 0
	1	SKA bit 1
	2	SKA bit 2
	3	SKA bit 3
	4	SKA bit 4
	5	SKA bit 5
	6	SKA bit 6
	7	SKA bit 7
) Key address 0-7		
0	0	SKA bit 8
	1	SKA bit 9
	2	SKA bit 10
	3	SKA bit 11
	4	0
	5	0
	6	0
	7	0
) Key address 8-11		
1	0	(Not used)
	1	Enable
	2	Key type bit 0
	3	Key type bit 1
	4	Set bit
	5	0
	6	0
	7	Read-only bit
) Bit must be on to enable SP.		
1) (These two bits indicate that		
1) (the read-only key is to be set.		
1) Bit must be on to set the key.		
) Bit set for read-only blocks		

Time Measurement

For timing there is a general purpose timer and a utilization counter. Because they use the same hardware mechanism, these two features are mutually exclusive and cannot be used simultaneously. Neither feature causes an interrupt.

The controller also includes an interrupting timer, causing an interrupt every 100 milliseconds.

High/Low-Resolution Timer: The high/low-resolution timer is a 22-bit counter that is incremented by the CCU clock. It may be programmed to operate in two different modes:

- High resolution: The timer provides intervals from 0 to 0.315 seconds by increments of 75 nanoseconds.
- Low resolution: The timer provides intervals from 0 to 21.5 minutes by increments of 307 microseconds.

The timer is controlled by byte 0, bits 0 through 2 of the Output X'7A' as follows:

Bit	Meaning
0	Enable/disable timer (1 = enable)
1	High/low resolution (1 = low resolution)
2	Must be 0 to select the timer

The timer may be read via the Input X'7A' instruction.

Notes:

1. The timer increments continuously. To make a measurement, the program must issue an Output X'7A' instruction to reset the timer and to select the correct mode. When the event being measured occurs, the program must issue an Input X'7A' instruction to obtain the value of the counter, and multiply it by the correct factor to obtain the time in seconds.
2. The timer cannot be used in single-step mode.
3. Timer overflow is never signaled. The user must therefore select the high/low-resolution mode and ensure that the measurement interval fits into the maximum count of the counting mechanism:
 - a. If the interval is less than 0.315 seconds, either the high- or the low-resolution mode may be used.
 - b. If the interval is between 0.315 seconds and 21.5 minutes, the low-resolution mode must be used.
 - c. If the interval is greater than 21.5 minutes, the high/low-resolution counter should not be used. The 100-millisecond interval timer should be used instead.

Utilization Counter: The utilization counter is a 22-bit counter that is incremented by the system clock. It counts CCU busy time (including cycle steal), and operates in either high- or low-resolution mode:

- High resolution: The counter provides intervals from 0 to 0.315 seconds by increments of 75 nanoseconds.
- Low resolution: The counter provides intervals from 0 to 21.5 minutes by increments of 307 microseconds. It may be selected by executing the Output X'7A' instruction with byte 0, bit 2 set to 1. The counter may then be read via the Input X'7A' instruction.

Notes:

1. The counter increments continuously. To measure CCU busy time, the program must issue an Output X'7A' instruction to reset the counter and to select the correct mode. At the end of the measuring period, the program must issue an Input X'7A' instruction to obtain the value of the counter, and, if necessary, multiply it by the correct factor to obtain the time in seconds.
2. The counter cannot be used in single-step mode.
3. Counter overflow is never signaled. The user must therefore select the high/low resolution mode and ensure that the measurement interval fits into the maximum count of the counting mechanism:
 - a. If the interval is less than 0.315 seconds, either the high- or the low-resolution mode may be used.
 - b. If the interval is between 0.315 seconds and 21.5 minutes, the low-resolution mode must be used.
 - c. If the interval is greater than 21.5 minutes, the high/low resolution counter should not be used. The 100-millisecond interval timer should be used instead.

100-Millisecond Interval Timer (Interrupting): The interval timer provides an interrupt request at program level 3 every 100 milliseconds. It may be used to maintain a real-time clock in storage, perform long and short I/O time-outs, and perform supervisory functions on a periodic basis. The interrupt may be reset by executing an Output X'77' instruction with the 'Reset Interval Timer Level 3 Interrupt' bit (byte 1, bit 1) set to 1.

The 100-millisecond timer interrupt is disabled for program stop or single instruction step mode.

CCU Diagnostic Facilities

The CCU has a certain number of test facilities to allow the control program to test the controller hardware.

Bypass CCU Check Stop: The CCU check stop/MOSS interrupt caused by a CCU hardware check may be masked by executing an Output X'79' (Utility) instruction with byte 1, bit 4 (Set Bypass CCU Check Stop Mode) set to 1. It may be unmasked by executing an Output X'79' instruction with byte 1, bit 5 (Reset Bypass CCU Check Stop Mode) set to 1.

Note: Enabling/disabling the CCU check stop may also be controlled from the MOSS.

Inhibit Channel Adapter/Communication Scanner Level 1 Interrupt: Level 1 interrupts caused by a channel adapter or communication scanner can be masked by executing an Output X'7E' (Set Program Interrupt Mask Bits) instruction with byte 1, bit 1 (Mask Adapter Program Level 1 Requests) set to 1.

The interrupts may be unmasked by executing an Output X'7F' (Reset Program Interrupt Mask Bits) instruction with byte 1, bit 1 set to 1.

Force CCU Checks: The control program can force wrong parity on the ALU output by executing an Output X'78' instruction. The data with wrong parity may be used to perform further checking by moving it about the CCU.

Chapter 4. Channel Adapter

Two different types of channel adapter are available for the 3745:

- Channel adapter data streaming (CADS or CA Type 6). See Part 1 of this Chapter.
- Buffer chaining channel adapter (BCCA or CA Type 7). See Part 2 of this Chapter.

Part 1. Channel Adapter Data Streaming (CA Type 6)

The CCU is an interrupt-driven processor, and almost all processing for the channel adapter is done in response to channel adapter interrupts. This chapter is therefore organized in the following way:

- Section 1 contains basic information concerning the channel adapter.
- Section 2 describes the channel adapter interrupt system. This provides the means by which the channel adapter indicates to the CCU that it requires service.
- Section 3 describes the channel adapter I/O system. This provides the means by which the CCU responds to the channel adapter interrupts.
- Section 4 describes programming considerations for the handling of interrupts, commands, and initial status responses.
- Section 5 describes the two-processor switch.
- Section 6 describes a number of special topics.

Section 1. Channel Adapter Basic Information

The channel adapter type 6 allows the controller to be attached to the selector, block multiplexer, and byte multiplexer channels of the following processors: IBM 3033, IBM 308X, IBM 309X, IBM 4341, IBM 4361, IBM 4381, IBM 9370, and IBM ES/9000*.

The channel adapter may run in native subchannel (NSC) mode, in emulation subchannel (ESC) mode, or in both modes simultaneously. Partitioned Emulation Programming (PEP) extension lets NCP operate certain lines in NSC mode while operating others in ESC mode under emulation program (EP) control.

NSC mode is supported for all types of host channel (selector, byte multiplexer, or block multiplexer), and allows up to 256 lines to be serviced using a single host subchannel address. Line address decoding is handled entirely by the control program.

ESC mode is supported only for a host byte multiplexer channel. It allows EP to emulate most of the functions of the IBM 2701 Data Adapter Unit, IBM 2702 Transmission Control, or IBM 2703 Transmission Control.

Notes:

1. Initial program load (IPL) must always be done in NSC mode.
2. Many of the channel adapter operations are identical in both NSC and ESC modes. Throughout this chapter, the exceptions and/or differences in operation due to NSC or ESC mode are noted by "NSC" or "ESC" at the start of the paragraph that describes the particular operation. All text that is not specially marked "NSC" or "ESC" applies equally to both modes of operation.

Basic Operation and Data Flow

The channel adapter receives an address and a command from the host processor and determines whether the host wants to communicate in NSC or ESC mode; the correct mode of operation is then set. The channel adapter then requests a level 3 interrupt to make this information available to the control program via Input instructions.

In PIO operation, the data coming **from** the host channel interface is placed in the data buffers, from which the control program must retrieve it by executing Input instructions. In AIO mode, the data from the host is placed directly into main storage. Channel End and Device End status are generated by the control program when the complete message or block of data has been received.

When the data is going **to** the host channel, the control program sends an 'Attention' status to the channel. The host processor then initiates an initial selection sequence with a read command. The control program in PIO or AIO mode must then load the buffers with the data to be transferred. The data from the buffers can now be transferred across the channel interface. Channel End and Device End status are generated by the control program when the complete message or block of data has been sent.

Data Transfer Methods

Two methods may be used to transfer data between the channel adapter and the host channel:

- Program-initiated operation (PIO)
- Adapter-initiated operation (AIO).

Program-Initiated Operation (PIO): With PIO, data buffering at the channel adapter interface is provided for up to four bytes of data, the buffers being serviced by programming. Program intervention is required for every four bytes. PIO is relatively slow, and should not be used on channel adapters connected to selector or block multiplexer channels.

Adapter-Initiated Operation (AIO): With AIO, data buffering at the channel adapter interface is provided for 255 bytes of data, the buffers being serviced by cycle stealing. Up to 255 bytes of data may be transferred by this method before program intervention becomes necessary. AIO should always be used on selector or block multiplexer channels.

Controlling the Channel Adapter

The channel adapter is controlled by instructions issued by the control program. These instructions are of two types only: 'Adapter Input/Output' (IOH) and 'Adapter Input/Output Immediate' (IOHI). Using these instructions, the channel adapter registers may be examined or set, buffers may be loaded or read, and cycle stealing may be initiated.

Note: Throughout this chapter, the channel IOH and IOHI instructions are referred to as Input X'n' or Output X'n' for simplicity.

Access to a channel adapter may be obtained at program levels 3 and 1. Program level 3 is used for all routine servicing of the channel adapter. This level is entered via a level 3 interrupt, initiated by either an event occurring on the channel interface, or by a program controlled interrupt (PCI) from another program level. Program level 1 is used for servicing channel adapter error conditions. See under the heading 'Input X'D' (Channel Adapter Interrupt Check Register) for more details.

Note: All IOH/IOHI instructions are **privileged**, that is, any attempt to execute them in background program level 5 causes an input/output check, and a level 1 interrupt.

Channel Adapter States

The channel adapter may be in one of the following states:

- Ready state
- Initial selection state
- Data transfer state
- Status transfer state
- I/O error alert state
- Disabled state.

Ready State: In the ready state, the channel adapter may accept instructions, but is not in one of the three active states (initial selection, data transfer, status transfer).

Initial Selection State: The channel adapter enters the initial selection state when an initial selection is started by the host processor. The channel adapter continually monitors its channel interface for its assigned addresses. When an address is detected, the channel adapter enters the initial selection state and proceeds with the initial selection. If a standard command is sent on initial selection and is received without error (correct parity), an initial status of all zeros is returned to the channel, unless the command is I/O No-Op or Test I/O.

Note: Non-standard commands sent to a block multiplexer or selector channel receive an initial status of channel end (NSC only).

During initial selection, the I/O device address and the channel command are stored in the initial selection address and command register. The initial selection hardware then causes a level 3 interrupt, and control is passed to the level 3 interrupt program.

Data Transfer State: The channel adapter enters the data transfer state when the control program initiates a data transfer sequence. Data is transferred across the interface from the host channel to the channel adapter, or from the channel adapter to the host, by hardware. When the data transfer is ended, the channel adapter calls the control program with a level 3 interrupt request.

Status Transfer State: The channel adapter enters the status transfer state when the control program initiates a status transfer sequence. During this sequence, the status byte is transferred to the host. When the status transfer is ended, the channel adapter causes a level 3 interrupt, and control is passed to the level 3 interrupt program.

I/O Error Alert State: The channel adapter is in the I/O error alert state when the control program initiates an I/O error alert sequence. During this sequence, the 'Disconnect In' tag is raised. When the host raises selective reset, the channel adapter calls the control program with a level 3 interrupt request.

Disabled State: The channel adapter is in the disabled state when it is not enabled by the control program or via the MOSS. In the disabled state, the selection signals are propagated to the next adapter on the channel.

Channel Adapter Device Addresses

Channel adapter device addresses are required on two separate occasions:

1. At initial selection, the channel adapter must be able to recognize the device address presented to it.
2. On a byte multiplexer channel, the channel adapter must present a valid device address to the channel before it can transfer data or status information.

Channel Adapter Device Addresses for Initial Selection: The address byte presented by the channel during initial selection must have correct parity, or the channel adapter will not decode the device address. If the parity is correct, the channel adapter recognizes a device address or addresses determined by the customer engineer from information supplied by the user through the MOSS console.

NSC: The NSC device address can be assigned any value in the range 0 through 255. If the two-processor switch is installed on a channel, the two NSC interfaces (A and B) are assigned separately, and may be either the same or different. As the NSC uses only one subchannel address, the **line** address must be transferred from the host in the form of data. The location and the format of the terminal addresses must be coordinated between the host access method and the control program.

Notes:

1. The address assigned for the NSC may be one of the addresses in the range assigned to the ESC. The NSC address has priority, and the address is lost to the ESC.
2. After power on, the channel adapter does not immediately recognize the ESC addresses, even if the interface is enabled. To make the ESC addresses operational, the program must issue an Output X'7' instruction to set the 'Set ESC Operational' bit (byte 1, bit 5) to 1. If the host sends Start I/O to an ESC address before this bit is set, the resulting condition code for the host instruction is set to 3 (not operational).
3. An initial selection causes a channel adapter initial selection level 3 interrupt. The program may determine the I/O device address by issuing an Input X'1' instruction. Once the program has set the 'Set ESC Operational' bit as described above, all the assigned ESC addresses become operational, and the interrupt request may be caused by an initial selection sequence for any of

these addresses, or for the NSC address. The program must therefore be prepared to handle initial selection sequences for all assigned operational addresses, both NSC and ESC.

Channel Adapter Device Addresses for Data/Status Transfer: When the control unit initiates a data/status transfer, it must provide the correct device address associated with the transfer.

NSC: For control unit initiated data/status transfers on the NSC, the hardware address is used.

ESC: As the device address for control unit initiated data/status transfers on the ESC is variable, it must be provided by the control program. This is done by executing an Output X'3' instruction, with the data/status transfer address in byte 0. The channel adapter hardware checks only that the issued address is in the range of addresses. If the address is outside this range, the address compare error bit (byte 0, bit 5) is set in register X'D', and a level 1 interrupt occurs.

Notes:

1. If the address presented is undefined, but within the range, the channel adapter has no means of detecting the error; no error is signaled, but improper channel operation will occur.
2. The I/O address that was defined to the channel adapter by the last Output X'3' instruction may be determined by executing an Input X'3' instruction. The Input X'3' instruction should be issued only in interrupt level 3.

Section 2. Channel Adapter Interrupt Requests

The channel adapter can raise interrupt requests at level 1 and at level 3.

- Level 1 interrupt requests are caused by check or error conditions.
- Level 3 interrupt requests are caused by two different conditions:
 - Initial selection interrupt requests are raised when the channel adapter receives an address and a command across the channel interface.
 - Data/status interrupt requests are raised when the channel adapter requires data or status service.

Level 1 Interrupt Requests

When an error condition is detected in the channel adapter, a level 1 interrupt occurs, and a bit is set in the Channel Adapter Level 1 Interrupt Check Bit register to indicate the type of error.

Level 3 Interrupt Requests

There are two types of interrupt request at level 3:

- Channel Adapter Initial Selection Level 3 interrupt request
- Channel Adapter Data/Status Transfer Level 3 interrupt request.

Channel Adapter Initial Selection Level 3 Interrupt Request: This type of interrupt request may be due to:

- An initial selection sequence
- A system reset sequence
- An NSC status cleared indication
- An ESC TIO status cleared indication.

When an Initial Selection interrupt request occurs, the condition causing the interrupt may be determined by executing an Input X'0' (Initial Selection Control register) instruction.

Channel Adapter Data/Status Level 3 Interrupt Request: This type of interrupt request may be set by:

- The end of an inbound data transfer sequence
- The end of an outbound data transfer sequence
- The end of a status transfer sequence
- The end of an I/O error alert sequence
- Any level 1 interrupt occurring during any one of the above data/status transfers

- A Suppress Out Monitor condition
- A program requested interrupt

When a Data/Status interrupt request occurs, the condition causing the interrupt may be determined by executing an Input X'2' (Data/Status Control register) instruction.

Section 3. Channel Adapter Input/Output

The channel adapter contains a number of registers, most of which are accessible to the program via the IOH/IOHI instructions. These registers are described in detail under "Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure". An important group of registers used for channel adapter operations in AIO mode is physically located in the CCU, and is accessed by CCU Input and Output instructions (not IOH/IOHI). These are:

- Input/Output X'30' through X'37' - IOC1 Fixed Pointer Registers
- Input/Output X'60' through X'67' - IOC2 Fixed Pointer Registers.

The Output instruction loads the CCU pointer address with the cycle steal data address for the channel adapter; the Input instruction may be used to read it back. The correspondence between register and channel adapter is as follows:

IOC1

Register	Channel adapter
X'30'	5
X'31'	6
X'32'	7
X'33'	8
X'34'	13
X'35'	14
X'36'	15
X'37'	16

IOC2

Register	Channel adapter
X'60'	1
X'61'	2
X'62'	3
X'63'	4
X'64'	9
X'65'	10
X'66'	11
X'67'	12

Channel Adapter IOH/IOHI Instructions

The channel adapter IOH/IOHI instructions are used to transfer the contents of one of the general registers to one of the channel adapter registers (register X'n') or conversely.

There are two types of channel adapter input/output instruction:

1. Adapter Input/Output (IOH)
2. Adapter Input/Output Immediate (IOHI).

They are used by the channel adapter as follows:

Adapter Input/Output (IOH)

This instruction transfers the contents of the register specified by R1 to the channel adapter, or places information coming from the channel adapter into the register specified by R1. The adapter, the adapter command or register, and the direction of data movement are all specified by the contents of R2.

0/1	R2	0	R1	0	1	0	1	0	0	0	0	0
	0	1	3	4	5	7	8					15

R2 must be loaded as follows:

0/1	0	0	0	1	0	0	0	CA Register Address	0	0	0	I/O
	0	1	4	5	7	8		11	12	14	15	

Bit 0 is the IOC bus number.

Bits 1 through 4 (= 0001) indicate the channel adapters.

Bits 5 through 7 **must** be zero.

Bits 8 through 11 indicate the CA register address (X'x') to be used.

I/O = input/output bit: 0 = output, 1 = input

Adapter Input/Output Immediate (IOHI)

This instruction transfers the contents of the register specified by R to the channel adapter, or places information coming from the channel adapter into the register specified by R. The adapter, the adapter register, and the direction of data movement are all specified by the contents of the second halfword.

First halfword

0	0	0	0	0	R	0	1	1	1	0	0	0	0
	0		4	5	7	8							15

Second halfword

0/1	0	0	0	1	0	0	0	CA Register Address	0	0	0	I/O
	0	1	4	5	7	8		11	12	14	15	

Bit 0 is the IOC bus number.

Bits 1 through 4 (= 0001) indicate the channel adapters.

Bits 5 through 7 **must** be zero.

Bits 8 through 11 indicate the CA register address (X'x') to be used.

I/O = input/output bit: 0 = output, 1 = input

Channel Adapter Addressing

As seen in the previous section, the IOH and IOHI instructions do not contain an explicitly-defined address. The channel adapter is addressed indirectly via the contents of a special 3-bit register, controlled by byte 0 of the Output X'7' instruction. The table following shows the bits of the instruction used to control this 3-bit register:

Byte	Bit	Meaning
0	0	Enable auto-selection (all channel adapters)
	1	Disable auto-selection (all channel adapters)
	2	Select CA addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel address bit 0)
	5	Channel address bit 1) CA address 1-8
	6	Channel address bit 2)
	7	Channel adapter reset

Bits 4 through 6 define the channel adapter as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Notes:

- * Only channel adapters 5 through 8 are available on models 130 and 170.
- The Output X'7', Input X'7', Output X'8', and Input X'E' are broadcast commands and are answered by all channel adapters.
- The remaining commands are only answered by the selected channel adapter.

There are two modes of selection:

- Explicit selection by the control program.
- Selection by the auto-selection mechanism.

Channel Adapter Selection by the Control Program

This channel adapter selection mode is controlled by byte 0, bits 2 through 6 of the Output X'7' instruction. Bits 4 through 6 contain the address of the channel adapter to be selected, and bits 2 and 3 control the operation:

- If bit 2 (Select Channel Adapter Addressed by Bits 4 through 6) is set to 1, the addressed channel adapter is selected for all subsequent channel adapter instructions until another adapter is selected.

Note: The channel adapter (if any) that was selected by the auto-selection mechanism, if different, is no longer selected.

- If bit 3 (Execute Output on Channel Adapter Addressed by Bits 4 through 6) is set to 1, the addressed channel adapter is temporarily selected for this instruction **only**. This mode is used to set up a program requested interrupt on the addressed channel via byte 1, bit 1 (Set Program Requested Interrupt) of this same Output X'7' instruction.

Note: The channel adapter (if any) that was selected by the auto-selection mechanism, or by byte 0, bit 3, remains selected.

Channel Adapter Selection by the Auto-Selection Mechanism

This mode of channel adapter selection is controlled by byte 0, bits 0 and 1 of the Output X'7' instruction. Bit 0 enables auto-selection and bit 1 disables it. These bits must not both be on at the same time. Auto-Selection works as follows:

1. The control program enables auto-selection on all channel adapters by performing an Output X'7' instruction with byte 0, bit 0 set to 1.
2. When a level 3 interrupt is pending, the control program executes an Input X'F' (Channel Adapter Level 3 Interrupt Requests) instruction. If the 'Auto-Selection Complete' latch is not already set, the channel adapter with the highest priority interrupt request pending is selected. Its address is available in byte 0, bits 4 through 6 of register X'F'. At the same time, the 'Auto-Selection Complete' latch is set to prevent further auto-selection until the current interrupt has been serviced and reset.
3. The control program executes the interrupt handling routine. All instructions to the channel adapter are now routed automatically to the selected channel adapter.
4. At the end of the interrupt handling routine, the control program must reset the 'Auto-Selection Complete' latch by executing one of the following instructions:
 - Output X'0' (bit configuration is ignored).
 - Output X'2' (bit configuration is ignored) to reset PRI/SOM interrupt.
 - Output X'2' with either byte 0, bit 5 (Reset Initial Selection Interrupt), or byte 0, bit 6 (Reset Data/Status Interrupt) set to 1 as appropriate.
 - Output X'7' with byte 1, bit 3 (Reset System Reset/NSC Address Active), if the interrupt was due to a System Reset.
 - Output X'B' (bit configuration is ignored).

The order of priorities in the auto-selection mechanism is as follows:

1. Priority outbound level 3 interrupt.
2. All other level 3 interrupts.

Note: Enable auto-select, once issued, remains active until a disable auto-select is issued.

Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure

Input X'0' (Initial Selection Control Register)

The register addressed by this instruction is set by the channel adapter hardware and contains information that identifies the event that set the channel adapter Initial Selection Level 3 interrupt. The instruction should be issued only when servicing a channel adapter initial selection level 3 interrupt request. This type of interrupt request may be set by:

1. The completion of an initial selection sequence.
2. The detection of various reset sequences.

During a normal initial selection sequence, the initial selection interrupt bit (byte 0, bit 0) is set. The remaining bits give supplementary information, or indicate certain reset and error conditions. The bits of this register have the following meanings:

Byte	Bit	Meaning
0	0	Initial selection interrupt
	1	Interface disconnect
	2	Selective reset
	3	Channel bus out check
	4	Emulation subchannel operation (ESC = 1)
	5	Initial status byte stacked
	6	Status byte cleared
	7	System reset
1	0-7	(Not used)

Byte 0, Bit 0 - Initial Selection Interrupt: This bit, when on, indicates that a normal initial selection sequence has occurred. The initial status byte sent to the host processor is X'00', unless it is a command for the NSC and the channel command is non-standard; the initial status byte is then X'08', with the Channel End bit on. The I/O device address and the I/O command byte may be determined by executing an input X'1' instruction. If this bit is on, indicating a normal initial selection sequence, all other bits of this register should be off, with the possible exception of the ESC selection bit (byte 0, bit 4).

If byte 0, bit 0 is off, it indicates that the interrupt request was due to the detection of another condition as defined by the remaining bits of the register. This can occur for the following reasons:

- If an interface disconnect is detected (Byte 0, Bit 1 = 1).
- If a selective reset is detected (Byte 0, Bit 2 = 1).
- If the channel adapter presents a 'Unit Check' status (Byte 0, Bit 3 = 1).
- If the initial status byte is stacked (Byte 0, Bit 5 = 1).
- If the initial status byte is cleared (Byte 0, Bit 6 = 1).
- If a system reset is detected (Byte 0, Bit 7 = 1).
- If a TIO command to an ESC subchannel was serviced, and the TIO status has previously been set up for that subchannel.

Note: Certain normal initial selection sequences do not cause the channel adapter initial selection level 3 interrupt to be set, and furthermore, do not set byte 0, bit 0. These sequences are as follows:

1. An initial selection sequence in which the channel adapter responds automatically with a 'Control Unit Busy' status indication (X'70' = 'Status Modifier', 'Control Unit End', and 'Busy') due to the channel adapter initial selection level 3 interrupt request having been already previously set.

2. An initial selection sequence for a channel I/O command byte X'03' ('I/O No-Op'). The initial status byte of 'Channel End' and 'Device End' is generated automatically by the channel adapter hardware.
3. A 'Test I/O' command has been sent to the NSC address when it was free of commands.

Byte 0, Bit 1 - Interface Disconnect: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of an interface disconnect sequence (Halt I/O) during initial selection. The addressed subchannel can be determined via an Input X'1' instruction.

Byte 0, Bit 2 - Selective Reset: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of a selective reset sequence during initial selection. The addressed subchannel can be determined via an Input X'1' instruction.

Note: The selective reset does not cause a reset of the channel adapter. If the unique NSC address (byte 0, bit 4 off), has received the selective reset, the program should execute an Output X'7' instruction with the 'reset system reset/NSC address active' bit (byte 1, bit 3) equal to 1. This resets the channel adapter hardware associated with the unique NSC address.

Byte 0, Bit 3 - Channel Bus Out Check: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of bad (even) parity on the I/O channel interface bus out when the channel I/O command byte was presented during initial selection. The channel adapter responds automatically with 'Unit Check' status. The addressed subchannel can be determined via an Input X'1' instruction.

Byte 0, Bit 4 - Emulation Subchannel Operation: This bit, when on, indicates that the channel adapter initial selection address and command register (X'1) contains an ESC address.

If the bit is off, the channel adapter initial selection address and command register (X'1) contains the unique NSC address.

Note: This bit is set to zero if the initial selection level 3 interrupt was due to a system reset.

Byte 0, Bit 5 - Initial Status Byte Stacked: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the completion of an initial selection sequence in which the initial status byte presented to the channel has been stacked. The addressed subchannel and I/O command can be determined via an Input X'1' instruction.

The initial status byte stacked indication can occur in the following situations:

1. **NSC** (Byte 0, bit 4 = 0). The NSC status byte, prepared by the program, was presented to the host during an initial selection sequence, but was stacked (not accepted) by the host. As a result, a channel adapter initial selection level 3 interrupt request is set.
2. **ESC** (Byte 0, bit 4 = 1). The ESC status byte, prepared by the control program for a given subchannel, was presented to the host in response to an ESC Test I/O command issued to the same subchannel. However, the status was stacked (not accepted) by the host.

Byte 0, Bit 6 - Status Byte Cleared: The interpretation of this bit depends on Byte 0, bit 4:

1. **NSC** (Byte 0, bit 4 = 0). The NSC status byte, either prepared by the program in the X'6' register, or an early Channel End status that has been previously stacked, has been transferred to the host during an initial selection sequence. Thus, the NSC status byte has been cleared, and this has resulted in the setting of the channel adapter initial selection level 3 interrupt request. If the command during this initial selection sequence was 'Test I/O' (X'00'), the status is presented normally.

If, however, the command was not 'Test I/O', the 'Busy' bit is presented in addition to the other status bits. The control program must perform the channel adapter state and the status sent by performing the appropriate IOH. If the 'NSC address active' bit (Input X'7', byte 0, bit 5) is found to

be on, the Device End status must be sent; if not, the program only resets the level 3 interrupt request.

Note: Byte 0, bit 0 is **not** set.

2. **ESC** (Byte 0, bit 4 = 1). The channel adapter initial selection level 3 interrupt request results from the completion of an initial selection sequence in which a 'Test I/O' command to an ESC subchannel was serviced, and TIO status had previously been set up for that subchannel. The subchannel that was serviced, and the status that was presented, can be determined by executing an Input X'B' instruction.

Note: Byte 0, bit 0 is **not** set.

Byte 0, Bit 7 - System Reset: This bit, when on, indicates that a system reset sequence has occurred on the channel, causing the channel adapter to reset also. This means that if this bit is on, all other bits obtained by the execution of the Input X'0' instruction are automatically 0.

Note: Since a system reset may occur at any time, all indications of previous channel sequences that have not yet been serviced are lost to the control program.

Output X'0' (Reset Initial Selection)

This instruction resets all the initial selection hardware latches and also the channel adapter level 3 interrupt request resulting from an initial selection sequence. As this instruction performs a function, the bit settings of the register are not used.

This instruction does not reset a 'system reset' condition, nor the resulting channel adapter level 3 interrupt request.

If the host clears the previously-stacked NSC or ESC status with a Start I/O or TIO, the 'Initial Status Byte Cleared' latch (Input X'0', Byte 0, Bit 6) is set during the Initial Selection interrupt. If the control program has set up a Status Transfer sequence on the same subchannel to present status after the stacked status interrupt was received, the control program must reset the Initial Selection interrupt with an Output X'2' with Byte 0, Bit 5 = 1, and reset the Status Transfer sequence with Output X'2' Byte 0, Bit 2 = 0. If the control program has set up (using an Output X'2') any operation for a subchannel other than the one related to the Initial Selection interrupt, the control program must reset this interrupt via an Output X'0'.

Input X'1' (Initial Selection Address and Command Register)

The register addressed by this instruction is set by the channel adapter hardware with the address and the command received from the channel. The instruction should be issued only if a channel adapter initial selection interrupt has been set at level 3, and an Input X'0' has shown that the interrupt is due to an initial selection sequence. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0-7	Address byte bits 0-7 (initial selection addr)
1	0-7	I/O cmd byte bits 0-7 (initial selection cmd)

Output X'1' (Initial Selection Address and Command Register)

This instruction allows the program to set register X'1' with an initial selection address and command **for diagnostic purposes only.**

Input X'2' (Data/Status Control Register)

The register addressed by this instruction is used to identify the event(s) which caused a channel adapter Data/Status level 3 interrupt. The instruction must normally be issued only for servicing a channel adapter level 3 data/status interrupt.

Note: If a system reset sequence occurs before the Input X'2' is executed, the bits which define the cause of the interrupt request, and the interrupt request itself are reset.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Outbound data transfer sequence
	1	Inbound data transfer sequence
	2	Status transfer sequence
	3	Emulation subchannel operation (ESC = 1)
	4	Data streaming timeout
	5	Channel stop/interface disconnect
	6	Suppress out monitor interrupt
	7	Program-requested interrupt
1	0	Channel bus out check
	1	Selective reset
	2	0
	3	Ending status stacked
	4	Priority outbound service
	5	Residual byte count bit 5
	6	Residual byte count bit 6
	7	Residual byte count bit 7

Byte 0, Bit 0 - Outbound Data Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of an outbound data transfer sequence (controller to host). If this bit is on, byte 0, bit 1 should be off. On a block multiplex channel, byte 0, bit 2 may also be on if the block is the last data block.

In PIO mode, byte 1, bits 5 through 7 indicate the residual byte count.

ESC: If the transfer was over an emulator subchannel (byte 0, bit 3 = 1), an Input X'3' instruction should be executed to determine the address of the subchannel.

Byte 0, Bit 1 - Inbound Data Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of an inbound data transfer sequence (host to controller). If this bit is on, byte 0, bits 0 and 2 should both be off.

In PIO mode, byte 1, bits 5 through 7 indicate the residual byte count; the data bytes transferred from the host processor may be obtained by executing the Input X'4' and X'5' instructions.

ESC: If the transfer was over an emulator subchannel (byte 0, bit 3 = 1), an Input X'3' instruction should be executed to determine the address of the subchannel.

Byte 0, Bit 2 - Status Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of a status transfer sequence. If this bit is on, byte 0, bit 1 should be off. Byte 0, bit 0 may be on or off.

ESC: If the transfer was over an emulator subchannel (byte 0, bit 3 = 1), an Input X'3' instruction should be executed to determine the address of the subchannel over which the transfer occurred and to obtain the status that was presented.

Byte 0, Bit 3 - Emulation Subchannel Operation:

NSC (Byte 0, Bit 3 Off): The transfer sequence defined by byte 0, bits 0 through 2, was performed on the NSC using the assigned hardware address. In the case of a status transfer, the status was taken from the NSC status register (X'6').

ESC (Byte 0, Bit 3 On): The transfer sequence defined by byte 0, bits 0 through 2, was performed on the ESC using the ESC address (and the status, in the case of a status transfer) taken from the ESC address and status register (X'3').

Byte 0, Bit 4 - Data Streaming Timeout: This bit, when on, indicates that the hardware has detected a timeout in the data streaming transfer (at least 8 microseconds has elapsed from an In tag that is awaiting an Out tag response). A level 3 interrupt request is raised. Input X'0F' also indicates 'CA Data/Status L3' request pending for either inbound or outbound data transfer sequence. The control program should then reset the Data Streaming timeout by issuing an Output X'02' with byte 0, bit 6 = 1 (Reset Data Status Interrupt).

Byte 0, Bit 5 - Channel Stop/Interface Disconnect: This bit, when on, indicates that during an inbound or outbound data transfer sequence, a channel stop or interface disconnect (Halt I/O) sequence occurred (the CCU program cannot distinguish between the two). The transfer sequence is ended. The residual byte count may be greater than zero, and indicates the number of bytes that were not transferred (contained in register X'2', byte 1, bits 5 through 7 for PIO operations, and in register X'C', byte 1, bits 0 through 7 for AIO operations).

The bit, when on, may also indicate that an interface disconnect (Halt I/O) occurred during a status transfer sequence.

Byte 0, Bit 6 - Suppress Out Monitor Interrupt: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was set because the 'suppress out' tag line was found to be inactive after the control program had requested the channel adapter to monitor for this condition. If one of the transfer bits (byte 0, bits 0 through 2) is on, this bit should be 0 for correct operation. The program signals to the channel adapter to monitor for the inactive condition of 'suppress out' by executing an Output X'7' instruction with the 'Set Suppress Out Monitor Interrupt' bit (byte 1, bit 0) set to 1.

Byte 0, Bit 7 - Program-Requested Interrupt: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was set because the program requested an interrupt at level 3 by executing an Output X'7' instruction with byte 1, bit 1 = 1. An Output X'2' instruction should be executed to reset this bit and the resulting channel adapter data/status level 3 interrupt request.

Byte 1, Bit 0 - Channel Bus Out Check: This bit, when on, indicates that during an inbound (from host) data transfer sequence, a bad (even) parity condition was detected on bus out during the transfer of a data byte and that the transfer sequence was terminated. The number of bytes transferred prior to the bus out check may be found by examining the residual byte count (the residual byte count is contained in register X'2', byte 1, bits 5 through 7 for PIO operations, and in register X'C', byte 1, bits 0 through 7 for AIO operations).

Byte 1, Bit 1 - Selective Reset: This bit, when on, indicates that a selective reset sequence occurred during the transfer.

Byte 1, Bit 2 - Must be zero

Byte 1, Bit 3 - Ending Status Stacked: This bit, when on, indicates that during a final status transfer sequence, the status byte was not accepted by the channel (stacked).

ESC: The status byte that was presented may be examined by executing an Input X'B' instruction.

Byte 1, Bit 4 - Priority Outbound Service: This bit, when on, indicates to the auto-selection logic that an ESC address that has completed an outbound (to host) data transfer has the highest priority.

Byte 1, Bits 5 through 7 - Residual Byte Count: These bits apply only to PIO operations. They contain the residual byte count (number of bytes that were **not** transferred) for inbound or outbound data transfer sequences.

Note: For AIO operations, the residual byte count is obtained by executing an Input X'C' instruction.

Output X'2' (Data/Status Control Register)

The register addressed by this instruction is used to control the operation of the channel adapter. This instruction also resets the Program Requested Interrupt and Suppress Out Monitor bits. It should be issued only if a level 3 channel adapter initial selection interrupt has been set. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Set/reset outbound data transfer sequence (Note)
	1	Set/reset inbound data transfer sequence (Note)
	2	Set/reset status transfer sequence (Note)
	3	Set/reset ESC operation (Note)
	4	Set/reset PIO mode (Note)
	5	Reset initial selection interrupt
	6	Reset data/status interrupt
	7	I/O error alert
1	0	Set monitor for circle B
	1	Reset ESC address active
	2	Set monitor for 2848 ETX
	3	Set suppressible status
	4	Priority outbound service
	5	Request byte count bit 5
	6	Request byte count bit 6
	7	Request byte count bit 7

Note: Set = 1; reset = 0.

Byte 0, Bit 0 - Set/Reset Outbound Data Transfer Sequence: This bit, when on, sets the Outbound Data Transfer bit and causes the channel adapter to initiate an outbound (controller-to-host) data transfer sequence.

If the bit is off, it causes the Channel Adapter Outbound Data Transfer Sequence bit to be reset to zero (if it is on).

NSC (byte 0, bit 3 = 0): The transfer is initiated using the assigned NSC address.

ESC (byte 0, bit 3 = 1): The transfer is initiated using the address contained in register X'3'.

Byte 0, Bit 1 - Set/Reset Inbound Data Transfer Sequence: This bit, when on, sets the Inbound Data Transfer bit and causes the channel adapter to initiate an inbound (host to controller) data transfer sequence.

If the bit is off, it causes the Channel Adapter Inbound Data Transfer Sequence bit to be reset to zero (if it is on).

NSC (byte 0, bit 3 = 0): The transfer is initiated using the assigned NSC address.

ESC (byte 0, bit 3 = 1): The transfer is initiated using the address contained in register X'3'.

Byte 0, Bit 2 - Set/Reset Status Transfer Sequence: This bit, when on, sets the Status Transfer bit and causes the channel adapter to initiate a status transfer sequence.

If the bit is off, it causes the Channel Adapter Status Transfer Sequence bit to be reset to zero (if it is on).

NSC (byte 0, bit 3 = 0): The transfer is initiated using the assigned NSC address and the NSC status byte (from register X'6').

The NSC status remains available until it is accepted by the host channel.

Note: (NSC, on a Block Multiplexer Only): Byte 0, bits 0 and 2 may be on together; the channel adapter hardware then presents a Channel End status to the host at the end of the data transfer.

ESC (byte 0, bit 3 = 1): The transfer is initiated using the address contained in register X'3' and the status contained in register X'3'.

When the status is presented to the channel, the 'ESC TIO Status Available' latch is reset. If the status is stacked, the ESC address and the status that was stacked are moved by hardware to the ESC TIO Address and Status byte register (X'B'); at the same time, the ESC TIO Status Available latch is set.

Byte 0, Bit 3 - Set/Reset ESC Operation:

NSC (Byte 0, Bit 3 Off): The transfer sequence defined by byte 0, bits 0 through 2, is initiated on the native subchannel using the assigned hardware address. In the case of a status transfer, the status is taken from the NSC status register (X'6').

ESC (Byte 0, Bit 3 On): The transfer sequence defined by byte 0, bits 0 through 2, is initiated on the emulation subchannel using the ESC address (and the status, in the case of a status transfer) taken from the ESC address and status register (X'3').

Byte 0, Bit 4 - Set/Reset PIO Mode:

AIO Mode (Byte 0, Bit 4 Off): The data transfer sequence defined by byte 0, bit 0 or 1, is executed in AIO mode using the cycle steal mechanism. Byte 1, bits 5 through 7 are not used. The request byte count and the special control functions are taken from register X'C'.

PIO Mode (Byte 0, Bit 4 On): The data transfer sequence defined by byte 0, bit 0 or 1, is executed in PIO mode with program intervention required every 4 bytes. The request byte count is taken from byte 1, bits 5 through 7, while byte 1, bits 0 and 2 enable certain special control functions. The transfer byte count and special control bits contained in register X'C' are not used for PIO operations.

Byte 0, Bit 5 - Reset Initial Selection Interrupt: This bit, when on, causes the channel adapter to reset all the initial selection hardware latches and also the channel adapter level 3 interrupt request resulting from an initial selection sequence. This bit does not reset a 'system reset' condition, nor the resulting channel adapter level 3 interrupt request.

Byte 0, Bit 6 - Reset Data/Status Interrupt: This bit, when on, causes the channel adapter to reset the following bits in the Data/Status Control register (Input X'2'):

- Data streaming timeout (byte 0, bit 4)
- Channel stop/interface disconnect (byte 0, bit 5)
- Channel bus out check (byte 1, bit 0)
- Selective reset (byte 1, bit 1)
- Stacked ending status (byte 1, bit 3).

The channel adapter data/status level 3 interrupt is also reset. In addition, if one of the transfer bits (byte 0, bits 0 through 2) is on, the channel adapter hardware also raises the 'Request In' channel interface tag line in order to initiate the transfer sequence.

Byte 0, Bit 7 - I/O Error Alert: If this bit is on, the channel adapter initiates an I/O error alert sequence. If byte 0, bit 3 is inactive, the sequence is initiated on the NSC address; otherwise, the sequence is initiated on the ESC identified by the ESC address in X'03'.

Byte 1, Bit 0 - Set Monitor for Circle B: This bit turns on the monitoring for the 'Circle B' character on inbound data transfer only. If the bit is off, the monitoring is reset.

Note: If byte 0, bit 6 is on, this bit is reset.

Byte 1, Bit 1 - Reset ESC Address Active: If this bit is off, no action is taken. If this bit is on, the emulation subchannel addresses are made non-operational.

Byte 1, Bit 2 - Set Monitor for 2848 ETX: This bit turns on the monitoring for the 2848 'ETX' character on inbound data transfer only. If the bit is off, the monitoring is reset.

Note: If byte 0, bit 6 is on, this bit is reset.

Byte 1, Bit 3 - Set Suppressible Status: This bit is set by the control program after a status has been stacked on the channel to inhibit a status transfer to the host as long as 'Suppress Out' is active.

Notes:

1. If byte 0, bit 6 is on, this bit is reset.
2. This function is not supported in TPS mode.

Byte 1, Bit 4 - Priority Outbound Service: This bit applies to outbound (controller to host) operations on the ESC only. When on, the bit indicates an ESC priority outbound data transfer sequence to the auto-selection logic. Priority outbound service and NSC interrupts have the highest auto-select priority.

Byte 1, Bits 5 through 7 - Request Byte Count: These bits apply to PIO operations only; for AIO operations, they are ignored. They are also ignored for a Status Transfer sequence. They are used to indicate the number of bytes to be transferred to or from the host. A maximum of 4 bytes can be transferred at one time.

Input/Output X'3' (ESC Address and Status Byte Register)

The register addressed by this instruction contains the following information:

- When transferring data to or from the channel, byte 0 contains the address to be used by the ESC. Byte 1 is not used.
- When transferring status information to the channel, byte 0 contains the address to be used by the ESC. Byte 1 contains the status.

These two instructions should be issued only if a level 3 channel adapter data/status interrupt has been set, prior to informing the channel adapter that an ESC data/status transfer is required.

Notes:

1. The ESC I/O device address provided by the last Output X'3' instruction executed is presented to the channel in all subsequent ESC transfer sequences. This instruction must therefore be executed each time a transfer sequence is required for a **different** I/O address.
2. For a status transfer sequence, the ESC final status must be provided in byte 1.
3. For reasons of compatibility, the program should ensure that the ESC status bits that are provided are consistent with those that are set under similar circumstances by the IBM 2701, IBM 2702, or IBM 2703.
4. The Input X'3' instruction may be used to determine the ESC address and status that were provided to the channel when Output X'3' was last executed. It may therefore be used for checking purposes, or to obtain the information if it is not kept elsewhere.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0-7	ESC address byte bits 0-7 (data/status transfer)
1	0	ESC status byte bit 0 (attention)
	1	ESC status byte bit 1 (status modifier)
	2	ESC status byte bit 2 (control unit end)
	3	ESC status byte bit 3 (busy)
	4	ESC status byte bit 4 (channel end)
	5	ESC status byte bit 5 (device end)
	6	ESC status byte bit 6 (unit check)
	7	ESC status byte bit 7 (unit exception)

Input/Output X'4' and X'5' (Data Buffer Registers)

The registers addressed by these instructions are used to hold data during data transfers in either direction between the channel adapter and the host channel. The bits of the registers have the following meanings:

Register X'4' (Data Buffer Bytes 1 and 2)

Byte	Bit	Meaning
0	0-7	Data buffer byte 1
1	0-7	Data buffer byte 2

Register X'5' (Data Buffer Bytes 3 and 4)

Byte	Bit	Meaning
0	0-7	Data buffer byte 3
1	0-7	Data buffer byte 4

Program-Initiated Operation (PIO): To transfer data in PIO mode, byte 0, bit 4 must be set to 1. Four 1-byte buffers are used for data transfer, 2 bytes (1 and 2) being contained in register X'4', and 2 bytes (3 and 4) in register X'5'.

During an inbound operation (from the host), byte 0, bit 1 of register X'2' is on. The four 1-byte buffers are loaded by the channel adapter hardware. When the 4 bytes have been loaded, a data/status level 3 interrupt occurs. The level 3 control program must then empty the buffers by software using the Input X'4' and X'5' instructions. Program intervention is thus required, in general, for every 4 bytes.

Note: Before executing the Input X'4' and X'5' instructions, the program should first examine the residual byte count in register X'2':

- Buffer byte 1 contains valid data if the residual count is less than the requested transfer count (issue Input X'4' instruction).
- Buffer byte 2 contains valid data if the residual count is at least 2 less than the requested transfer count (issue Input X'4' instruction).
- Buffer byte 3 contains valid data if the residual count is at least 3 less than the requested transfer count (issue Input X'4' and X'5' instructions).
- Buffer byte 4 contains valid data only if the residual count is 0 and a 4-byte transfer was requested (issue Input X'4' and X'5' instructions).

During an outbound (to the host) operation, the four 1-byte buffers are loaded by the program using the Output X'4' and X'5' instructions. The program must then start the hardware data transfer by setting byte 0, bit 0 in the Data/Status Control Register (X'2'). When the 4 data bytes have been transferred across the channel, the hardware causes a data/status level 3 interrupt to ask for 4 more bytes to be loaded into the buffers.

Note: To ensure data integrity, the request byte count contained in byte 1, bits 5 through 7 of register X'2' must be consistent with the number of data bytes loaded into the data buffers.

Adapter-Initiated Operation (AIO): In AIO mode, a 255-byte buffer is used.

- During a host write operation, the buffer is loaded by the channel adapter hardware, and is emptied by the CCU cycle steal as soon as the number of loaded data is equal to or greater than the CCU cycle steal burst count.
- During a host read, the buffer is loaded by the cycle steal mechanism, and is emptied by the channel adapter hardware as soon as the number of data bytes loaded is equal to or greater than the channel burst count.

Input X'6' (NSC Status/Control Register)

The register addressed by this instruction contains the current NSC status byte. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	NSC status byte bit 0 (attention)
	1	NSC status byte bit 1 (status modifier)
	2	NSC status byte bit 2 (control unit end)
	3	NSC status byte bit 3 (busy)
	4	NSC status byte bit 4 (channel end)
	5	NSC status byte bit 5 (device end)
	6	NSC status byte bit 6 (unit check)
	7	NSC status byte bit 7 (unit exception)

Byte 0, Bits 0 through 7: Not used.

Byte 1, Bits 0 through 7 - NSC Status Byte: These are the bits that were set into the NSC status register when an Output X'6' instruction was executed. The bits have the usual meanings of the device status byte.

Output X'6' (NSC Status/Control Register)

The register addressed by this instruction is used to set the current status of the NSC. This status is sent to the channel interface during NSC status transfer sequences. It is also used to set certain conditions in the adapter.

The instruction should be executed before signaling to the channel adapter that an NSC final status transfer sequence is required, if the status byte has not been previously given to the channel adapter. If the status byte has been given previously to the channel adapter, but has been stacked by the channel, it need not be given again.

The instruction should be executed only when an initial selection, data/status, or program controlled interrupt is set. When the NSC final status transfer sequence occurs, the status byte provided by this output is presented to the channel.

This instruction should also be used when presenting an asynchronous status, when presenting the final status byte ending a channel I/O command on the NSC, or if an early channel end is stacked.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Set NSC status byte bit 0 (attention)
	1	Set NSC status byte bit 1 (status modifier)
	2	Set NSC status byte bit 2 (control unit end)
	3	Set NSC status byte bit 3 (busy)
	4	Set NSC status byte bit 4 (channel end)
	5	Set NSC status byte bit 5 (device end)
	6	Set NSC status byte bit 6 (unit check)
	7	Set NSC status byte bit 7 (unit exception)

Byte 0, Bits 0 through 7 - Not used

Byte 1, Bits 0 through 7 - Set NSC Status Byte: When the Output X'6' instruction is executed, these bits are transferred to the NSC status byte. They have the usual meanings of the device status byte.

Input X'7' (Channel Adapter Condition Register)

The register addressed by this instruction contains information mainly concerning the enabled/disabled status of the channel adapter interfaces.

Note: The channel adapter condition register contains information concerning **all** the channel adapters.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter 9/13 interface A enabled
	1	Channel adapter 11/15 interface A enabled
	2	Channel adapter 10/14 interface enabled
	3	Channel adapter 9/13 interface B enabled
	4	Channel adapter 11/15 interface B enabled
	5	NSC address active
	6	PIO mode/AIO mode
	7	Channel adapter 12/16 interface enabled
1	0	Channel adapter 1/5 interface A enabled
	1	Channel adapter 1/5 interface B enabled
	2	Channel adapter 2/6 interface A enabled
	3	Channel adapter 2/6 interface B enabled
	4	Channel adapter 3/7 interface A enabled
	5	Channel adapter 3/7 interface B enabled
	6	Channel adapter 4/8 interface A enabled
	7	Channel adapter 4/8 interface B enabled

Byte 0, Bit 0 - Channel Adapter 9/13 Interface A Enabled: When this bit is on, the I/O interface of CA-9/13 is enabled, and trapping the 'select out' tag line is allowed. It is reset when channel adapter 9/13 is disabled.

Byte 0, Bit 1 - 4 and 7, and Byte 1, Bits 0 - 7: These bits have a similar meaning to Byte 0, Bit 0.

Byte 0, Bit 5 - NSC Address Active: This bit is set by hardware when the NSC is initially selected by accepting a command, or when the control program executes an output X'02' instruction, byte 0, bit 2 = 1 and byte 0, bit 3 = 0, (Set NSC Final Status Transfer Sequence). This bit is active until ending status is accepted to this command. This bit is reset when an NSC Final Status Transfer Sequence is accepted by the CPU channel on an NSC Final Status Transfer. It is also reset by POR, System Reset, and output X'07' bit 1.3 = 1. It is not reset by a selective reset, and it is the responsibility of the control program to reset it.

Byte 0, Bit 6 - PIO Mode/AIO Mode: This bit, when on, indicates that the last Output X'2' instruction set the PIO data transfer mode. Subsequent data transfer sequences use PIO sequences. If this bit is 0, the last Output X'2' instruction set AIO data transfer mode. Subsequent data transfer operations use AIO mode.

Output X'7' (Channel Adapter Control Register)

This instruction is recognized by all channel adapters. The main purpose of this register is to select one of the six channel adapters:

- For the duration of the instruction (temporary selection).
- Until the channel adapter selection is changed, either by the auto-selection mechanism, or by another Output X'7' instruction.

This instruction is also used to control channel adapter operations by setting and resetting control latches. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Enable auto-selection
	1	Disable auto-selection
	2	Select channel adapter addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel adapter selection bit 0)
	5	Channel adapter selection bit 1) CA address 1-16
	6	Channel adapter selection bit 2)
1	7	Channel adapter reset
	0	Set suppress out monitor
	1	Set program-requested interrupt
	2	Reset channel adapter interrupt level 1 checks
	3	Reset system reset/NSC address active
	4	Set allow channel interface enable (A and B)
	5	Set ESC operational
6	Set ESC command free	
7	Set allow channel interface disable (A and B)	

Byte 0, Bit 0 - Enable Auto-Selection: This bit, when on, enables the auto-selection mechanism for all channel adapters.

Byte 0, Bit 1 - Disable Auto-Selection: This bit, when on, disables the auto-selection mechanism for all channel adapters.

Note: Byte 0, bits 0 and 1 must not both be on together.

Byte 0, Bit 2 - Select Channel Adapter Addressed by Bits 4 through 6: This bit, when on, causes the channel adapter whose address is contained in byte 0, bits 4 through 6 to be selected for all subsequent channel operations.

Byte 0, Bit 3 - Execute Output on CA Addressed by Bits 4 through 6: This bit, when on, allows a **particular** channel adapter to be **temporarily** selected in order to set or reset one or more of the conditions specified by byte 0, bit 7, and byte 1, bits 0 through 7. Byte 0, bits 4 through 6 indicate in which channel adapter the condition is to be set or reset.

Note: The channel adapter which was selected by the auto-selection mechanism, or by the execution of this instruction with byte 0, bit 2 on, is not changed.

Notes:

1. If one of the installed channel adapters has already been selected, either by the auto-selection mechanism or by a previous Output X'7' instruction, bits 2 and 3 may both be off.
2. If none of the installed channel adapters has been previously selected, either bit 2 or bit 3 must be on, and a valid channel adapter address must be contained in bits 4 through 6.

Byte 0, Bits 4 through 6 - Channel Adapter Selection Bits: These bits form the address of the channel adapter selected by byte 0, bits 2 or 3, either temporarily, or for subsequent instructions. The three bits are decoded as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Notes:

1. * Only channel adapters 5 through 8 are available on Models 130 and 170.
2. If the Output X'7' instruction addresses a channel adapter that is not installed, the CCU hardware times out and sets the 'PIO Halt Remember' bit in register X'D'. The lagging address register (LAR) points to the failing instruction. All channel adapters raise a level 1 interrupt.

Byte 0, Bit 7 - Channel Adapter Reset: This bit simulates a 'power-on reset' in the channel adapters. It should be executed only when the channel interface is not enabled, or as a last resort when the channel adapter is hung up on the interface.

Note: The program should first execute an Output X'7' instruction with byte 1, bit 7 'Set Allow Interface Disable' = 1 in an attempt to disable both interfaces A and B (if installed) before executing this instruction.

Byte 1, Bit 0 - Set Suppress Out Monitor: This bit, when on, causes the channel adapter to monitor for the inactive state of the 'Suppress Out' tag line. If this inactive state is detected, the channel adapter sets a data/status level 3 interrupt request, and also byte 0, bit 6 of register X'2' ('Suppress Out Monitor Interrupt').

Note: This bit may be used by the program after a stacked status condition to cause the channel adapter to signal when the suppress status indication has been removed.

Byte 1, Bit 1 - Set Program-Requested Interrupt: This bit, when on, causes a channel adapter data/status interrupt request and byte 0, bit 7 of register X'2' ('Program-Requested Interrupt') to be set immediately, unless one of the following conditions occurs:

1. A data/status transfer sequence has been initiated.
2. The host is initiating an initial selection sequence on the channel.
3. Command chaining is indicated.
4. In two-processor switch operation, if a tagged 'Device End' status is being presented to a previous 'Busy' status.

In one of these cases, the level 3 data/status interrupt is not set until the sequences is complete.

Note: This bit can be used to cause the channel adapter to signal when the control program can initiate a Data/Status transfer sequence by executing an Output X'2'.

Byte 1, Bit 2 - Reset Channel Adapter Interrupt Level 1 Checks: This bit, when on, causes the channel adapter to reset the channel adapter level 1 check latches, which in turn resets the channel adapter level 1 interrupt request.

Byte 1, Bit 3 - Reset System Reset/NSC Address Active: This bit, when on, causes the channel adapter to reset 'System Reset' (Input X'0', byte 0, bit 7) and 'NSC Address Active' (Input X'7', byte 0, bit 5). If the channel adapter initial level 3 interrupt request is found to be due to the detection of a system reset sequence, this bit must be used to reset 'system reset' and the associated level 3 interrupt.

Byte 1, Bit 4 - Set Allow Channel Interface Enable (A and B): This bit, when on, causes the channel adapter to set the 'Allow Channel Interface Enable' latch for both interfaces A and B. When the 'Enable Interface A' and/or 'Enable Interface B' signal(s) is sent to the channel adapter from the MOSS, the appropriate interfaces are enabled if 'Select Out' from the channel is not active. This bit must not be on simultaneously with byte 1, bit 7.

Note: After a power on reset, the channel interface cannot be enabled until the Output X'7' instruction is executed with this bit on.

Byte 1, Bit 5 - Set ESC Operational: This bit, when on, causes the channel adapter to make the emulator subchannel (ESC) addresses operational.

Byte 1, Bit 6 - Set ESC Command Free: This bit, when on, causes the channel adapter to reset the 'ESC Command Active' latch (this latch is set when the channel adapter hardware detects an initial selection sequence to an ESC address). When the latch is off, it indicates that the ESC part of the channel adapter is free of commands. Since the channel adapter cannot disable the interface until it is free of commands, the program must set this bit whenever it detects that it is free of ESC commands. If the hardware has previously set this latch due to an ESC initial selection, the channel adapter will not disable the interface.

Byte 1, Bit 7 - Set Allow Channel Interface Disable (A and B): This bit, when on, causes the channel adapter to set the 'Allow Channel Interface Disable' latch for both interfaces A and B. This latch overrides channel adapter enable/disable when the interfaces are free of commands, no chaining is specified, and not in an initial selection sequence.

Input X'8' (Channel Adapter Auto-Select Chain Check Register)

The register addressed by these instructions contains the following information: byte 0 identifies which channel adapters are in the auto-select chain, and byte 1 shows the channel adapters that detected an error in the previous input '0F'.

All channel adapters respond to the Input X'08' instruction.

Byte	Bit	Meaning
0	0	Channel adapter 1/5 in auto-select chain
	1	Channel adapter 2/6 in auto-select chain
	2	Channel adapter 3/7 in auto-select chain
	3	Channel adapter 4/8 in auto-select chain
	4	Channel adapter 9/13 in auto-select chain
	5	Channel adapter 10/14 in auto-select chain
	6	Channel adapter 11/15 in auto-select chain
	7	Channel adapter 12/16 in auto-select chain
1	0	Auto-Select error detected by CA1/5
	1	Auto-Select error detected by CA2/6
	2	Auto-Select error detected by CA3/7
	3	Auto-Select error detected by CA4/8
	4	Auto-Select error detected by CA9/13
	5	Auto-Select error detected by CA10/14
	6	Auto-Select error detected by CA11/15
	7	Auto-Select error detected by CA12/16

Byte 0, Bits 0 through 7 - Channel Adapter 'n' in Auto-Select Chain: These bits are set to one by MOSS at IPL time. Each bit can be reset by the control program with an output X'09' byte 1, bit 0 (or set by the control program with an output X'09' byte 0, bit 0).

The bit corresponding to each channel adapter is as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Byte 1, Bits 0 through 7 - Auto-Select Error Detected by Channel Adapter 'n': These bits are set on during the Input 'F' if the 'Halt' signal is active and the 'Sample In' signal is inactive. Each bit is meaningless when the corresponding channel adapter is not in the auto-select chain. Each bit is reset by Output X'07' byte 1, bit 2 (Reset CA Level 1 Check).

The bit corresponding to each channel adapter is as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Input X'9' (Channel Adapter Auto-Select Chain Status Register)

Byte 0 of the register addressed by these instructions contains information about the state of a channel adapter in the cycle steal chain.

Byte	Bit	Meaning
0	0	Channel adapter in auto-select chain
	1	Previous channel adapter in auto-select chain
	2	Next channel adapter in auto-select chain
	3	Last channel adapter in auto-select chain
	4	Control program interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Byte 0, Bit 0 - Channel Adapter in Auto-Select Chain: This bit, when on, means that the channel adapter is installed in the auto-select chain.

This bit can be reset by the control program with an Output X'09' byte 1, bit 0.

This bit can be set by the control program with an Output X'09' byte 0, bit 0.

Byte 0, Bit 1 - Previous Channel Adapter in Auto-Select Chain: This bit, when on, means that the previous channel adapter is installed in the auto-select chain, and the channel adapter must monitor the 'Sample In' line. Otherwise it must monitor the 'Sample In Bypass' line.

This bit can be reset by the control program using Output X'09' with byte 1, bit 1 set to one.

This bit can be set with Output X'09' with byte 0, bit 1 set to one.

Byte 0, Bit 2 - Next Channel Adapter in Auto-Select Chain: This bit, when on, means that the next channel adapter is installed in the Auto-Select chain. In this case, the channel adapter must propagate the 'Sample In' signal, either over the 'Sample Out' line if the channel adapter is not the last installed, or over the 'Sample Out Wrap Dot' line if the channel adapter is the last installed. Otherwise the 'Sample In' signal is propagated over the 'Sample Out Bypass' line.

This bit can be set by the control program using Output X'09' byte 0, bit 2.

This bit can be reset by the control program using Output X'09' with byte 1, bit 2.

Byte 0, Bit 3 - Last Channel Adapter in Auto-Select Chain: This bit, when on, means that the channel adapter is the last one installed in the Auto-Select chain. In this case, the channel adapter propagates the 'Sample In' signal on the 'Sample Out Wrap Dot' line if the next channel adapter is installed in the chain. Otherwise the signal is propagated over the 'Sample Out Bypass' line.

This bit can be reset by the control program using Output X'09' with byte 1, bit 3 set to one.

It can be set by the control program using Output X'09' with byte 0, bit 3 set to one.

Byte 0, Bit 1 - CP Interrupt L1/L3 Disabled: This bit, when on, means that no interrupt request can be presented to the control program.

This bit can be set by the control program using Output X'09' byte 0, bit 4.

It can be reset by the control program using Output X'09' byte 1, bit 4.

Output X'9' (Bypass CA from Auto-Select Logic Register)

This register contains information about the state of a channel adapter in the auto-select chain, and indicates the state of the CP interrupt for levels 1 through 3.

Byte	Bit	Meaning
0	0	Set channel adapter in auto-select chain
	1	Set previous channel adapter in auto-select chain
	2	Set next channel adapter in auto-select chain
	3	Set last channel adapter in auto-select chain
	4	Set interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in auto-select chain
	1	Reset previous channel adapter in auto-select chain
	2	Reset next channel adapter in auto-select chain
	3	Reset last channel adapter in auto-select chain
	4	Reset CP interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Byte 0, Bit 0 - Set Channel Adapter in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is inserted in the auto-select chain, and may be selected by the CCU through an Input 'F'.

Byte 0, Bit 1 - Set Previous CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the previous channel adapter is in the auto-select chain, and that the channel adapter must monitor the 'Sample In' line.

Byte 0, Bit 2 - Set Next CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the next channel adapter is in the auto-select chain, and that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out' line.

Byte 0, Bit 3 - Set Last CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is the last one in the auto-select chain, and that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out Wrap Dot' line.

Byte 0, Bit 4 - Set Interrupt L1/L3 Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is not allowed to present level 1 or level 3 interrupts to the control program.

Byte 1, Bit 0 - Reset Channel Adapter in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is no longer inserted in the auto-select chain.

Byte 1, Bit 1 - Reset Previous CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the previous channel adapter is no longer in the auto-select chain, and the channel adapter must monitor the 'Sample In Bypass' signal.

Byte 1, Bit 2 - Reset Next CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out Bypass' line.

Byte 1, Bit 3 - Reset Last CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over either the 'Sample Out' or 'Sample Out Bypass' line, according to whether the next channel adapter is installed in the chain.

Byte 1, Bit 4 - Reset CP Interrupt L1/L3 Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is allowed to present level 1 or level 3 interrupts to the control program.

Input X'A' (Cycle Steal Chain Status Register)

Byte 0 of this register contains information about the state of a channel adapter in the cycle steal chain, and indicates the state of the cycle steal request.

Byte	Bit	Meaning
0	0	Channel adapter in CS chain
	1	Previous channel adapter in CS chain
	2	Next channel adapter in CS chain
	3	First channel adapter in CS chain
	4	Cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Byte 0, Bit 0 - Channel Adapter in Cycle Steal Chain: This bit, when on, means that the channel adapter is installed in the cycle steal chain, and the channel adapter may therefore perform cycle steal operations.

This bit can be set by the control program with Output X'0A' byte 0, bit 0.

It can be reset by the control program with Output X'0A' byte 1, bit 0.

Byte 0, Bit 1 - Previous CA in Cycle Steal Chain: This bit, when on, means that the previous channel adapter is installed in the cycle steal chain, and that the channel adapter must monitor the 'Cycle Steal Through In' line. Otherwise it must monitor the 'Cycle Steal Through Bypass' line.

This bit can be set by the control program with Output X'0A' byte 0, bit 1.

It can be reset by the control program with Output X'0A' byte 1, bit 1.

Byte 0, Bit 2 - Next CA in Cycle Steal Chain: This bit, when on, means that the next channel adapter is either installed, or that it is the last channel adapter installed in the cycle steal chain, and the channel adapter must propagate 'Cycle Steal Grant In' on the 'Cycle Steal Grant Through Out' line. Otherwise the propagation is done over the 'Cycle Steal Through Bypass Out' line.

This bit can be set by the control program with Output X'0A' byte 0, bit 2.

It can be reset by the control program with Output X'0A' byte 1, bit 2.

Byte 0, Bit 3 - First CA in Cycle Steal Chain: This bit, when on, means that the channel adapter is the first in the cycle steal chain, and it must monitor the 'Cycle Steal Grant Low' signal.

This bit can be set by the control program with Output X'0A' byte 0, bit 3.

It can be reset by the control program with Output X'0A' byte 1, bit 3.

Byte 0, Bit 4 - Cycle Steal Request Disabled: This bit, when on, means that the channel adapter is no longer allowed to make a cycle steal request.

This bit can be set by the control program with Output X'0A' byte 0, bit 4.

It can be reset by the control program with Output X'0A' byte 1, bit 4.

Output X'A' (Bypass CA from Cycle Steal Chain Register)

This register contains information about the state of a channel adapter in the cycle steal chain, and indicates the state of the cycle steal request.

Byte	Bit	Meaning
0	0	Set channel adapter in CS chain
	1	Set previous channel adapter in CS chain
	2	Set next channel adapter in CS chain
	3	Set first channel adapter in CS chain
	4	Set cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in CS chain
	1	Reset previous channel adapter in CS chain
	2	Reset next channel adapter in CS chain
	3	Reset first channel adapter in CS chain
	4	Reset cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Byte 0, Bit 0 - Set Channel Adapter in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is inserted in the cycle steal chain, and may perform AIO operations.

Byte 0, Bit 1 - Set Previous CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Through In' line.

Byte 0, Bit 2 - Set Next CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Cycle Steal Through In' or 'Cycle Steal Grant Low' signal over the 'Cycle Steal Through Out' line.

Note: This bit must be set either when the next channel adapter is installed or for the last channel adapter in the cycle steal chain.

Byte 0, Bit 3 - Set First CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Grant Low' signal.

This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is not allowed to activate the 'Cycle Steal Request Low' line.

Byte 1, Bit 0 - Reset Channel Adapter in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is no longer inserted in the cycle steal chain.

Byte 1, Bit 1 - Reset Previous CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Grant Through In' signal.

Byte 1, Bit 2 - Reset Next CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Cycle Steal Grant Through In' signal over the 'Cycle Steal Grant Through Bypass Out' line.

Byte 1, Bit 3 - Reset First CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter does not monitor the 'Cycle Steal Grant Low' signal.

Byte 1, Bit 4 - Reset Cycle Steal Request Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is allowed to activate the 'Cycle Steal Request Low' line.

Input/Output X'B' (ESC Test I/O Address and Status Register)

The register addressed by these instructions contains the Test I/O address in byte 0 and the Test I/O status in byte 1. The register is loaded by the control program via the Output X'B' instruction.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0-7	ESC TIO address byte bits 0-7
1	0	ESC TIO status byte bit 0 (attention)
	1	ESC TIO status byte bit 1 (status modifier)
	2	ESC TIO status byte bit 2 (control unit end)
	3	ESC TIO status byte bit 3 (busy)
	4	ESC TIO status byte bit 4 (channel end)
	5	ESC TIO status byte bit 5 (device end)
	6	ESC TIO status byte bit 6 (unit check)
	7	ESC TIO status byte bit 7 (unit exception)

Input X'C' (Cycle Steal Mode Control Register)

The register addressed by these instructions is used in AIO mode. It contains various cycle steal controls in byte 0, and a residual byte count in byte 1. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	SYN monitor control latch
	1	DLE remember control latch
	2	USASCII monitor control latch
	3	EBCDIC monitor control latch
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Residual byte count bits 0-7

Byte 0, Bit 0 - SYN Monitor Control Latch: This bit is used only on BSC inbound (from host) operations. It indicates that a stream of four SYN characters was detected in the incoming data stream during the current operation. See "BSC Control Character Recognition" for the use of this bit.

Byte 0, Bit 1 - DLE Remember Control Latch: This bit is used only on BSC inbound (from host) operations, and indicates the state of the 'DLE Remember Control' latch. This latch is set by the channel adapter hardware each time a DLE character is detected in the incoming data stream; it is reset by the following character (if it is not another DLE). If the DLE is the **last** character in the transfer sequence, the latch stays on, and the input instruction finds byte 0, bit 1 on. See "BSC Control Character Recognition" for the use of this bit.

Note: If the Input X'C' instruction finds this bit on, it must restore the bit to activity when a new inbound transfer sequence is initiated for the same subchannel address (this is to continue the test for the start of transparent mode).

Byte 0, Bit 2 - USASCII Monitor Control Latch: This bit is used only on BSC inbound (from host) operations and indicates that monitoring was carried out by the channel adapter hardware on the last transfer sequence for certain USASCII control characters. See "BSC Control Character Recognition" for the use of this bit.

Byte 0, Bit 3 - EBCDIC Monitor Control Latch: This bit is used only on BSC inbound (from host) operations and indicates that monitoring was carried out by the channel adapter hardware on the last transfer sequence for certain EBCDIC control characters. See "BSC Control Character Recognition" for the use of this bit.

Byte 1, Bits 0 through 7 - Residual Byte Count: This byte contains the residual byte count for the transfer sequence that has just ended. On outbound (to host) operations, the residual count indicates the number of bytes that were **not** transferred to the host. On inbound (from host) operations, the residual count indicates the **difference** between the number of bytes requested, and the number of bytes actually transferred from the host.

Output X'C' (Cycle Steal Mode Control Register)

The register addressed by these instructions is used in AIO mode; it contains various cycle steal controls in byte 0, and a byte count in byte 1. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	SYN monitor control latch (1 = set; 0 = reset)
	1	DLE remember control latch (1 = set; 0 = reset)
	2	USASCII monitor control latch (1 = set; 0 = reset)
	3	EBCDIC monitor control latch (1 = set; 0 = reset)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Request byte count bits 0-7

Byte 0, Bit 0 - SYN Monitor Control Latch: This bit is used only on BSC inbound (from host) operations. When on, it sets the 'SYN Monitor Control' latch. It causes the hardware to monitor the data coming from the host for SYN characters. If four consecutive SYN characters are detected in the incoming data stream, the data transfer is terminated, and a channel adapter data/status level 3 interrupt is requested. The 'SYN Monitor Control Latch' is reset when any non-SYN character is detected. When the bit is off, the 'SYN Monitor Control' latch is reset, and SYN monitoring is stopped.

Byte 0, Bit 1 - DLE Remember Control Latch: This bit is used only on BSC inbound (from host) operations. It restores the state of the 'DLE Remember Control' latch at the start of a new transfer sequence (this is to continue the test for the start of transparent mode). See "BSC Control Character Recognition" for the use of this bit.

Byte 0, Bit 2 - USASCII Monitor Control Latch: This bit is used only on BSC inbound (from host) operations. When on, it indicates that monitoring for certain USASCII control characters is to be carried out by the channel adapter hardware. See "BSC Control Character Recognition" for the use of this bit.

Byte 0, Bit 3 - EBCDIC Monitor Control Latch: This bit is used only on BSC inbound (from host) operations. When on, it indicates that monitoring for certain EBCDIC control characters is to be carried out by the channel adapter hardware. See "BSC Control Character Recognition" for the use of this bit.

Byte 1, Bits 0 through 7 - Request Byte Count: This byte contains the count of the number of bytes that are to be transferred to or from the host in AIO mode.

Note: The total number of bytes transferred by the channel adapter is never greater than the initial value loaded by the Output X'C' instruction.

The contents of the cycle steal address pointer should not be used to determine the exact number of bytes that were transferred. The exact number of bytes transferred may be determined using an Input X'C' instruction. The cycle steal pointer must always be set using an Output X'30' through X'37' (IOC Bus 1) or X'60' through X'67' (IOC Bus 2) instruction before starting an AIO transfer using an Output X'2' instruction.

Input X'D' (Channel Adapter Level 1 Interrupt Check Register)

The register addressed by this instruction is set by hardware with the various checks that can cause a level 1 interrupt. Other bits do not themselves cause a level 1 interrupt, but may help to localize the cause of the interrupt. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	ESC address compare error
	6	Operation in progress
	7	(Not used)
1	0	Output exception check
	1	PIO halt remember
	2	Cycle steal halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
	6	(Not used)
	7	(Not used)

Byte 0, Bit 0 - IOC Bus Parity Error: This bit, when on, indicates that a bad parity has been detected on the IOC bus between the IOC bus and the channel adapter on data transferred outbound from the CCU. The channel adapter will not respond to the IOC interface (VH is not raised in response to TA or TD tags). This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Byte 0, Bit 1 - Microcode Detected Error: This bit, when on, indicates that the channel adapter microcode has detected an unusual error condition. This bit causes a level 1 interrupt request.

Byte 0, Bit 2 - Channel Adapter Logic Check: This bit, when on, indicates that a hardware failure has been detected on the channel adapter card. The bit can be set by the following types of checker:

- Decoder Checker
- Counter Checker
- Bus Parity Checker
- Tag Sequence Checker
- Clock Checker
- Invalid Command.

This bit causes a level 1 interrupt request.

Byte 0, Bit 5 - ESC Address Compare Error: This bit is set on when the Control Program has sent an IOH X'03', and the Emulator subchannel address (byte 0) is outside the initialized address range (set by MIOH X'45' or X'46'). This error is detected only if 'ESC Address Active' is on (set by output X'07' byte 1, bit 5). This bit causes a level 1 interrupt request.

Byte 0, Bit 6 - Operation In Progress: This bit is set on at the start of data/status transfer, or by an I/O Error Alert initiated by the control program. It indicates that the channel adapter is starting a control unit initiated sequence by raising 'Request In' to the host, or that the channel adapter is actually

transferring data or a status to the host. This bit is reset when the Data/Status level 3 is presented to the CCU, when an interrupt request level 1 is reset by the control program, or when the channel adapter raises a level 1.

Note: Byte 0, bit 6 itself does not indicate that an error has occurred, nor does it correspond to a particular error condition. This bit does not cause a level 1 interrupt request.

Byte 1, Bit 0 - Output Exception Check: This bit, when set on, indicates that the channel adapter hardware has detected an invalid Output instruction. Output instructions (with the exception of Output X'7', Output X'9', and Output X'A') are not allowed while an Input X'D' Operation is in Progress (byte 0, bit 6 = 1) is active and there is no I/S interrupt. Output X'B' is allowed only in response to an initial selection interrupt. This bit does not cause a level 1 interrupt request.

Byte 1, Bit 1 - PIO Halt Remember: This bit, when on, indicates that the CCU has detected an error during an input/output operation, and has activated the 'Halt' signal. This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Byte 1, Bit 2 - Cycle Steal Halt Remember: This bit, when on, indicates that the CCU has detected an error during cycle stealing, and has activated the 'Halt' signal. This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Note: An Input X'2' can be executed to determine if the data was being transferred to an NSC or an ESC address.

Byte 1, Bit 3 - Bus In Check Interface A: This bit, when on, indicates that a hardware failure has occurred on the channel adapter internal bus path during a data or address transfer to the host. This condition was detected on interface A. This bit causes a level 1 interrupt request.

Byte 1, Bit 5 - Bus In Check Interface B: This bit, when on, indicates that a hardware failure has occurred on the channel adapter internal bus path during a data or address transfer to the host. This condition was detected on interface B. This bit causes a level 1 interrupt request.

Input X'E' (Channel Adapter Level 1 Interrupt Requests)

The register addressed by this instruction indicates which channel adapter(s) has a level 1 interrupt pending. It may be read via the Input X'E' instruction when servicing a level 1 interrupt.

Note: The channel adapter level 1 interrupt requests register contains information concerning **all** the channel adapters.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter 9/13 level 1 interrupt request
	1	Channel adapter 11/15 level 1 interrupt request
	2	Channel adapter 10/14 level 1 interrupt request
	3	Channel adapter (any) level 1 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	Channel adapter 12/16 level 1 interrupt request
1	0	Channel adapter 1/5 level 1 interrupt request
	1	(Not used)
	2	Channel adapter 2/6 level 1 interrupt request
	3	(Not used)
	4	Channel adapter 3/7 level 1 interrupt request
	5	(Not used)
	6	Channel adapter 4/8 level 1 interrupt request
	7	(Not used)

Byte 0, Bit 0 - Channel Adapter 9/13 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 9/13 has a level 1 interrupt request.

Byte 0, Bit 1 - Channel Adapter 11/15 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 11/15 has a level 1 interrupt request.

Byte 0, Bit 2 - Channel Adapter 10/14 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 10/14 has a level 1 interrupt request.

Byte 0, Bit 3 - Channel Adapter (Any) Level 1 Interrupt Request: This bit, when on, indicates that one or more of the channel adapters has a level 1 interrupt request.

Byte 0, Bits 4 through 6 - Channel Adapter Address: These bits identify the currently selected channel adapter, as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Note: * Only channel adapters 5 through 8 are available on Models 130 and 170.

Byte 0, Bit 7 - Channel Adapter 12/16 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 12/16 has a level 1 interrupt request.

Byte 1, Bit 0 - Channel Adapter 1/5 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 1/5 has a level 1 interrupt request.

Byte 1, Bit 2 - Channel Adapter 2/6 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 2/6 has a level 1 interrupt request.

Byte 1, Bit 4 - Channel Adapter 3/7 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 3/7 has a level 1 interrupt request.

Byte 1, Bit 6 - Channel Adapter 4/8 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 4/8 has a level 1 interrupt request.

Input X'F' (Channel Adapter Level 3 Interrupt Requests)

The register addressed by this instruction indicates which channel adapter is currently selected, and the status of its level 3 interrupts. It may be read via the instruction when servicing a level 3 interrupt.

If the 'Auto-Selection Complete' latch is not set, execution of this instruction initiates the auto-selection mechanism (the 'Auto-Selection Complete' latch is set when the interrupt request information is presented in response to the Input X'F' instruction). The latch is reset by any one of the following conditions:

- An Output X'00' instruction
- An Output X'02' instruction with byte 0, bit 5 or 6 set to 1
- An Output X'02' instruction if either a Program Request Interrupt or a Suppress Out Monitor Interrupt is active
- An output X'07' instruction with byte 1, bit 3 set to 1
- An Output X'0B' instruction.

Input X'0F' is a broadcast command.

For a full description of the auto-selection mechanism, refer to the section 'Channel Adapter Selection by the Auto-Selection Mechanism' at the beginning of this chapter.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter type ID
	1	Two-processor switch installed
	2	Selected CA initial selection L3 interrupt request
	3	Selected CA data/status L3 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	(Not used)
1	0	Channel adapter 1/5 level 3 pending
	1	Channel adapter 2/6 level 3 pending
	2	Channel adapter 3/7 level 3 pending
	3	Channel adapter 4/8 level 3 pending
	4	Channel adapter 9/13 level 3 pending
	5	Channel adapter 10/14 level 3 pending
	6	Channel adapter 11/15 level 3 pending
	7	Channel adapter 12/16 level 3 pending

Byte 0, Bit 0 - Channel Adapter Type ID: This bit set to 1 indicates channel adapter type 6. This bit set to 0 indicates channel adapter type 5.

Byte 0, Bit 1 - Two-Processor Switch Installed: This bit, when on, indicates that the currently selected channel adapter is equipped for two-processor switch operation.

Byte 0, Bit 2 - Selected CA Initial Selection L3 Interrupt Request: This bit, when on, indicates that the currently selected channel adapter has an initial selection level 3 interrupt request pending.

Byte 0, Bit 3 - Selected CA Data/Status L3 Interrupt Request: This bit, when on, indicates that the currently selected channel adapter has a data/status level 3 interrupt request pending.

Byte 0, Bits 4 through 6 - Channel Adapter Address: These bits identify the currently selected channel adapter, as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Note: * Only channel adapters 5 through 8 are available on Models 130 and 170.

Byte 1, Bits 0 through 7 - Channel Adapter Level 3 Pending: These bits are set to 1 if the corresponding channel adapter has a level 3 pending, and if this channel adapter is no longer in the AS chain, as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Section 4. Channel Adapter Type 6 Programming Considerations

Channel Adapter Interrupt Request Handling

Level 1 Interrupt Requests

When an error condition is detected in the channel adapter, a level 1 interrupt occurs, and a bit is set in the Channel Adapter Level 1 Interrupt Check Bit register (X'D') to indicate the type of error, as follows:

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	ESC address compare error
	6	Operation in progress
	7	(Not used)
1	0	Output exception check
	1	PIO halt remember
	2	CS halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
	6	(Not used)
	7	(Not used)

These bits are available to the program via the Input X'D' instruction.

Level 3 Interrupt Requests

There are two types of interrupt request at level 3:

- Channel Adapter Initial Selection Level 3 interrupt request
- Data/Status Transfer Level 3 interrupt request.

The type of interrupt request, and the channel number, may be identified by issuing an Input X'F' (Channel Adapter Level 3 Interrupt Requests) instruction:

- Byte 0, bit 2 indicates a Channel Adapter Initial Selection Interrupt Request.
- Byte 0, bit 3 indicates a Channel Adapter Data/Status Interrupt Request.

Both types of interrupt requests may be active at the same time; this condition is indicated by both bits being on in the register.

Channel Adapter Initial Selection Level 3 Interrupt Request: When an Initial Selection interrupt request occurs, the cause of the interrupt may be determined by executing an Input X'0' (Initial Selection Control register) instruction:

- Byte 0, bit 0 indicates that the interrupt was caused by a normal initial selection interrupt request.
- Byte 0, bit 1 indicates that the interrupt request was caused by an interface disconnect sequence (Halt I/O).
- Byte 0, bit 2 indicates that the interrupt request was caused by a selective reset.

- Byte 0, bit 3 indicates that the interrupt request was caused by the detection of bad (even) parity on the I/O channel interface bus out when the channel I/O command byte was presented during initial selection.
- Byte 0, bit 7 indicates that the interrupt request was caused by a system reset.

Note: If the interrupt was caused by a system reset, all the bits of register X'0' will be off, except the System Reset bit (byte 0, bit 7). This is because the system reset sequence resets all the latches in the channel, with the exception of the system reset bit. This means that if an initial selection sequence occurs just before a system reset sequence, all the indications will be lost to the program, unless the initial selection interrupt was completely serviced before the system reset occurred.

Once the Channel Adapter Initial Selection Level 3 Interrupt Request is set, the channel adapter hardware replies with a short control unit busy (CU End, Status Modifier, and Busy) to all attempts at initial selection until the control program requests the channel adapter to reset the condition that caused the initial selection interrupt. During this period, no channel commands can be accepted. The control program should therefore request the channel adapter to reset the interrupting condition as soon as possible.

Note: During this period, subsequent data/status transfer sequences are also inhibited. This means that it is possible to have both an initial selection request and a data/status request simultaneously only if the data/status request occurs first, and if the subsequent initial selection request is not due to a system reset condition.

A Channel Adapter Initial Selection Level 3 Interrupt Request may be reset either by executing an Output X'0' instruction (the bit configuration is ignored), or by executing an Output X'2' instruction with byte 0, bit 5 (reset initial selection) set to 1.

Notes:

1. If the interrupt was due to a system reset, it must be reset by executing an Output X'7' instruction with byte 1, bit 3 (reset system reset/NSC address active) set to 1.
2. When executing Output X'2' or Output X'7' instructions to reset interrupt requests, the control program must set/reset all bits correctly to achieve the desired result.

Channel Adapter Data/Status Level 3 Interrupt Request: When a Data/Status interrupt request occurs, the cause of the interrupt may be determined by executing an Input X'2' (Data/Status Control register) instruction:

- Byte 0, bit 0 indicates that the interrupt was caused by the ending of an outbound (to host) data transfer sequence.
- Byte 0, bit 1 indicates that the interrupt was caused by the ending of an inbound (from host) data transfer sequence.
- Byte 0, bit 2 indicates that the interrupt was caused by the ending of a status transfer sequence.
- Byte 0, bit 7 indicates that the interrupt was a program-requested interrupt.

Notes:

1. If a system reset occurs immediately afterwards, all the bits of register X'2' will be off, but the System Reset bit (byte 0, bit 7 of register X'0') will be on. This is because the system reset sequence resets all the latches in the channel, with the exception of the system reset bit. This means that if a data/status sequence occurs just before a system reset sequence, all the indications will be lost to the program, unless an Input X'2' instruction was executed before the system reset occurred. A Channel Adapter Data/Status Level 3 Interrupt Request may be reset by executing an Output X'2' instruction with byte 0, bit 6 (reset data/status interrupt) set to 1. Unless the control program wants to immediately initiate another transfer sequence, byte 0, bit 0 (reset outbound data transfer), bit 1 (reset inbound data transfer) and bit 2 (reset status transfer) should

be set to 0. The execution of an Output X'2' instruction also resets the 'program requested interrupt' (byte 0, bit 7 of Input X'2'), and the 'suppress out monitor interrupt' (byte 0, bit 6 of Input X'2').

2. When executing Output X'2' or Output X'7' instructions to reset interrupt requests, the control program must set/reset all bits correctly to achieve the desired result.

Initial Selection Sequences

Channel Commands

Channel commands are issued by the channel to the controller. All I/O command byte combinations are valid to the channel adapter hardware provided that good parity is found on the channel interface bus out.

The following channel commands are standard:

Hex	Meaning	Applicable to	
		NSC	ESC
00	Test I/O (TIO)	*	*
01	Write	*	*
02	Read	*	*
03	I/O No-op	*	*
04	Sense	*	*
09	Write break	*	
E4	Sense ID	*	

Test I/O (TIO) - (X'00'): NSC:

When this command is issued to the NSC address, the channel adapter replies with the current status of the NSC:

- If the NSC is free of commands, the channel adapter replies with an X'00' having a hardware-generated status byte during the initial status presentation to the Test I/O command.
- If the NSC is active, and the status is not available in the NSC status register, the channel adapter replies with a hardware-generated busy (X'10') status during the initial status presentation to the test I/O command.
- If the NSC has a pending status available in the NSC (software) status register, this status is sent to the channel in response to the Test I/O command. An initial selection level 3 interrupt is raised, with byte 0, bit 6 (Status Byte Cleared) set in register X'0'. There is no busy bit in this status.

Note: The TIO command must be recognized by the control program if there is a status stacked.

ESC:

- When this command is issued to an ESC address, the line address presented to the channel adapter on the channel bus out is compared with the line address contained in register X'B'. If the two addresses compare, the status contained in Byte 1 of register X'B' is presented to the channel.
- If the two addresses do not compare (this will usually be the case), the Test I/O status is not immediately available for that address; the channel adapter hardware presents a short control unit busy status X'70' (Status Modifier, Control Unit End, and Busy), and raises a channel adapter initial selection level 3 interrupt request.

The control program must obtain the ESC address and command via an Input X'1' instruction, and then execute an Output X'B' instruction. This loads register X'B' with the ESC address of the line to be serviced in byte 0, and the status of the line in byte 1.

When the next initial selection sequence occurs, the channel adapter hardware compares the address on bus out with the contents of byte 0 of register X'B'. If it is for the same address, an

address compare occurs, and the status, contained in byte 1 of register X'B', is sent to the channel. At the same time, register X'0' byte 0, bit 4 (ESC Operation), and byte 0, bit 6 (Status Byte Cleared) are set on by hardware, and a channel adapter initial selection level 3 interrupt occurs. The control program may obtain this information by executing an Input X'0' instruction.

Notes:

1. If the addresses do not compare during the initial selection sequence, or if the command is not Test I/O, the hardware handles the selection sequence as a standard initial selection.
2. From the time that the Test I/O command is first issued until the control program reacts by executing the Output X'B' instruction, the channel adapter hardware responds to all initial selection sequences from the host with the short control unit busy status X'70' (Status Modifier, Control Unit End, and Busy).

Write - (X'01'): This command is used to transfer data or control information from the host to the controller. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The control program must decode the command and initiate the appropriate action.

Read - (X'02'): This command is used to transfer data from the controller to the host. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The control program must decode the command and initiate the appropriate action.

I/O No-Op - (X'03'): NSC

This is a pseudo-command. When the command is issued, the channel adapter hardware returns an immediate initial selection status of channel end and device end (X'0C') if the channel adapter is free.

If the channel adapter has an Initial Selection or a Program Requested Interrupt pending, a Control Unit Busy status (X'70') with bits 1 (Status Modifier), 2 (Control Unit End), and 3 (Busy) is returned instead.

If the original channel end/device end status is not stacked, no initial selection level 3 interrupt occurs.

If a pending status is available (previous NSC status byte stacked), the channel adapter presents this stacked status to the No-Op command, along with the busy bit. An initial selection level 3 interrupt occurs with byte 0, bit 6 (Status Byte Cleared) in register X'0'.

Note: The No-Op command must be recognized by the control program if there is a status stacked.

ESC

This is a pseudo-command. When the command is issued to a valid ESC address, the channel adapter hardware returns an immediate initial selection status of channel end and device end (X'0C') if the channel adapter is free.

If the channel adapter has an Initial Selection or a Program Requested Interrupt pending, a Control Unit Busy status (X'70') with bits 1 (Status Modifier), 2 (Control Unit End), and 3 (Busy) is returned instead.

Sense - (X'04'): This command is used to transfer a single byte of sense information from the controller to the host. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The normal ending status is channel end and device end (X'0C'), unless a Halt I/O command is detected when the channel adapter is not initialized. In this case, the response is channel end, device end, and unit check (X'0E'). The control program must decode the command, create the correct sense byte, and send it to the host. The transfer takes place in the same way as a data transfer with a single byte of data.

Write Break - (X'09'): This command is the same as the normal write command, with one exception: the command code to be found in byte 1 of register X'1' is X'09' instead of X'01'. This allows the host to inform the control program of the point it has reached in the host CCW chain. The control program should react in the same way as to a normal write command.

Sense ID - (X'E4'): This command is used to determine the unit type. The control program must set up an outbound transfer sequence (to host) to transfer the unit identification and level.

Non-Standard Commands: As previously stated, the channel adapter recognizes all I/O command byte combinations as valid, provided that correct parity is detected on the channel interface bus out. It is the responsibility of the control program to test for validity at the control program level. If an invalid command is received at this level, the control program must end the command by setting up a final status transfer with at least Channel End, Device End, and Unit Check (X'0E').

NSC

When a non-standard command is received by the channel adapter, it replies with an initial status of channel end (X'08') and raises an initial selection level 3 interrupt to the CCU.

If the CE status is stacked, a level 3 interrupt is presented to the CCU to indicate the stacked status. The channel end status is available until an Output X'6' is performed, or until a Halt I/O or a Selective Reset is sent from the host.

ESC

When a non-standard command is received by the channel adapter, it replies with an all-zero initial status and raises an initial selection level 3 interrupt to the CCU. If the ESC control program determines that a particular command byte is invalid, it must terminate the command with an ending status of at least X'0E' (Channel End, Device End, and Unit Check) to that ESC address.

Channel Initial Status

NSC Initial Status: At initial selection, the status returned to the channel may be one of the following:

1. X'00' - All-Zero Status

This status is returned to the channel when:

- a. The hardware has accepted a standard command.
- b. The channel command is Test I/O and the channel adapter is free of commands.

2. X'02' - Unit Check

This status is returned to the channel when the NSC hardware detects an even parity on the channel bus out for the command byte.

3. X'08' - Channel End

This status is returned to the channel by the hardware as an immediate Initial Status when the command is issued to an NSC address, and the command is non-standard.

4. X'0C' - Channel End and Device End

This status is returned to the channel by the NSC hardware as an immediate Initial Status to a No-Op command.

5. X'10' - Busy

This status is returned to the channel by the NSC hardware when the NSC is already active with another command and has not yet presented a final status for that command.

6. X'70' - Status Modifier, Control Unit End, and Busy

This status is returned to the channel when:

- a. The channel adapter has an Initial Selection Level 3 interrupt request pending. This is because the channel adapter has accepted a previous command and has not yet reset the interrupt request.
- b. The channel adapter has detected a System Reset and caused an Initial Selection Level 3 interrupt, but the control program has not yet reset the interrupt.
- c. The channel adapter has detected a Selective Reset during a service transfer sequence and caused a Data/Status Transfer Level 3 interrupt, but the control program has not yet reset the interrupt.
- d. A program requested interrupt is pending, but the control program has not yet reset the interrupt.

7. Any Pending Status without the Busy Bit

This initial status is returned by the NSC hardware when a Test I/O command is issued to the NSC and a hardware-generated status is pending.

8. Any Pending Status with the Busy Bit

This initial status is returned by the NSC hardware when any command other than Test I/O is issued to the NSC and a hardware-generated status is pending.

ESC Initial Status: At initial selection, the status returned to the channel may be one of the following:

1. X'00' - All-Zero Status

This status is returned to the channel when the channel adapter accepts an initial selection command byte other than I/O No-Op (X'03') or Test I/O (X'00'), and none of the Control Unit Busy (X'70') conditions (see below) is active.

2. X'02' - Unit Check

This status is returned to the channel when the ESC hardware detects an even parity on the Channel Bus In for the command byte.

3. X'0C' - Channel End and Device End

This status is returned to the channel by the ESC hardware as an immediate Initial Status to a No-Op command.

4. X'70' - Status Modifier, Control Unit End, and Busy

This status is returned to the channel for a Test I/O command when:

- a. An Initial Selection level 3 interrupt request is pending.
- b. A Test I/O command has been issued to an ESC address, but ESC TIO status is not set for that address.
- c. A command is still in progress on another ESC address (ending status not yet accepted).

5. ESC Test I/O Pending Status

This initial status is returned by the ESC hardware when a TIO command is issued to an ESC address and the ESC TIO Address/Status register (X'B') has been loaded with that subchannels address and status.

Stacked Initial Status: Some initial status responses to channel commands may be stacked by the host. When this happens, the channel adapter hardware causes a channel adapter Initial Selection Level 3 interrupt request.

The initial statuses listed below may be presented by the channel adapter hardware and could be stacked by the channel:

All-Zero Initial Status (X'00')

This status is never stacked by the channel unless the command is Test I/O to the NSC. See below under the heading 'Any Initial Status on Test I/O (NSC)'.

No level 3 interrupt occurs in this case.

Channel End/Device End Initial Status to I/O No-Op (X'0C')

The device address and command may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 5 (Stacked Initial Status) will be active.

Unit Check Initial Status (X'02')

This status is caused by a bad parity on Bus Out during command byte transfer. The device address may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 3 (Channel Bus Out Check), and bit 5 (Stacked Initial Status) will be active.

Any Initial Status on Test I/O (NSC)

The NSC address and command may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 5 (Stacked Initial Status) will be active. When a Test I/O initial status is stacked for the NSC address, the control program should **not** execute an Output X'6' (NSC Status/Control Register) to put the stacked status in the NSC Status Register. This is because the NSC hardware saves the stacked (pending) status from a Test I/O command in the NSC Status register. The NSC status register contains X'00' if the channel adapter is free of commands. Otherwise it contains the pending or stacked status. The channel adapter hardware does not reset this register until the host channel has accepted it.

Any Initial Status on Test I/O (ESC)

The control program can present this status by executing an Output X'2' instruction.

The ESC address and command may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 5 (Stacked Initial Status) will be active. From this point onwards, the control program should treat this stacked Test I/O status as if it were a status that was stacked during an ESC final status transfer.

Section 5. Two-Processor Switch Feature

The two-processor switch (TPS) is an optional feature that allows the controller to be attached to two different channel interfaces on a single host as an I/O device with alternate path capability, or to two different hosts.

Two different modes are possible:

- **Two-Processor Switch (TPS)** mode. The A and B interfaces are connected to **the same host** and can be enabled at the same time.
- **Two-Channel Switch (TCS)** mode. The A and B interfaces are connected to **two different hosts** and cannot work at the same time.

Each channel interface has its own NSC address. ESC operation is allowed only when the channel adapter is operating in a partitioned mode; that is, only one of the two channel interfaces is enabled at any one time.

The two-processor switch feature adds the following additional capabilities to a channel adapter:

- Each channel interface may be enabled independently.
- Both channel interfaces (A and B) may be **enabled** (on-line) simultaneously. However, simultaneous **operation** over the two interfaces is not permitted.
- When both interfaces are enabled at the same time, contention problems are resolved automatically by the hardware.
- The interfaces may be enabled or disabled by the control program. If an interface is disabled, it bypasses 'Select Out'.
- The channel adapter hardware automatically provides "allegiance" to a single channel interface for the duration of a channel I/O operation, that is, from initial selection and reception of the first command right up to the reception of a 'Device End' ending status for the last command that does not indicate command chaining.
- During the period when the allegiance of the channel adapter hardware is provided to one channel interface, any initial selection attempt by the other channel results in an 'Abbreviated Device Busy' (X'10') status to that channel.

When the other channel has ended its I/O operation, the channel adapter hardware automatically presents a 'Device End' status to the other channel (the one that received the 'Abbreviated Device Busy' status).

- Either interface may be enabled or disabled from the control panel. If only one interface is enabled in this way at any one time, it is called the **manual partitioning mode**. Operation with both NSC and ESC addresses is permitted in this mode.

States of a Channel Adapter plus TPS

When both channel interfaces are enabled, the channel adapter is in one of two states:

Neutral State: In this state, the channel adapter is not switched to either interface, but is available to both.

Switched State: In this state, the channel adapter has allegiance to one of the interfaces; that is, an initial selection sequence from the host has switched the channel adapter to that interface. Channel commands can now be accepted on this interface only from the channel that sent the command.

Note, however, that the channel adapter continues to monitor the activity on the other interface, and responds to initial selection requests on this interface either by temporarily suspending the completion of the initial selection sequence, or by responding with the short 'Device Busy' status (X'10'). During this status sequence, the channel adapter remains connected to the other interface.

Types of Allegiance

Allegiance to an interface may be either short-term or long-term, and may change from short-term to long-term during the operation. Short-term and long-term allegiance is discussed in detail later under "Duration of Channel Interface Allegiance".

Instantaneous Allegiance: Instantaneous allegiance is a short-term allegiance. The channel adapter enters this state when it traps 'Select Out' because of a poll to 'Request In' (from the neutral state), or because of an initial selection from the host. Instantaneous allegiance causes the channel adapter hardware to switch temporarily to that interface during the initial selection sequence (until Status In is raised). Instantaneous allegiance ends with the presentation of initial status by the channel adapter.

Implicit Allegiance: Implicit allegiance is a long-term allegiance, and covers the entire execution of an I/O operation. It starts when the channel adapter replies with an 'all-zeros' status to an initial selection sequence with a channel command that requires information transfer to complete it:

- Data transfer command
- Ending status to complete a command
- A No-Op command with the command chaining bit on.

It ends when the channel accepts a 'Device End' status for the last command without command chaining indicated.

Any attempt by the channel attached to the opposite interface to select the channel adapter during this time is rejected with a 'Device Busy' status (X'10') during a short busy sequence on the channel interface.

Note: If the I/O operation was ended by an 'interface disconnect', the implicit allegiance lasts until the control program presents 'Device End' status to the channel.

Contingent Allegiance: Contingent allegiance is a type of long-term allegiance. It occurs only for a channel adapter that has ended a command sequence with a 'Unit Check' indication in the status byte. It ensures that the same path is used by the host to recover sense data from the controller after the host has received a 'Unit Check' status. While in the contingent allegiance state, any attempt at initial selection by the other interface receives a device busy status (X'10') in reply. Contingent allegiance ends when the control program decodes a channel command (other than Test I/O or No-Op).

Duration of Channel Interface Allegiance

Both implicit and contingent allegiance are long-term allegiances. A short-term (or instantaneous) allegiance exists only for the duration of initial selection.

If, during the period of short-term allegiance on one interface, an initial selection attempt occurs on the other, the channel adapter logic detects the rise of the 'Select Out' tag, but then temporarily blocks the completion of the selection sequence. There are now two possibilities:

1. The first interface passes to the neutral state. This is the case, for instance, when an asynchronous status has been presented, and either accepted or stacked, or if a No-Op without chaining has been issued by the host. The second interface itself now enters the short-term allegiance state and continues its initial selection routine. The 'Device Busy' status is **not** issued.
2. The first interface passes from short-term to long-term allegiance. This occurs if a command was accepted by the channel during the initial selection. The opposite interface now replies to its initial selection with the short 'Device Busy' (X'10') status.

Status Presentation

In the discussion that follows, an **untagged** status is a status that is offered to both channel interfaces at the same time. A **tagged** status is a status that is offered to a particular interface only.

Untagged Asynchronous Status Presentation: In a tightly-coupled symmetric environment, if the control program wants to present an asynchronous status, it sets this status in the channel adapter logic by means of an Output X'6' (NSC Status/Control Register) instruction, and then starts the transfer by means of an Output X'2' (Data/Status Control Register) instruction, in the usual way.

If both interfaces are enabled, the hardware treats this status as an untagged status, and offers it to both channels by raising the 'Request In' tag to both interfaces. The first channel to poll (by raising the 'Select Out' tag in response to 'Select In') is connected to the channel adapter and receives the status. For the duration of this sequence (considered by the adapter as a short-term allegiance), any channel polls on the opposite interface are ignored by bypassing 'Select Out'. A channel-initiated initial selection attempt on the other interface is temporarily suspended by trapping 'Select Out' as already described.

If the status just presented is accepted or stacked by the channel, the channel adapter sets a Data/Status Level 3 Interrupt and returns to the neutral state; any Control Unit initiated polls while the channel adapter is in this Data/Status Level 3 Interrupt state are bypassed on both interfaces. For a stacked status, when the control program re-initiates the status transfer via another Output X'2' instruction, the status is offered to both interfaces.

A channel-initiated initial selection sequence on either interface causes the channel adapter to switch to the short-term allegiance state for that interface, present the status (accompanied by the 'Busy' bit if the command is anything other than Test I/O), cause an Initial Selection Level 3 Interrupt request, and return to the neutral state.

During this interrupt, any other Channel Initiated initial selection sequences to either interface cause the channel adapter to present Control Unit Busy (X'70') as initial status and return to the neutral state.

Tagged Status Presentation: When the channel adapter has presented a 'Busy' status (X'10') for a channel-initiated initial selection routine on one interface while the other is in the long-term allegiance state, the channel adapter presents a tagged (over the same interface) asynchronous Device End status when the channel adapter returns to the neutral state (but see the following) and none of the following conditions is present:

- An initial selection level 3 interrupt request is pending due to a normal initial selection, or due to a system reset or selective reset during initial selection.
- A data/status level 3 interrupt request is pending due to a selective reset during data/status transfer.
- A program-requested interrupt is pending.

The Device End status can only be presented when these pending interrupts have been reset.

Note: If a disable is requested **before** the channel adapter returns to the neutral state, then the tagged device end status is **not** sent. The disable can be requested by executing an Output X'7', with byte 1, bit 7 on.

During this time, if the opposite channel polls the adapter in response to a 'Request In', the resulting 'Select Out' tag is bypassed.

Similarly, if a channel-initiated initial selection sequence occurs on the opposite channel and the other interface is in instantaneous allegiance, the sequence is temporarily suspended until the Device End status has been presented or stacked. The sequence is then completed at the end of the Device End presentation.

Note: If an asynchronous status is set up by the control program while a tagged Device End status is pending for either interface, this asynchronous status is presented along with the Device End for that interface.

Effect of System Reset

System Reset over Interface with Allegiance: When the channel adapter recognizes the system reset, it completely resets the adapter, ends the channel adapter allegiance, and sets an Initial Selection Level 3 interrupt request. However, if a Device End status caused by a previous Device Busy status over the opposite interface is pending, it is not reset.

During this time, if the opposite channel polls the adapter in response to a 'Request In' from some other control unit, the resulting 'Select Out' tag is bypassed.

Similarly, any channel-initiated initial selection sequences to either interface cause the channel adapter to switch to that interface, present Control Unit Busy (X'70') as initial status, and return to the neutral state.

System Reset over Interface without Allegiance: When a system reset occurs for the interface that does not have allegiance, it resets the pending tagged Device End status (if any) for that interface. The remaining adapter hardware is not reset, and there is no Initial Selection Level 3 Interrupt request.

System Reset when Adapter is in Neutral State: When a system reset occurs for a channel adapter in the neutral state, it resets only a pending tagged Device End status (if any) for the interface over which the system reset was received. The remaining adapter hardware is not reset, and there is no Initial Selection Level 3 Interrupt request.

Note: If a system reset is presented to both interfaces simultaneously, it completely resets the adapter and sets an Initial Selection Level 3 interrupt request.

Effect of Selective Reset

Selective Reset over Interface with Allegiance: When the channel adapter recognizes the selective reset, it returns to the neutral state and sets an Initial Selection Level 3 interrupt request. If the selective reset is received on an interface having a tagged Device End pending due to a previous presentation of Busy, this tagged Device End is reset.

During the Initial Selection Interrupt, if the opposite channel polls the adapter in response to a 'Request In' from some other control unit, the resulting 'Select Out' tag is bypassed.

Similarly, if a channel-initiated initial selection sequence occurs to either interface, the channel adapter switches to that interface, enters the short-term allegiance state, presents Control Unit Busy (X'70') as initial status, and returns to the neutral state.

Selective Reset over Interface without Allegiance: A selective reset cannot occur for the interface that does not have allegiance; therefore, the channel adapter hardware is not reset, and there is no Initial Selection Level 3 Interrupt request.

Section 6. Channel Adapter Type 6 - Special Topics

BSC Control Character Recognition

The controller contains hardware circuits that search for the following characters or sequence of characters in the incoming data stream from the host:

1. End of Transmission Block (ETB)
2. End of Text (ETX)
3. Data Link Escape (DLE) followed by Start of Text (STX).

These hardware circuits may be activated by setting bit 2 (ASCII) or bit 3 (EBCDIC) in byte 0 of the Cycle Steal Mode Control register (X'C').

A further hardware circuit searches for SYN characters. It is activated by setting byte 0, bit 0 of the Cycle Steal Mode Control register (X'C').

The use of these circuits depends on whether the transmission is taking place in normal or in transparent mode.

Normal Text Mode Operation: The control program must select the monitoring required by setting the appropriate bit in the Cycle Steal Mode Control register via an Output X'C' instruction:

- Set byte 0, bit 2 on if ASCII monitoring is required.
- Set byte 0, bit 3 on if EBCDIC monitoring is required.
- Set both bits off if monitoring is not required.

When monitoring for ASCII or EBCDIC control characters, if an ETB or ETX character is detected in the stream coming from the host channel, the transfer sequence is terminated **after** the ETB/ETX character has been transferred to the channel adapter. Channel stop is set in register Input X'2' by hardware.

Transparent Text Mode Operation: Suppose that the channel adapter is working in normal text mode, and has been set to monitor for ETB/ETX in either ASCII or EBCDIC. If ETB/ETX is detected, the transfer sequence is ended as already described.

At the same time, however, the channel adapter searches for the two-character sequence DLE/STX, which indicates the start of transparent text. When the sequence DLE/STX is detected, the ASCII/EBCDIC monitor control latch is reset, monitoring is stopped, and the transparent text mode is entered. The control program is informed of this event by the absence of the monitor bits in the Cycle Steal Mode Control register.

Note: It may happen that DLE is the last character of one host write operation and STX is the first character of the next. To ensure correct operation when this occurs, a special bit, the DLE Remember Latch (byte 0, bit 1), is set in the Cycle Steal Mode Control register. The latch is set when a DLE character is detected, and reset when a non-DLE character is transferred. If the DLE character is the last character in a host write operation, when the program issues an Input X'C' instruction in response to the level 3 interrupt request (Channel End), it will find that the DLE Remember latch is on. The next time that a host write operation occurs for the same address, the control program must restore the DLE Remember bit by an Output X'C' instruction. If the first character of the host write operation is STX, the transparent text mode is entered.

Monitoring for SYN Characters: The controller also contains hardware that searches the incoming data stream from the host for SYN characters. This hardware is activated by one of the ASCII/EBCDIC Control Latches as already described; in addition, a special bit (bit 0) in the Cycle Steal Mode Control register called the SYN Monitor Control Latch must be set. If register X'C', byte 0, bit 2 is on, the hardware searches for ASCII SYN characters; if byte 0, bit 3 is on, the hardware searches for EBCDIC SYN.

Each time that the hardware detects a SYN character, it sets byte 0, bit 0 (SYN Monitor Latch) of Input register X'C'. The next non-SYN character resets it.

If four consecutive SYN characters are detected, the channel adapter disconnects from the channel, and raises a Data/Status level 3 interrupt. Byte 0, bit 0 of register X'C' is left in the 'on' state, and can be read via an Input X'C' instruction.

270X Emulation Considerations

When emulating an IBM 270X, attention must be paid to the following points:

2702/2703 Two-Channel Switch Support: The 3745 does not support the IBM 2702/2703 automatic two-channel switch hardware feature. If the channel issues a 'Reserve' or a 'Release' command, the controller must reject it by returning an ending status of 'Channel End', 'Device End', and 'Unit Check', and by setting the 'Command Reject' bit in the sense byte.

Busy Response to Start I/O and Test I/O: Under normal operating conditions, both the IBM 2702 and the IBM 2703, being multiple subchannel adapters, can present a control unit busy condition to a Start I/O or a Test I/O instruction. The reason for this busy condition is that the control unit must store a received command before another operation can be initiated. This busy condition lasts for a maximum of 1 millisecond for the 2702, and 90 microseconds for the 2703.

The 3745 being also a multiple subchannel adapter (in 270X emulation mode) can also present a control unit busy condition since it cannot accept a new command until the previous command has been serviced by the control program. In general, if a Start I/O or a Test I/O terminates with a condition code of 1 and a Control Unit Busy status, the instruction must be reissued until the busy condition ends.

Part 2. Buffer Chaining Channel Adapter (CA Type 7)

Note: In the remainder of this part, the buffer chaining channel adapter will be referred to simply as the channel adapter, or as the CA, except in cases where confusion might arise.

The buffer chaining channel adapter is capable of all the operations of the standard channel adapter, including the TPS, but with the exception of the emulator subchannel functions, which are not available on the BCCA. Please refer to Part 1 of this chapter for the standard channel adapter functions, which are not discussed in detail here.

However, for your convenience, all registers and bits are described here; note that some registers have different functions.

The CCU is an interrupt-driven processor, and almost all processing for the channel adapter is done in response to channel adapter interrupts. This part is therefore organized in the following way:

- Section 1 contains basic information concerning the channel adapter.
- Section 2 describes the channel adapter interrupt system. This provides the means by which the channel adapter indicates to the CCU that it requires service.
- Section 3 describes the channel adapter I/O system. This provides the means by which the CCU responds to the channel adapter interrupts.
- Section 4 describes programming considerations for the handling of interrupts, commands, and initial status responses.
- Section 5 is a reminder of the Two-Processor Switch feature.

Section 1. Channel Adapter Basic Information

The channel adapter allows the controller to be attached to the selector, block multiplexer, and byte multiplexer channels of the following processors: IBM 308X, IBM 309X, IBM 4341, IBM 4381, IBM 9370 and IBM ES/9000.

The buffer chaining channel adapter can only run in native mode. The emulation subchannel (ESC) mode and the Partitioned Emulation Programming (PEP) extension are not supported.

NSC mode is supported for all types of host channel (selector, byte multiplexer, or block multiplexer), and allows up to 256 lines to be serviced using a single host subchannel address. Line address decoding is handled entirely by the control program.

The BCCA can work in the following modes:

1. Program initiated operation (PIO). A four-byte data buffer is provided and program intervention is required every four bytes. For a description of this mode, please refer to Part 1 of this chapter.
2. Adapter initiated operation (AIO) without buffer chaining. A 256-byte data buffer is provided and program intervention is required every 255 bytes. For a description of this mode, please refer to Part 1 of this chapter.

Note: This mode should be used for improved performance.

3. Adapter initiated operation (AIO) with buffer chaining. Two 256-byte data buffers are provided and program intervention is required as follows:
 - At the end of a PIU in a write channel program
 - At the end of a PIU chain in a read channel program.

Note: This mode should be used when performance is critical.

Basic Operation and Data Flow

This section concerns only the buffer chaining mode of operation. For the other modes, please refer to Part 1 of this chapter.

The channel adapter receives an address and a command from the host processor and then requests a level 3 interrupt to make this information available to the control program via Input instructions.

In PIO operation, the data coming **from** the host channel interface is placed in the data buffers, from which the control program must retrieve it by executing Input instructions. In AIO mode, the data from the host is placed directly into main storage. Channel End and Device End status are generated by the control program when the complete message or block of data has been received.

When the data is going **to** the host channel, the control program sends an 'Attention' status to the channel. The host processor then initiates an initial selection sequence with a read command. The control program in PIO or AIO mode must then load the buffers with the data to be transferred. The data from the buffers can now be transferred across the channel interface. Channel End and Device End status are generated by the control program when the complete message or block of data has been sent.

Data Transfer Methods

Three methods may be used to transfer data between the channel adapter and the host channel:

- Program-initiated operation (PIO)
- Adapter-initiated operation (AIO) without buffer chaining
- Adapter-initiated operation (AIO) with buffer chaining.

Program-Initiated Operation (PIO): With PIO, data buffering at the channel adapter interface is provided for up to four bytes of data, the buffers being serviced by programming. Program intervention is required for every four bytes. PIO is relatively slow, and should not be used on channel adapters connected to selector or block multiplexer channels. For a description of this mode, please refer to Part 1 of this chapter.

Adapter-Initiated Operation (AIO) without Buffer Chaining: With AIO in non-buffer chaining mode, data buffering at the channel adapter interface is provided for 255 bytes of data, the buffers being serviced by cycle stealing. Up to 255 bytes of data may be transferred by this method before program intervention becomes necessary. AIO should always be used on selector or block multiplexer channels. For a description of this mode, please refer to Part 1 of this chapter.

Adapter-Initiated Operation (AIO) with Buffer Chaining: With AIO in buffer chaining mode, data buffering at the channel adapter interface is provided for 2 x 255 bytes of data, the buffers being serviced by cycle stealing. AIO should always be used on selector or block multiplexer channels.

NCP-Type Buffer Format: NCP-type buffers **must** have the following format:

Buffer Prefix	Offset	Data (up to 255 bytes)
0 1 2 3 4 5 6 7	//////////	

The 8 bytes of the buffer prefix have the following meanings:

Bytes 0 through 3: These 4 bytes contain the 21-bit address of the next buffer in the buffer chain; byte 0 is not used. A zero address indicates the end of the buffer chain.

Bytes 4 and 5: (Not used).

Byte 6: This byte contains the offset length. The offset is the number of bytes between the end of the buffer prefix and the first data byte.

Byte 7: This byte specifies the actual number of data bytes in the buffer.

Two slightly different buffer formats are used. In the first, an offset of 12 bytes (or longer) is defined to contain a 4-byte address indicating the address of the buffer chain for the next Path Information Unit (PIU). The remaining eight bytes are used by the control program.


|<-Buf. Prefix->|<-----Offset----->|<-Data (up to 243 bytes)->|

Next B.	x	x	0	C	Next P.	8 bytes	///	Remainder of buffer
---------	---	---	---	---	---------	---------	-----	---------------------

|<---ECB (12 bytes)--->| (Event Control Block)

In the second, no PIU information is included in the offset.

|<-Buf. Prefix->|<-----Offset----->|<-Data (up to 255 bytes)-->|




Note: The offset may be zero.

Event Control Block (ECB): The Event Control Block (ECB) consists of twelve bytes, of which the first four contain the address of the buffer for the next Path Information Unit (PIU). The first byte is not used; the other three contain the 21-bit address.

The remaining eight bytes are for the use of the control program.

Buffer Chaining Sequence:



Controlling the Channel Adapter

The channel adapter is controlled by instructions issued by the control program. These instructions are of two types only: 'Adapter Input/Output' (IOH) and 'Adapter Input/Output Immediate' (IOHI). Using these instructions, the channel adapter registers may be examined or set, buffers may be loaded or read, and cycle stealing may be initiated.

Note: Throughout this part, the channel IOH and IOHI instructions are referred to as Input X'n' or Output X'n' for simplicity.

Access to a channel adapter may be obtained at program levels 3 and 1. Program level 3 is used for all routine servicing of the channel adapter. This level is entered via a level 3 interrupt, initiated by either an event occurring on the channel interface, or by a program controlled interrupt (PCI) from

another program level. Program level 1 is used for servicing channel adapter error conditions. See under the heading 'Input X'D' (Channel Adapter Interrupt Check Register) for more details.

Note: All IOH/IOHI instructions are **privileged**, that is, any attempt to execute them in background program level 5 causes an input/output check, and a level 1 interrupt.

Channel Adapter States

The channel adapter may be in one of the following states:

- Ready state
- Initial selection state
- Data transfer state
- Status transfer state
- I/O error alert state
- Disabled state.

Ready State: In the ready state, the channel adapter may accept instructions, but is not in one of the three active states (initial selection, data transfer, status transfer).

Initial Selection State: The channel adapter enters the initial selection state when an initial selection is started by the host processor. The channel adapter continually monitors its channel interface for its assigned addresses. When an address is detected, the channel adapter enters the initial selection state and proceeds with the initial selection. If a standard command is sent on initial selection and is received without error (correct parity), an initial status of all zeros is returned to the channel, unless the command is I/O No-Op or Test I/O.

Note: Non-standard commands sent to a block multiplexer or selector channel receive an initial status of channel end.

During initial selection, the I/O device address and the channel command are stored in the initial selection address and command register. The initial selection hardware then causes a level 3 interrupt, and control is passed to the level 3 interrupt program.

Data Transfer State: The channel adapter enters the data transfer state when the control program initiates a data transfer sequence. Data is transferred across the interface from the host channel to the channel adapter, or from the channel adapter to the host, by hardware. When the data transfer is ended, the channel adapter calls the control program with a level 3 interrupt request.

Status Transfer State: The channel adapter enters the status transfer state when the control program initiates a status transfer sequence. During this sequence, the status byte is transferred to the host. When the status transfer is ended, the channel adapter causes a level 3 interrupt, and control is passed to the level 3 interrupt program.

I/O Error Alert State: The channel adapter is in the I/O error alert state when the control program initiates an I/O error alert sequence. During this sequence, the 'Disconnect In' tag is raised. When the host raises selective reset, the channel adapter calls the control program with a level 3 interrupt request.

Disabled State: The channel adapter is in the disabled state when it is not enabled by the control program or via the MOSS. In the disabled state, the selection signals are propagated to the next adapter on the channel.

Channel Adapter Device Addresses

Channel adapter device addresses are required on two separate occasions:

1. At initial selection, the channel adapter must be able to recognize the device address presented to it.
2. On a byte multiplexer channel, the channel adapter must present a valid device address to the channel before it can transfer data or status information.

Channel Adapter Device Addresses for Initial Selection: The address byte presented by the channel during initial selection must have correct parity, or the channel adapter will not decode the device address. If the parity is correct, the channel adapter recognizes a device address or addresses determined by the customer engineer from information supplied by the user through the MOSS console.

The device address can be assigned any value in the range 0 through 255. If the two-processor switch is installed on a channel, the two interfaces (A and B) are assigned separately, and may be either the same or different. As only one subchannel address is used, the **line** address must be transferred from the host in the form of data. The location and the format of the terminal addresses must be coordinated between the host access method and the control program.

Note: An initial selection may cause a channel adapter initial selection level 3 interrupt. The program may determine the I/O device address by issuing an Input X'1' instruction.

Channel Adapter Device Addresses for Data/Status Transfer: When the control unit initiates a data/status transfer, it must provide the correct device address associated with the transfer. For control unit initiated data/status transfers on the NSC, the hardware address is used.

Section 2. Channel Adapter Interrupt Requests

The channel adapter can raise interrupt requests at level 1 and at level 3.

- Level 1 interrupt requests are caused by check or error conditions.
- Level 3 interrupt requests are caused by two different conditions:
 - Initial selection interrupt requests are raised when the channel adapter receives an address and a command across the channel interface.
 - Data/status interrupt requests are raised when the channel adapter requires data or status service.

Level 1 Interrupt Requests

When an error condition is detected in the channel adapter, a level 1 interrupt occurs, and a bit is set in the Channel Adapter Level 1 Interrupt Check Bit register to indicate the type of error.

Level 3 Interrupt Requests

There are two types of interrupt request at level 3:

- Channel Adapter Initial Selection Level 3 interrupt request
- Channel Adapter Data/Status Transfer Level 3 interrupt request.

Channel Adapter Initial Selection Level 3 Interrupt Request: This type of interrupt request may be due to:

- An initial selection sequence (no buffer chaining)
- An initial selection sequence (buffer chaining outbound) for commands other than Read, TIO, or No-Op
- An initial selection sequence (buffer chaining inbound) for commands other than Write, Write Break, TIO, or No-Op
- A status cleared indication (no buffer chaining)
- A system reset sequence
- Selective reset during an initial selection sequence
- Interface disconnect
- Channel Bus Out check during an initial selection sequence.

When an Initial Selection interrupt request occurs, the condition causing the interrupt may be determined by executing an Input X'0' (Initial Selection Control register) instruction.

Channel Adapter Data/Status Level 3 Interrupt Request: This type of interrupt request may be set by:

- The end of an inbound data transfer sequence (no buffer chaining)
- The end of an outbound data transfer sequence (no buffer chaining)
- The end of the last inbound data transfer sequence (buffer chaining) at the end of the current PIU
- The end of the last outbound data transfer sequence (buffer chaining) at the end of the last PIU in a PIU chain
- The end of a status transfer sequence (no buffer chaining)

- A Suppress Out Monitor condition
- A program requested interrupt
- A data streaming timeout condition
- A Channel Bus Out check during a data/status transfer sequence
- A selective reset or an interface disconnect when the CA is in one of the data/status/IO error alert sequences.
- An abnormal end of an inbound data transfer in buffer chaining mode; the BCCA has run out of buffers because it has filled all the available NCP inbound buffers and there is no channel stop.
- An abnormal end of an outbound data transfer in buffer chaining mode; whilst transferring data from NCP buffers to the host, the BCCA received a channel stop.

When a Data/Status interrupt request occurs, the condition causing the interrupt may be determined by executing an Input X'2' (Data/Status Control register) instruction.

Section 3. Channel Adapter Input/Output

The channel adapter contains a number of registers, most of which are accessible to the program via the IOH/IOHI instructions. These registers are described in detail under "Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure". An important group of registers used for channel adapter operations in AIO mode is physically located in the CCU, and is accessed by CCU Input and Output instructions (not IOH/IOHI). These are:

- Input/Output X'30' through X'37' - IOC1 Fixed Pointer Registers
- Input/Output X'60' through X'67' - IOC2 Fixed Pointer Registers.

The Output instruction loads the CCU pointer address with the cycle steal data address for the channel adapter; the Input instruction may be used to read it back. The correspondence between register and channel adapter is as follows:

IOC1

Register	Channel adapter
X'30'	5
X'31'	6
X'32'	7
X'33'	8
X'34'	13
X'35'	14
X'36'	15
X'37'	16

IOC2

Register	Channel adapter
X'60'	1
X'61'	2
X'62'	3
X'63'	4
X'64'	9
X'65'	10
X'66'	11
X'67'	12

Channel Adapter IOH/IOHI Instructions

The channel adapter IOH/IOHI instructions are used to transfer the contents of one of the general registers to one of the channel adapter registers (register X'n') or conversely.

There are two types of channel adapter input/output instruction:

1. Adapter Input/Output (IOH)
2. Adapter Input/Output Immediate (IOHI).

They are used by the channel adapter as follows:

Adapter Input/Output (IOH)

This instruction transfers the contents of the register specified by R1 to the channel adapter, or places information coming from the channel adapter into the register specified by R1. The adapter, the adapter command or register, and the direction of data movement are all specified by the contents of R2.

0/1	R2	0	R1	0	1	0	1	0	0	0	0
0	1	3	4	5	7	8					15

R2 must be loaded as follows:

0/1	0	0	0	1	0	0	0	CA Register Address	0	0	0	I/O
0	1		4	5	7	8		11	12		14	15

Bit 0 is the IOC bus number.

Bits 1 through 4 (= 0001) indicate the channel adapters.

Bits 5 through 7 **must** be zero.

Bits 8 through 11 indicate the CA register address (X'x') to be used.

I/O = input/output bit: 0 = output, 1 = input

Adapter Input/Output Immediate (IOHI)

This instruction transfers the contents of the register specified by R to the channel adapter, or places information coming from the channel adapter into the register specified by R. The adapter, the adapter register, and the direction of data movement are all specified by the contents of the second halfword.

First halfword

0	0	0	0	0	R	0	1	1	1	0	0	0	0
0				4	5					7	8		15

Second halfword

0/1	0	0	0	1	0	0	0	CA Register Address	0	0	0	I/O	
0	1			4	5			8	11	12		14	15

Bit 0 is the IOC bus number.

Bits 1 through 4 (= 0001) indicate the channel adapters.

Bits 5 through 7 **must** be zero.

Bits 8 through 11 indicate the CA register address (X'x') to be used.

I/O = input/output bit: 0 = output, 1 = input

Channel Adapter Addressing

As seen in the previous section, the IOH and IOHI instructions do not contain an explicitly-defined address. The channel adapter is addressed indirectly via the contents of a special 3-bit register, controlled by byte 0 of the Output X'7' instruction. The table following shows the bits of the instruction used to control this 3-bit register:

Byte	Bit	Meaning
0	0	Enable auto-selection (all channel adapters)
	1	Disable auto-selection (all channel adapters)
	2	Select channel adapter addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel adapter selection bit 0)
	5	Channel adapter selection bit 1) CA address 1-16
	6	Channel adapter selection bit 2)
	7	Channel adapter reset

Bits 4 through 6 define the channel adapter as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Notes:

1. * Only channel adapters 5 through 8 are available on Models 130 and 170.
2. The Output X'7', Input X'7', Output X'8', and Input X'E' are broadcast commands and are answered by all channel adapters.
3. The remaining commands are only answered by the selected channel adapter.

There are two modes of selection:

1. Explicit selection by the control program
2. Selection by the auto-selection mechanism.

Channel Adapter Selection by the Control Program

This channel adapter selection mode is controlled by byte 0, bits 2 through 6 of the Output X'7' instruction. Bits 4 through 6 contain the address of the channel adapter to be selected, and bits 2 and 3 control the operation:

- If bit 2 (Select Channel Adapter Addressed by Bits 4 through 6) is set to 1, the addressed channel adapter is selected for all subsequent channel adapter instructions (except broadcast commands) until another adapter is selected.

Note: The channel adapter (if any) that was selected by the auto-selection mechanism, if different, is no longer selected.

- If bit 3 (Execute Output on Channel Adapter Addressed by Bits 4 through 6) is set to 1, the addressed channel adapter is temporarily selected for this instruction **only**. This mode is used to set up a program requested interrupt on the addressed channel via byte 1, bit 1 (Set Program Requested Interrupt) of this same Output X'7' instruction.

Note: The channel adapter (if any) that was selected by the auto-selection mechanism, or by byte 0, bit 3, remains selected.

Channel Adapter Selection by the Auto-Selection Mechanism

This mode of channel adapter selection is controlled by byte 0, bits 0 and 1 of the Output X'7' instruction. Bit 0 enables auto-selection and bit 1 disables it. These bits must not both be on at the same time. Auto-selection works as follows:

1. The control program enables auto-selection on all channel adapters by performing an Output X'7' instruction with byte 0, bit 0 set to 1.
2. When a level 3 interrupt is pending, the control program executes an Input X'F' (Channel Adapter Level 3 Interrupt Requests) instruction. If the 'Auto-Selection Complete' latch is not already set, the next channel adapter in the chain with an interrupt request pending is selected. Its address is available in byte 0, bits 4 through 6 of register X'F'. At the same time, the 'Auto-Selection Complete' latch is set to prevent further auto-selection until the current interrupt has been serviced and reset.
3. The control program executes the interrupt handling routine. All instructions to the channel adapter are now routed automatically to the selected channel adapter.
4. At the end of the interrupt handling routine, the control program must reset the 'Auto-Selection Complete' latch by executing one of the following instructions:
 - Output X'0' (bit configuration is ignored).
 - Output X'2' (bit configuration is ignored) to reset PRI/SOM interrupt.
 - Output X'2' with either byte 0, bit 5 (Reset Initial Selection Interrupt), or byte 0, bit 6 (Reset Data/Status Interrupt) set to 1 as appropriate.
 - Output X'7' with byte 1, bit 3 (Reset System Reset/NSC Address Active), if the interrupt was due to a System Reset.

The order of priorities in the auto-selection mechanism is as follows:

1. Priority outbound level 3 interrupt
2. All other level 3 interrupts.

Note: Enable auto-select, once issued, remains active until a disable auto-select is issued.

Channel Adapter IOH/IOHI Instructions - Detailed Bit Structure

Input X'0' (Initial Selection Control Register)

The register addressed by this instruction is set by the channel adapter hardware and contains information that identifies the event that set the channel adapter Initial Selection Level 3 interrupt. The instruction should be issued only when servicing a channel adapter initial selection level 3 interrupt request. This type of interrupt request may be set by:

1. The completion of an initial selection sequence
2. The detection of various reset sequences.

During a normal initial selection sequence, the initial selection interrupt bit (byte 0, bit 0) is set. The remaining bits give supplementary information, or indicate certain reset and error conditions. The bits of this register have the following meanings:

Byte	Bit	Meaning
0	0	Initial selection interrupt
	1	Interface disconnect
	2	Selective reset
	3	Channel bus out check
	4	Always 0
	5	Initial status byte stacked
	6	Status byte cleared
	7	System reset
1	0	Interface B
	1-7	(Not used)

Byte 0, Bit 0 - Initial Selection Interrupt: This bit, when on, indicates that a normal initial selection sequence has occurred. The initial status byte sent to the host processor is X'00', unless the channel command is non-standard; the initial status byte is then X'08', with the Channel End bit on. The I/O device address and the I/O command byte may be determined by executing an input X'1' instruction. If this bit is on, indicating a normal initial selection sequence, all other bits of this register should be off.

If byte 0, bit 0 is off, it indicates that the interrupt request was due to the detection of another condition as defined by the remaining bits of the register. This can occur for the following reasons:

- If an interface disconnect is detected (Byte 0, Bit 1 = 1)
- If a selective reset is detected (Byte 0, Bit 2 = 1)
- If the channel adapter presents a 'Unit Check' status (Byte 0, Bit 3 = 1)
- If the initial status byte is stacked (Byte 0, Bit 5 = 1)
- If the initial status byte is cleared (Byte 0, Bit 6 = 1)
- If a system reset is detected (Byte 0, Bit 7 = 1).

Note: Certain normal initial selection sequences do not cause the channel adapter initial selection level 3 interrupt to be set, and furthermore, do not set byte 0, bit 0. These sequences are as follows:

1. An initial selection sequence in which the channel adapter responds automatically with a 'Control Unit Busy' status indication (X'70' = 'Status Modifier', 'Control Unit End', and 'Busy') due to the channel adapter initial selection level 3 interrupt request having been already previously set.
2. An initial selection sequence in which the channel adapter responds automatically with a 'Busy' status indication (X'10' = 'Busy') due to the channel adapter being busy with another command, or when the other interface of a TPS is switched to long term allegiance.

3. An initial selection sequence for a channel I/O command byte X'03' ('I/O No-Op'). The initial status byte of 'Channel End' and 'Device End' is generated automatically by the channel adapter hardware.
4. A 'Test I/O' command has been sent to the NSC address when it was free of commands.

Byte 0, Bit 1 - Interface Disconnect: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of an interface disconnect sequence (Halt I/O) during initial selection. The addressed subchannel can be determined via an Input X'1' instruction.

Byte 0, Bit 2 - Selective Reset: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of a selective reset sequence during initial selection. The I/O device address can be determined via an Input X'1' instruction.

Note: The selective reset does not cause a reset of the channel adapter. If the NSC address has received the selective reset, the program should execute an Output X'7' instruction with the 'reset system reset/NSC address active' bit (byte 1, bit 3) equal to 1. This resets the channel adapter hardware associated with this address.

Byte 0, Bit 3 - Channel Bus Out Check: This bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the detection of bad (even) parity on the I/O channel interface bus out when the channel I/O command byte was presented during initial selection (except when an NSC status is pending). The channel adapter responds automatically with 'Unit Check' status. The addressed subchannel can be determined via an Input X'1' instruction.

If off, this bit indicates that the channel adapter level 3 interrupt request was not caused by the detection of a channel bus out check (except when an NSC status is pending).

Byte 0, Bit 4 - Must be 0.

Byte 0, Bit 5 - Initial Status Byte Stacked:

Note: In buffer chaining mode, this bit is off, since the BCCA handles a stacked status without raising an initial selection level 3 interrupt.

In non-buffer chaining mode, this bit, when on, indicates that the channel adapter level 3 interrupt request was caused by the completion of an initial selection sequence in which the initial status byte presented to the channel has been stacked. The addressed subchannel and I/O command can be determined via an Input X'1' instruction.

The initial status byte stacked indication can occur in the following situations:

1. An initial selection sequence occurred for a channel I/O command X'03' (No-Op) and the Channel End and Device End initial status generated automatically by the channel adapter was stacked. If this occurs, the control program should stack the Channel End and Device End status for presentation on the addressed subchannel when the suppress status indication has been removed by the channel.
2. An initial selection sequence occurred for a channel I/O command byte in which a channel bus out check is detected and the Unit Check initial status generated automatically by the channel adapter was stacked. If this occurs, the control program should stack the Unit Check status for presentation on the addressed subchannel when the suppress status indication has been removed by the channel.
3. An initial selection sequence occurs for a channel I/O command X'00' (Test I/O) and any pending status was stacked.

Byte 0, Bit 6 - Status Byte Cleared: This bit, when on, indicates that an NSC initial status byte has been transferred to the host during an initial selection sequence. Thus, the NSC status byte has been

cleared, and this has resulted in the setting of the channel adapter initial selection level 3 interrupt request.

If the command during this initial selection sequence was 'Test I/O' (X'00'), the status is presented normally. If, however, the command was not 'Test I/O', the 'Busy' bit is presented in addition to the other status bits.

Byte 0, Bit 7 - System Reset: This bit, when on, indicates that a system reset sequence has occurred on the channel, causing the channel adapter to reset also. This means that if this bit is on, all other bits obtained by the execution of the Input X'0' instruction are automatically 0.

Note: Since a system reset may occur at any time, all indications of previous channel sequences that have not yet been serviced are lost to the control program.

Byte 1, Bit 0 - Interface B: This bit, when on, indicates that the initial selection occurred on interface B. When off, the initial selection occurred on interface A. It allows the control program to determine which interface received the initial selection sequence.

Notes:

1. This bit is used by the control program in the case of a Read Configuration Data command.
2. If the initial selection occurred on interface B, the bit is set even in non-buffer chaining mode.

Output X'0' (Reset Initial Selection)

This instruction resets all the initial selection hardware latches and also the channel adapter level 3 interrupt request resulting from an initial selection sequence. As this instruction performs a function, the bit settings of the register are not used.

This instruction does not reset a 'system reset' condition, nor the resulting channel adapter level 3 interrupt request.

If the host clears the previously-stacked NSC status with a Start I/O or TIO, the 'Initial Status Byte Cleared' latch (Input X'0', Byte 0, Bit 6) is set during the Initial Selection interrupt. If the control program has set up a Status Transfer sequence on the same subchannel to present status after the stacked status interrupt was received, the control program must reset the Initial Selection interrupt with an Output X'2' with Byte 0, Bit 5 = 1, and reset the Status Transfer sequence with Output X'2' Byte 0, Bit 2 = 0. If the control program has set up (using an Output X'2') any operation for a subchannel other than the one related to the Initial Selection interrupt, the control program must reset this interrupt via an Output X'0'.

Input X'1' (Initial Selection Address and Command Register)

The register addressed by this instruction is set by the channel adapter hardware with the address and the command received from the channel. The instruction should normally be issued if a channel adapter initial selection interrupt has been set at level 3, and an Input X'0' has shown that the interrupt is due to an initial selection sequence.

In buffer chaining mode, the command may be executed by the control program when servicing a channel adapter data/status level 3 interrupt. This allows the control program to know the last command received at the end of a data transfer in buffer chaining mode.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0-7	Address byte bits 0-7 (initial selection address)
1	0-7	I/O command byte bits 0-7 (initial selection command)

Output X'1' (NCP Buffer Control)

This instruction allows the program to set register X'1' with the data offset and NCP buffer length.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0-7	Data offset in first inbound NCP buffer
1	0-7	NCP buffer length

Note: The data offset must be less than the NCP buffer length, otherwise the BCCA will raise a level 1 interrupt to the control program.

Input X'2' (Data/Status Control Register)

The register addressed by this instruction is used to identify the event(s) which caused a channel adapter Data/Status level 3 interrupt. The instruction must normally be issued only for servicing a channel adapter level 3 data/status interrupt.

Note: If a system reset sequence occurs before the Input X'2' is executed, the bits which define the cause of the interrupt request, and the interrupt request itself are reset.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Outbound data transfer sequence
	1	Inbound data transfer sequence
	2	Status transfer sequence
	3	Must be 0
	4	Data streaming time-out
	5	Channel stop/interface disconnect
	6	Suppress out monitor interrupt
	7	Program-requested interrupt
1	0	Channel bus out check
	1	Selective reset
	2	Must be 0
	3	Ending status stacked
	4	Must be 0
	5	Residual byte count bit 5
	6	Residual byte count bit 6
	7	Residual byte count bit 7

Byte 0, Bit 0 - Outbound Data Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of an outbound data transfer sequence (controller to host). If this bit is on, byte 0, bit 1 should be off. On a block multiplex channel, byte 0, bit 2 may also be on if the block is the last data block.

In PIO mode, byte 1, bits 5 through 7 indicate the residual byte count.

Byte 0, Bit 1 - Inbound Data Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of an inbound data transfer sequence (host to controller). If this bit is on, byte 0, bits 0 and 2 should both be off.

In PIO mode, byte 1, bits 5 through 7 indicate the residual byte count; the data bytes transferred from the host processor may be obtained by executing the Input X'4' and X'5' instructions.

Byte 0, Bit 2 - Status Transfer Sequence: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was caused by the ending of a status transfer sequence. If this bit is on, byte 0, bit 1 should be off. Byte 0, bit 0 may be on or off.

Byte 0, Bit 3 - Must be 0.

Byte 0, Bit 4 - Data Streaming Time-out: This bit, when on, indicates that the hardware has detected a time-out in the data streaming transfer (at least 8 microseconds has elapsed from an In tag that is awaiting an Out tag response). A level 3 interrupt request is raised. Input X'0F' also indicates 'CA Data/Status L3' request pending for either inbound or outbound data transfer sequence. The control program should then reset the Data Streaming time-out by issuing an Output X'02' with byte 0, bit 6 = 1 (Reset Data Status Interrupt).

Byte 0, Bit 5 - Channel Stop/Interface Disconnect: This bit, when on, indicates that during an inbound or outbound data transfer sequence, a channel stop or interface disconnect (Halt I/O) sequence occurred (the CCU program cannot distinguish between the two). The transfer sequence is ended. The residual byte count may be greater than zero, and indicates the number of bytes that were not transferred (contained in register X'2', byte 1, bits 5 through 7 for PIO operations, and in register X'C', byte 1, bits 0 through 7 for AIO operations).

The bit, when on, may also indicate that an interface disconnect (Halt I/O) occurred during a status transfer sequence.

Byte 0, Bit 6 - Suppress Out Monitor Interrupt: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was set because the 'suppress out' tag line was found to be inactive after the control program had requested the channel adapter to monitor for this condition. If one of the transfer bits (byte 0, bits 0 through 2) is on, this bit should be 0 for correct operation. The program signals to the channel adapter to monitor for the inactive condition of 'suppress out' by executing an Output X'7' instruction with the 'Set Suppress Out Monitor Interrupt' bit (byte 1, bit 0) set to 1.

Byte 0, Bit 7 - Program-Requested Interrupt: This bit, when on, indicates that the channel adapter data/status level 3 interrupt was set because the program requested an interrupt at level 3 by executing an Output X'7' instruction with byte 1, bit 1 = 1. An Output X'2' instruction should be executed to reset this bit and the resulting channel adapter data/status level 3 interrupt request.

Byte 1, Bit 0 - Channel Bus Out Check: This bit, when on, indicates that during an inbound (from host) data transfer sequence, a bad (even) parity condition was detected on bus out during the transfer of a data byte and that the transfer sequence was terminated. The number of bytes transferred prior to the bus out check may be found by examining the residual byte count (the residual byte count is contained in register X'2', byte 1, bits 5 through 7 for PIO operations, and in register X'C', byte 1, bits 0 through 7 for AIO operations).

Byte 1, Bit 1 - Selective Reset: This bit, when on, indicates that a selective reset sequence occurred during the transfer.

Byte 1, Bit 2 - Must be 0

Byte 1, Bit 3 - Ending Status Stacked: This bit, when on, indicates that during a final status transfer sequence, the status byte was not accepted by the channel (stacked).

In buffer chaining mode, the channel adapter handles the stacked status sequence automatically and does not set this bit.

Byte 1, Bit 4 - Must be 0.

Byte 1, Bits 5 through 7 - Residual Byte Count: These bits apply only to PIO operations. They contain the residual byte count (number of bytes that were **not** transferred) for inbound or outbound data transfer sequences.

Note: For AIO operations, the residual byte count is obtained by executing an Input X'C' instruction.

Output X'2' (Data/Status Control Register)

The register addressed by this instruction is used to control the operation of the channel adapter. This instruction also resets the Program Requested Interrupt and Suppress Out Monitor bits. It should be issued only if a level 3 channel adapter initial selection interrupt has been set. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Set/reset outbound data transfer sequence (Note)
	1	Set/reset inbound data transfer sequence (Note)
	2	Set/reset status transfer sequence (Note)
	3	Set buffer chaining mode
	4	Set/reset PIO mode (Note)
	5	Reset initial selection interrupt
	6	Reset data/status interrupt
1	7	I/O error alert
	0	Must be 0
	1	Must be 0
	2	Must be 0
	3	Set suppressible status
	4	Must be 0
	5	Request byte count bit 5
6	Request byte count bit 6	
7	Request byte count bit 7	

Note: Set = 1; reset = 0.

Byte 0, Bit 0 - Set/Reset Outbound Data Transfer Sequence: This bit, when on, sets the Outbound Data Transfer bit and causes the channel adapter to initiate an outbound (controller-to-host) data transfer sequence.

If the bit is off, it causes the Channel Adapter Outbound Data Transfer Sequence bit to be reset to zero (if it is on).

Byte 0, Bit 1 - Set/Reset Inbound Data Transfer Sequence: This bit, when on, sets the Inbound Data Transfer bit and causes the channel adapter to initiate an inbound (host to controller) data transfer sequence.

If the bit is off, it causes the Channel Adapter Inbound Data Transfer Sequence bit to be reset to zero (if it is on).

Byte 0, Bit 2 - Set/Reset Status Transfer Sequence: This bit, when on, sets the Status Transfer bit and causes the channel adapter to initiate a status transfer sequence.

If the bit is off, it causes the Channel Adapter Status Transfer Sequence bit to be reset to zero (if it is on).

Note: (Selector and Block Multiplexer channels only): Byte 0, bits 0 and 2 may be on together; the channel adapter hardware then presents a Channel End status to the host at the end of the data transfer.

Byte 0, Bit 3 - Set Buffer Chaining Mode:

If this bit is zero, the channel acts as a data streaming channel adapter (but without ESC support), except that a Read Configuration Data command is handled as a standard command and that on an Input X'0' command, Byte 1, Bit 0 may be on.

If this bit is 1, all data transfer is done in buffer chaining mode.

Notes:

1. If this bit is set, care must be taken that either Byte 0, Bit 0 (Outbound Data Transfer) or Byte 0, Bit 1 (Inbound Data Transfer) is set to 1, and that Byte 0, Bit 4 (PIO) is set to 0.
2. Buffer chaining is reset automatically when a Level 1 or Level 3 interrupt request is raised.

Byte 0, Bit 4 - Set/Reset PIO Mode:

AIO Mode (Byte 0, Bit 4 Off): The data transfer sequence defined by byte 0, bit 0 or 1, is executed in AIO mode using the cycle steal mechanism. Byte 1, bits 5 through 7 are not used.

If Byte 0, Bit 3 (Buffer Chaining mode) is off, the byte count is taken from register X'C'.

If Byte 0, Bit 3 (Buffer Chaining mode) is on, the byte count is taken from the NCP buffer prefix by the channel adapter.

PIO Mode (Byte 0, Bit 4 On): The data transfer sequence defined by byte 0, bit 0 or 1, is executed in PIO mode with program intervention required every 4 bytes. The request byte count is taken from byte 1, bits 5 through 7, while byte 1, bits 0 and 2 enable certain special control functions. The transfer byte count and special control bits contained in register X'C' are not used for PIO operations.

Byte 0, Bit 5 - Reset Initial Selection Interrupt: This bit, when on, causes the channel adapter to reset all the initial selection hardware latches and also the channel adapter level 3 interrupt request resulting from an initial selection sequence. This bit does not reset a 'system reset' condition, nor the resulting channel adapter level 3 interrupt request.

Byte 0, Bit 6 - Reset Data/Status Interrupt: This bit, when on, causes the channel adapter to reset the following bits in the Data/Status Control register (Input X'2'):

- Data streaming time-out (byte 0, bit 4)
- Channel stop/interface disconnect (byte 0, bit 5)
- Channel bus out check (byte 1, bit 0)
- Selective reset (byte 1, bit 1)
- Stacked ending status (byte 1, bit 3).

The channel adapter data/status level 3 interrupt is also reset. In addition, if one of the transfer bits (byte 0, bits 0 through 2) is on, the channel adapter hardware also raises the 'Request In' channel interface tag line in order to initiate the transfer sequence.

Byte 0, Bit 7 - I/O Error Alert: If this bit is on, the channel adapter initiates an I/O error alert sequence.

Byte 1, Bits 0 through 2 - Must be 0.

Byte 1, Bit 3 - Set Suppressible Status: This bit is set by the control program after a status has been stacked on the channel to inhibit a status transfer to the host as long as 'Suppress Out' is active.

Notes:

1. If byte 0, bit 6 is on, this bit is reset.
2. This function is not supported in TPS mode.

Byte 1, Bit 4 - Must be 0.

Byte 1, Bits 5 through 7 - Request Byte Count: These bits apply to PIO operations only; for AIO operations, they are ignored. They are also ignored for a Status Transfer sequence. They are used to indicate the number of bytes to be transferred to or from the host. A maximum of 4 bytes can be transferred at one time.

Input/Output X'3' (VTAM Buffer Length - UNITSZ)

These instructions are used to read and write the VTAM* buffer length register. It allows the channel adapter to handle buffer chaining.

Note: If an Output X'7' instruction with byte 1, bit 7 set (Set ESC Address Active) has been issued and an Output X'3' follows, a level 1 interrupt is raised; this allows the detection of attempts by an emulation program to access the BCCA.

Input/Output X'4' and X'5' (Data Buffer Registers)

The registers addressed by these instructions are used to hold data during data transfers in either direction between the channel adapter and the host channel. The bits of the registers have the following meanings:

Register X'4' (Data Buffer Bytes 1 and 2)

Byte	Bit	Meaning
0	0-7	Data buffer byte 1
1	0-7	Data buffer byte 2

Register X'5' (Data Buffer Bytes 3 and 4)

Byte	Bit	Meaning
0	0-7	Data buffer byte 3
1	0-7	Data buffer byte 4

Program-Initiated Operation (PIO): To transfer data in PIO mode, byte 0, bit 4 must be set to 1. Four 1-byte buffers are used for data transfer, 2 bytes (1 and 2) being contained in register X'4', and 2 bytes (3 and 4) in register X'5'.

During an inbound operation (from the host), byte 0, bit 1 of register X'2' is on. The four 1-byte buffers are loaded by the channel adapter hardware. When the 4 bytes have been loaded, a data/status level 3 interrupt occurs. The level 3 control program must then empty the buffers by software using the Input X'4' and X'5' instructions. Program intervention is thus required, in general, for every 4 bytes.

Note: Before executing the Input X'4' and X'5' instructions, the program should first examine the residual byte count in register X'2':

- Buffer byte 1 contains valid data if the residual count is less than the requested transfer count (issue Input X'4' instruction).
- Buffer byte 2 contains valid data if the residual count is at least 2 less than the requested transfer count (issue Input X'4' instruction).
- Buffer byte 3 contains valid data if the residual count is at least 3 less than the requested transfer count (issue Input X'4' and X'5' instructions).
- Buffer byte 4 contains valid data only if the residual count is 0 and a 4-byte transfer was requested (issue Input X'4' and X'5' instructions).

During an outbound (to the host) operation, the four 1-byte buffers are loaded by the program using the Output X'4' and X'5' instructions. The program must then start the hardware data transfer by setting byte 0, bit 0 in the Data/Status Control Register (X'2'). When the 4 data bytes have been transferred across the channel, the hardware causes a data/status level 3 interrupt to ask for 4 more bytes to be loaded into the buffers.

Note: To ensure data integrity, the request byte count contained in byte 1, bits 5 through 7 of register X'2' must be consistent with the number of data bytes loaded into the data buffers.

Adapter-Initiated Operation (AIO): In AIO mode, a 255-byte buffer is used, or two 255-byte buffers if buffer chaining mode has been set.

- During a host write operation, the buffer is loaded by the channel adapter hardware, and is emptied by the CCU cycle steal as soon as the number of loaded data is equal to or greater than the CCU cycle steal burst count.
- During a host read, the buffer is loaded by the cycle steal mechanism, and is emptied by the channel adapter hardware as soon as the number of data bytes loaded is equal to or greater than the channel burst length.

Input X'6' (NSC Status/Control Register)

The register addressed by this instruction contains the current NSC status byte. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	NSC status byte bit 0 (attention)
	1	NSC status byte bit 1 (status modifier)
	2	NSC status byte bit 2 (control unit end)
	3	NSC status byte bit 3 (busy)
	4	NSC status byte bit 4 (channel end)
	5	NSC status byte bit 5 (device end)
	6	NSC status byte bit 6 (unit check)
	7	NSC status byte bit 7 (unit exception)

Byte 0, Bits 0 through 7: Not used.

Byte 1, Bits 0 through 7 - NSC Status Byte: These are the bits that were set into the NSC status register when an Output X'6' instruction was executed. The bits have the usual meanings of the device status byte.

Output X'6' (NSC Status/Control Register)

The register addressed by this instruction is used to set the current status of the NSC. This status is sent to the channel interface during NSC status transfer sequences. It is also used to set certain conditions in the adapter.

The instruction should be executed before signaling to the channel adapter that an NSC final status transfer sequence is required, if the status byte has not been previously given to the channel adapter. If the status byte has been given previously to the channel adapter, but has been stacked by the channel, it need not be given again.

The instruction should be executed only when an initial selection, data/status, or program controlled interrupt is set. When the NSC final status transfer sequence occurs, the status byte provided by this output is presented to the channel.

This instruction should also be used when presenting an asynchronous status, when presenting the final status byte ending a channel I/O command on the NSC, or if an early channel end is stacked.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Set NSC status byte bit 0 (attention)
	1	Set NSC status byte bit 1 (status modifier)
	2	Set NSC status byte bit 2 (control unit end)
	3	Set NSC status byte bit 3 (busy)
	4	Set NSC status byte bit 4 (channel end)
	5	Set NSC status byte bit 5 (device end)
	6	Set NSC status byte bit 6 (unit check)
	7	Set NSC status byte bit 7 (unit exception)

Byte 0, Bits 0 through 7 - Not used.

Byte 1, Bits 0 through 7 - NSC Status Byte: When the Output X'6' instruction is executed, these bits are transferred to the NSC status byte. They have the usual meanings of the device status byte.

Input X'7' (Channel Adapter Condition Register)

The register addressed by this instruction contains information mainly concerning the enabled/disabled status of the channel adapter interfaces.

Note: The channel adapter condition register contains information concerning **all** the channel adapters.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter 9/13 interface A enabled
	1	Channel adapter 11/15 interface A enabled
	2	Channel adapter 10/14 interface enabled
	3	Channel adapter 9/13 interface B enabled
	4	Channel adapter 11/15 interface B enabled
	5	NSC address active
	6	PIO mode/AIO mode
7	Channel adapter 12/16 interface enabled	
1	0	Channel adapter 1/5 interface A enabled
	1	Channel adapter 1/5 interface B enabled
	2	Channel adapter 2/6 interface A enabled
	3	Channel adapter 2/6 interface B enabled
	4	Channel adapter 3/7 interface A enabled
	5	Channel adapter 3/7 interface B enabled
	6	Channel adapter 4/8 interface A enabled
7	Channel adapter 4/8 interface B enabled	

Byte 0, Bit 0 - Channel Adapter 9/13 Interface A Enabled: When this bit is on, the I/O interface of CA-9/13 is enabled, and trapping the 'select out' tag line is allowed. It is reset when channel adapter 9/13 is disabled.

Byte 0, Bit 1 - 4 and 7, and Byte 1, Bits 0 - 7: These bits have a similar meaning to Byte 0, Bit 0.

Byte 0, Bit 5 - NSC Address Active: This bit is set by hardware when the NSC is initially selected by accepting a command, or when the control program executes an output X'02' instruction, byte 0, bit 2 = 1 and byte 0, bit 3 = 0, (Set NSC Final Status Transfer Sequence). This bit is active until ending status is accepted to this command. This bit is reset when an NSC Final Status Transfer Sequence is accepted by the CPU channel on an NSC Final Status Transfer. It is also reset by POR, System Reset, and output X'07' bit 1.3 = 1. It is not reset by a selective reset, and it is the responsibility of the control program to reset it.

Byte 0, Bit 6 - PIO Mode/AIO Mode: This bit, when on, indicates that the last Output X'2' instruction set the PIO data transfer mode. Subsequent data transfer sequences use PIO sequences. If this bit is 0, the last Output X'2' instruction set AIO data transfer mode. Subsequent data transfer operations use AIO mode.

Output X'7' (Channel Adapter Control Register)

This instruction is recognized by all channel adapters. The main purpose of this register is to select one of the six channel adapters:

- For the duration of the instruction (temporary selection).
- Until the channel adapter selection is changed, either by the auto-selection mechanism, or by another Output X'7' instruction.

This instruction is also used to control channel adapter operations by setting and resetting control latches. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Enable auto-selection
	1	Disable auto-selection
	2	Select channel adapter addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel adapter selection bit 0)
	5	Channel adapter selection bit 1) CA address 1-16
	6	Channel adapter selection bit 2)
1	7	Channel adapter reset
	0	Set suppress out monitor
	1	Set program-requested interrupt
	2	Reset channel adapter interrupt level 1 checks
	3	Reset system reset/NSC address active
	4	Set allow channel interface enable (A and B)
	5	Set ESC address active
6	(Not used)	
7	Set allow channel interface disable (A and B)	

Byte 0, Bit 0 - Enable Auto-Selection: This bit, when on, enables the auto-selection mechanism for all channel adapters.

Byte 0, Bit 1 - Disable Auto-Selection: This bit, when on, disables the auto-selection mechanism for all channel adapters.

Note: Byte 0, bits 0 and 1 must not both be on together.

Byte 0, Bit 2 - Select Channel Adapter Addressed by Bits 4 through 6: This bit, when on, causes the channel adapter whose address is contained in byte 0, bits 4 through 6 to be selected for all subsequent channel operations.

Byte 0, Bit 3 - Execute Output on CA Addressed by Bits 4 through 6: This bit, when on, allows a **particular** channel adapter to be **temporarily** selected in order to set or reset one or more of the conditions specified by byte 0, bit 7, and byte 1, bits 0 through 7. Byte 0, bits 4 through 6 indicate in which channel adapter the condition is to be set or reset.

Note: The channel adapter which was selected by the auto-selection mechanism, or by the execution of this instruction with byte 0, bit 2 on, is not changed.

Notes:

1. If one of the installed channel adapters has already been selected, either by the auto-selection mechanism or by a previous Output X'7' instruction, bits 2 and 3 may both be off.
2. If none of the installed channel adapters has been previously selected, either bit 2 or bit 3 must be on, and a valid channel adapter address must be contained in bits 4 through 6.

Byte 0, Bits 4 through 6 - Channel Adapter Selection Bits: These bits form the address of the channel adapter selected by byte 0, bits 2 or 3, either temporarily, or for subsequent instructions. The three bits are decoded as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Notes:

1. * Only channel adapters 5 through 8 are available on Models 130 and 170.
2. If the Output X'7' instruction addresses a channel adapter that is not installed, the CCU hardware times out and sets the 'PIO Halt Remember' bit in register X'D'. The lagging address register (LAR) points to the failing instruction. All channel adapters raise a level 1 interrupt.

Byte 0, Bit 7 - Channel Adapter Reset: This bit simulates a 'power-on reset' in the channel adapters. It should be executed only when the channel interface is not enabled, or as a last resort when the channel adapter is hung up on the interface.

Note: The program should first execute an Output X'7' instruction with byte 1, bit 7 'Set Allow Interface Disable' = 1 in an attempt to disable both interfaces A and B (if installed) before executing this instruction.

Byte 1, Bit 0 - Set Suppress Out Monitor: This bit, when on, causes the channel adapter to monitor for the inactive state of the 'Suppress Out' tag line. If this inactive state is detected, the channel adapter sets a data/status level 3 interrupt request, and also byte 0, bit 6 of register X'2' ('Suppress Out Monitor Interrupt').

Note: This bit may be used by the program after a stacked status condition to cause the channel adapter to signal when the suppress status indication has been removed.

Byte 1, Bit 1 - Set Program-Requested Interrupt: This bit, when on, causes a channel adapter data/status interrupt request and byte 0, bit 7 of register X'2' ('Program-Requested Interrupt') to be set immediately, unless one of the following conditions occurs:

1. A data/status transfer sequence has been initiated.
2. The host is initiating an initial selection sequence on the channel.
3. Command chaining is indicated.
4. In two-processor switch operation, if a tagged 'Device End' status is being presented to a previous 'Busy' status.

In one of these cases, the level 3 data/status interrupt is not set until the sequences is complete.

Note: This bit can be used to cause the channel adapter to signal when the control program can initiate a Data/Status transfer sequence by executing an Output X'2'.

Byte 1, Bit 2 - Reset Channel Adapter Interrupt Level 1 Checks: This bit, when on, causes the channel adapter to reset the channel adapter level 1 check latches, which in turn resets the channel adapter level 1 interrupt request.

Byte 1, Bit 3 - Reset System Reset/NSC Address Active: This bit, when on, causes the channel adapter to reset 'System Reset' (Input X'0', byte 0, bit 7) and 'NSC Address Active' (Input X'7', byte 0, bit 5). If the channel adapter initial level 3 interrupt request is found to be due to the detection of a system reset sequence, this bit must be used to reset 'system reset' and the associated level 3 interrupt.

Byte 1, Bit 4 - Set Allow Channel Interface Enable (A and B): This bit, when on, causes the channel adapter to set the 'Allow Channel Interface Enable' latch for both interfaces A and B. When the 'Enable Interface A' and/or 'Enable Interface B' signal(s) is sent to the channel adapter from the MOSS, the appropriate interfaces are enabled if 'Select Out' from the channel is not active. This bit must not be on simultaneously with byte 1, bit 7.

Note: After a power on reset, the channel interface cannot be enabled until the Output X'7' instruction is executed with this bit on.

Byte 1, Bit 5 - Set ESC Address Active: If this bit is 0, no action is taken. If it is 1, at the next Output X'3' instruction, the BCCA will raise a level 1 interrupt with Input X'D' byte 0, bit 5 on (EP Access).

Byte 1, Bit 6 - Not used.

Byte 1, Bit 7 - Set Allow Channel Interface Disable (A and B): This bit, when on, causes the channel adapter to set the 'Allow Channel Interface Disable' latch for both interfaces A and B. This latch overrides channel adapter enable/disable when the interfaces are free of commands, no chaining is specified, and not in an initial selection sequence.

Input X'8' (Channel Adapter Auto-Select Chain Check Register)

The register addressed by this instruction contains the following information: byte 0 identifies which channel adapters are in the auto-select chain, and byte 1 shows the channel adapters that detected an error in the previous input '0F'.

All channel adapters respond to the Input X'08' instruction.

Byte	Bit	Meaning
0	0	Channel adapter 1/5 in auto-select chain
	1	Channel adapter 2/6 in auto-select chain
	2	Channel adapter 3/7 in auto-select chain
	3	Channel adapter 4/8 in auto-select chain
	4	Channel adapter 9/13 in auto-select chain
	5	Channel adapter 10/14 in auto-select chain
	6	Channel adapter 11/15 in auto-select chain
	7	Channel adapter 12/16 in auto-select chain
1	0	Auto-select error detected by CA1/5
	1	Auto-select error detected by CA2/6
	2	Auto-select error detected by CA3/7
	3	Auto-select error detected by CA4/8
	4	Auto-select error detected by CA9/13
	5	Auto-select error detected by CA10/14
	6	Auto-select error detected by CA11/15
	7	Auto-select error detected by CA12/16

Byte 0, Bits 0 through 7 - Channel Adapter 'n' in Auto-Select Chain: These bits are set to one by MOSS at IPL time. Each bit can be reset by the control program with an output X'09' byte 1, bit 0 (or set by the control program with an output X'09' byte 0, bit 0).

The bit corresponding to each channel adapter is as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Byte 1, Bits 0 through 7 - Auto-Select Error Detected by Channel Adapter 'n': These bits are set on during the Input 'F' if the 'Halt' signal is active and the 'Sample In' signal is inactive. Each bit is meaningless when the corresponding channel adapter is not in the auto-select chain. Each bit is reset by Output X'07' byte 1, bit 2 (Reset CA Level 1 Check).

The bit corresponding to each channel adapter is as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Input X'9' (Channel Adapter Auto-Select Chain Status Register)

Byte 0 of the register addressed by this instruction contains information about the state of a channel adapter in the cycle steal chain.

Byte	Bit	Meaning
0	0	Channel adapter in auto-select chain
	1	Previous channel adapter in auto-select chain
	2	Next channel adapter in auto-select chain
	3	Last channel adapter in auto-select chain
	4	Control program interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Byte 0, Bit 0 - Channel Adapter in Auto-Select Chain: This bit, when on, means that the channel adapter is installed in the auto-select chain.

This bit can be reset by the control program with an Output X'09' byte 1, bit 0.

This bit can be set by the control program with an Output X'09' byte 0, bit 0.

Byte 0, Bit 1 - Previous Channel Adapter in Auto-Select Chain: This bit, when on, means that the previous channel adapter is installed in the auto-select chain, and the channel adapter must monitor the 'Sample In' line. Otherwise it must monitor the 'Sample In Bypass' line.

This bit can be reset by the control program using Output X'09' with byte 1, bit 1 set to one.

This bit can be set with Output X'09' with byte 0, bit 1 set to one.

Byte 0, Bit 2 - Next Channel Adapter in Auto-Select Chain: This bit, when on, means that the next channel adapter is installed in the Auto-select chain. In this case, the channel adapter must propagate the 'Sample In' signal, either over the 'Sample Out' line if the channel adapter is not the last installed, or over the 'Sample Out Wrap Dot' line if the channel adapter is the last installed. Otherwise the 'Sample In' signal is propagated over the 'Sample Out Bypass' line.

This bit can be set by the control program using Output X'09' byte 0, bit 2.

This bit can be reset by the control program using Output X'09' with byte 1, bit 2.

Byte 0, Bit 3 - Last Channel Adapter in Auto-Select Chain: This bit, when on, means that the channel adapter is the last one installed in the Auto-select chain. In this case, the channel adapter propagates the 'Sample In' signal on the 'Sample Out Wrap Dot' line if the next channel adapter is installed in the chain. Otherwise the signal is propagated over the 'Sample Out Bypass' line.

This bit can be reset by the control program using Output X'09' with byte 1, bit 3 set to one.

It can be set by the control program using Output X'09' with byte 0, bit 3 set to one.

Byte 0, Bit 1 - CP Interrupt L1/L3 Disabled: This bit, when on, means that no interrupt request can be presented to the control program.

This bit can be set by the control program using Output X'09' byte 0, bit 4.

It can be reset by the control program using Output X'09' byte 1, bit 4.

Output X'9' (Bypass CA from Auto-Select Logic Register)

This register contains information about the state of a channel adapter in the auto-select chain, and indicates the state of the CP interrupt for levels 1 through 3.

Byte	Bit	Meaning
0	0	Set channel adapter in auto-select chain
	1	Set previous channel adapter in auto-select chain
	2	Set next channel adapter in auto-select chain
	3	Set last channel adapter in auto-select chain
	4	Set interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in auto-select chain
	1	Reset previous channel adapter in auto-select chain
	2	Reset next channel adapter in auto-select chain
	3	Reset last channel adapter in auto-select chain
	4	Reset CP interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Byte 0, Bit 0 - Set Channel Adapter in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is inserted in the auto-select chain, and may be selected by the CCU through an Input 'F'.

Byte 0, Bit 1 - Set Previous CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the previous channel adapter is in the auto-select chain, and that the channel adapter must monitor the 'Sample In' line.

Byte 0, Bit 2 - Set Next CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the next channel adapter is in the auto-select chain, and that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out' line.

Byte 0, Bit 3 - Set Last CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is the last one in the auto-select chain, and that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out Wrap Dot' line.

Byte 0, Bit 4 - Set Interrupt L1/L3 Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is not allowed to present level 1 or level 3 interrupts to the control program.

Byte 1, Bit 0 - Reset Channel Adapter in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is no longer inserted in the auto-select chain.

Byte 1, Bit 1 - Reset Previous CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the previous channel adapter is no longer in the auto-select chain, and the channel adapter must monitor the 'Sample In Bypass' signal.

Byte 1, Bit 2 - Reset Next CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over the 'Sample Out Bypass' line.

Byte 1, Bit 3 - Reset Last CA in Auto-Select Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Sample In' or 'Sample In Bypass' signal over either the 'Sample Out' or 'Sample Out Bypass' line, according to whether the next channel adapter is installed in the chain.

Byte 1, Bit 4 - Reset CP Interrupt L1/L3 Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is allowed to present level 1 or level 3 interrupts to the control program.

Input X'A' (Cycle Steal Chain Status Register)

Byte 0 of this register contains information about the state of a channel adapter in the cycle steal chain, and indicates the state of the cycle steal request.

Byte	Bit	Meaning
0	0	Channel adapter in CS chain
	1	Previous channel adapter in CS chain
	2	Next channel adapter in CS chain
	3	First channel adapter in CS chain
	4	Cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Byte 0, Bit 0 - Channel Adapter in Cycle Steal Chain: This bit, when on, means that the channel adapter is installed in the cycle steal chain, and the channel adapter may therefore perform cycle steal operations.

This bit can be set by the control program with Output X'0A' byte 0, bit 0.

It can be reset by the control program with Output X'0A' byte 1, bit 0.

Byte 0, Bit 1 - Previous CA in Cycle Steal Chain: This bit, when on, means that the previous channel adapter is installed in the cycle steal chain, and that the channel adapter must monitor the 'Cycle Steal Through In' line. Otherwise it must monitor the 'Cycle Steal Through Bypass' line.

This bit can be set by the control program with Output X'0A' byte 0, bit 1.

It can be reset by the control program with Output X'0A' byte 1, bit 1.

Byte 0, Bit 2 - Next CA in Cycle Steal Chain: This bit, when on, means that the next channel adapter is either installed, or that it is the last channel adapter installed in the cycle steal chain, and the channel adapter must propagate 'Cycle Steal Grant In' on the 'Cycle Steal Grant Through Out' line. Otherwise the propagation is done over the 'Cycle Steal Through Bypass Out' line.

This bit can be set by the control program with Output X'0A' byte 0, bit 2.

It can be reset by the control program with Output X'0A' byte 1, bit 2.

Byte 0, Bit 3 - First CA in Cycle Steal Chain: This bit, when on, means that the channel adapter is the first in the cycle steal chain, and it must monitor the 'Cycle Steal Grant Low' signal.

This bit can be set by the control program with Output X'0A' byte 0, bit 3.

It can be reset by the control program with Output X'0A' byte 1, bit 3.

Byte 0, Bit 4 - Cycle Steal Request Disabled: This bit, when on, means that the channel adapter is no longer allowed to make a cycle steal request.

This bit can be set by the control program with Output X'0A' byte 0, bit 4.

It can be reset by the control program with Output X'0A' byte 1, bit 4.

Output X'A' (Bypass CA from Cycle Steal Chain Register)

This register contains information about the state of a channel adapter in the cycle steal chain, and indicates the state of the cycle steal request.

Byte	Bit	Meaning
0	0	Set channel adapter in CS chain
	1	Set previous channel adapter in CS chain
	2	Set next channel adapter in CS chain
	3	Set first channel adapter in CS chain
	4	Set cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in CS chain
	1	Reset previous channel adapter in CS chain
	2	Reset next channel adapter in CS chain
	3	Reset first channel adapter in CS chain
	4	Reset cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Byte 0, Bit 0 - Set Channel Adapter in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is inserted in the cycle steal chain, and may perform AIO operations.

Byte 0, Bit 1 - Set Previous CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Through In' line.

Byte 0, Bit 2 - Set Next CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Cycle Steal Through In' or 'Cycle Steal Grant Low' signal over the 'Cycle Steal Through Out' line.

Note: This bit must be set either when the next channel adapter is installed or for the last channel adapter in the cycle steal chain.

Byte 0, Bit 3 - Set First CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Grant Low' signal.

This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is not allowed to activate the 'Cycle Steal Request Low' line.

Byte 1, Bit 0 - Reset Channel Adapter in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is no longer inserted in the cycle steal chain.

Byte 1, Bit 1 - Reset Previous CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must monitor the 'Cycle Steal Grant Through In' signal.

Byte 1, Bit 2 - Reset Next CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter must propagate the 'Cycle Steal Grant Through In' signal over the 'Cycle Steal Grant Through Bypass Out' line.

Byte 1, Bit 3 - Reset First CA in Cycle Steal Chain: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter does not monitor the 'Cycle Steal Grant Low' signal.

Byte 1, Bit 4 - Reset Cycle Steal Request Disabled: This bit, when off, means that no action is taken. This bit, when on, means that the channel adapter is allowed to activate the 'Cycle Steal Request Low' line.

Input/Output X'B'

An Input X'B' instruction is ignored; an Output X'B' instruction is invalid.

Input X'C' (Cycle Steal Mode Control Register)

The register addressed by this instructions is used in AIO mode. It contains a residual byte count in byte 1. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Residual byte count bits 0-7

Byte 0, Bits 0 through 7 - Must be 0.

Byte 1, Bits 0 through 7 - Residual Byte Count:

In non-buffer chaining mode, this byte contains the residual byte count for the transfer sequence that has just ended. On outbound (to host) operations, the residual count indicates the number of bytes that were **not** transferred to the host. On inbound (from host) operations, the residual count indicates the **difference** between the number of bytes requested, and the number of bytes actually transferred from the host.

For an inbound operation in buffer chaining mode, this byte contains the number of bytes in the last NCP buffer that were not transferred across the channel interface to the host.

Output X'C' (Cycle Steal Mode Control Register)

The register addressed by this instructions is used in AIO mode; it contains a byte count in byte 1. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Request byte count bits 0-7

Byte 0, Bits 0 through 7 - Must be 0.

Byte 1, Bits 0 through 7 - Request Byte Count:

In non-buffer chaining mode, this byte contains the count of the number of bytes that are to be transferred to or from the host.

Note: The total number of bytes transferred by the channel adapter is never greater than the initial value loaded by the Output X'C' instruction.

The contents of the cycle steal address pointer register are unpredictable at the end of any data transfer, and should not be used to determine the exact number of bytes that were transferred. The exact number of bytes transferred may be determined using an Input X'C' instruction. The cycle steal pointer must always be set using an Output X'30' through X'37' (IOC Bus 1) or X'60' through X'67' (IOC Bus 2) instruction before starting an AIO transfer using an Output X'2' instruction.

In buffer chaining mode, this instruction is not used.

Input X'D' (Channel Adapter Level 1 Interrupt Check Register)

The register addressed by this instruction is set by hardware with the various checks that can cause a level 1 interrupt. Other bits do not themselves cause a level 1 interrupt, but may help to localize the cause of the interrupt. The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	EP access
	6	Operation in progress
1	7	(Not used)
	0	Output exception check
	1	PIO halt remember
	2	Cycle steal halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
6	(Not used)	
7	(Not used)	

Byte 0, Bit 0 - IOC Bus Parity Error: This bit, when on, indicates that a bad parity has been detected on the IOC bus between the IOC bus and the channel adapter on data transferred outbound from the CCU. The channel adapter will not respond to the IOC interface (VH is not raised in response to TA or TD tags). This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Byte 0, Bit 1 - Microcode Detected Error: This bit, when on, indicates that the channel adapter microcode has detected an unusual error condition. This bit causes a level 1 interrupt request.

Byte 0, Bit 2 - Channel Adapter Logic Check: This bit, when on, indicates that a hardware failure has been detected on the channel adapter card. The bit can be set by the following types of checker:

- Decoder Checker
- Counter Checker
- Bus Parity Checker
- Tag Sequence Checker
- Clock Checker
- Invalid Command.

This bit causes a level 1 interrupt request.

Byte 0, Bit 5 - EP Access: This bit is set on when the Control Program has sent an IOH X'03', after having performed an Output X'7' with byte 1, bit 5 set to 1 (Set ESC Address Active). This bit causes a level 1 interrupt request.

Byte 0, Bit 6 - Operation In Progress: This bit is set on at the start of data/status transfer, or by an I/O Error Alert initiated by the control program. It indicates that the channel adapter is starting a control unit initiated sequence by raising 'Request In' to the host, or that the channel adapter is actually transferring data or a status to the host. This bit is reset when the Data/Status level 3 is presented to

the CCU, when an interrupt request level 1 is reset by the control program, or when the channel adapter raises a level 1.

Note: Byte 0, bit 6 itself does not indicate that an error has occurred, nor does it correspond to a particular error condition. This bit does not cause a level 1 interrupt request.

Byte 1, Bit 0 - Output Exception Check: This bit, when set on, indicates that the channel adapter hardware has detected an invalid Output instruction. Output instructions (with the exception of Output X'7', Output X'9', and Output X'A') are not allowed while an Input X'D' Operation is in Progress (byte 0, bit 6 = 1) is active and there is no I/S interrupt. Output X'B' is allowed only in response to an initial selection interrupt. This bit does not cause a level 1 interrupt request.

Byte 1, Bit 1 - PIO Halt Remember: This bit, when on, indicates that the CCU has detected an error during an input/output operation, and has activated the 'Halt' signal. This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Byte 1, Bit 2 - Cycle Steal Halt Remember: This bit, when on, indicates that the CCU has detected an error during cycle stealing, and has activated the 'Halt' signal. This bit does not cause a level 1 interrupt request.

The channel adapter hardware reports the error, and the control program takes appropriate action, thus avoiding double reporting of errors.

Byte 1, Bit 3 - Bus In Check Interface A: This bit, when on, indicates that a hardware failure has occurred on the channel adapter internal bus path during a data or address transfer to the host. This condition was detected on interface A. This bit causes a level 1 interrupt request.

Byte 1, Bit 5 - Bus In Check Interface B: This bit, when on, indicates that a hardware failure has occurred on the channel adapter internal bus path during a data or address transfer to the host. This condition was detected on interface B. This bit causes a level 1 interrupt request.

Input X'E' (Channel Adapter Level 1 Interrupt Requests)

The register addressed by this instruction indicates which channel adapter(s) has a level 1 interrupt pending. It may be read via the Input X'E' instruction when servicing a level 1 interrupt.

Note: The channel adapter level 1 interrupt requests register contains information concerning **all** the channel adapters.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter 9/13 level 1 interrupt request
	1	Channel adapter 11/15 level 1 interrupt request
	2	Channel adapter 10/14 level 1 interrupt request
	3	Channel adapter (any) level 1 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
1	7	Channel adapter 12/16 level 1 interrupt request
	0	Channel adapter 1/5 level 1 interrupt request
	1	(Not used)
	2	Channel adapter 2/6 level 1 interrupt request
	3	(Not used)
	4	Channel adapter 3/7 level 1 interrupt request
	5	(Not used)
6	Channel adapter 4/8 level 1 interrupt request	
7	(Not used)	

Byte 0, Bit 0 - Channel Adapter 9/13 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 9/13 has a level 1 interrupt request.

Byte 0, Bit 1 - Channel Adapter 11/15 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 11/15 has a level 1 interrupt request.

Byte 0, Bit 2 - Channel Adapter 10/14 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 10/14 has a level 1 interrupt request.

Byte 0, Bit 3 - Channel Adapter (Any) Level 1 Interrupt Request: This bit, when on, indicates that one or more of the channel adapters has a level 1 interrupt request.

Byte 0, Bits 4 through 6 - Channel Adapter Address: These bits identify the currently selected channel adapter, as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Note: * Only channel adapters 5 through 8 are available on Models 130 and 170.

Byte 0, Bit 7 - Channel Adapter 12/16 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 12/16 has a level 1 interrupt request.

Byte 1, Bit 0 - Channel Adapter 1/5 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 1/5 has a level 1 interrupt request.

Byte 1, Bit 2 - Channel Adapter 2/6 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 2/6 has a level 1 interrupt request.

Byte 1, Bit 4 - Channel Adapter 3/7 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 3/7 has a level 1 interrupt request.

Byte 1, Bit 6 - Channel Adapter 4/8 Level 1 Interrupt Request: This bit, when on, indicates that channel adapter 4/8 has a level 1 interrupt request.

Input X'F' (Channel Adapter Level 3 Interrupt Requests)

The register addressed by this instruction indicates which channel adapter is currently selected, and the status of its level 3 interrupts. It may be read via the instruction when servicing a level 3 interrupt.

If the 'Auto-Selection Complete' latch is not set, execution of this instruction initiates the auto-selection mechanism (the 'Auto-Selection Complete' latch is set when the interrupt request information is presented in response to the Input X'F' instruction). The latch is reset by any one of the following conditions:

- An Output X'00' instruction
- An Output X'02' instruction with byte 0, bit 5 or 6 set to 1
- An Output X'02' instruction if either a Program Request Interrupt or a Suppress Out Monitor Interrupt is active
- An output X'07' instruction with byte 1, bit 3 set to 1

Input X'0F' is a broadcast command.

For a full description of the auto-selection mechanism, refer to the section 'Channel Adapter Selection by the Auto-Selection Mechanism' at the beginning of this part.

The bits of the register have the following meanings:

Byte	Bit	Meaning
0	0	Channel adapter type ID is 6 or 7
	1	Two-processor switch installed
	2	Selected CA initial selection L3 interrupt request
	3	Selected CA data/status L3 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	Buffer chaining mode
1	0	Channel adapter 1/5 level 3 pending
	1	Channel adapter 2/6 level 3 pending
	2	Channel adapter 3/7 level 3 pending
	3	Channel adapter 4/8 level 3 pending
	4	Channel adapter 9/13 level 3 pending
	5	Channel adapter 10/14 level 3 pending
	6	Channel adapter 11/15 level 3 pending
	7	Channel adapter 12/16 level 3 pending

Byte 0, Bit 0 - Channel Adapter Type ID: This bit set to 1 indicates channel adapter type 6 or 7. This bit set to 0 indicates channel adapter type 5.

Byte 0, Bit 1 - Two-Processor Switch Installed: This bit, when on, indicates that the currently selected channel adapter is equipped for two-processor switch operation.

Byte 0, Bit 2 - Selected CA Initial Selection L3 Interrupt Request: This bit, when on, indicates that the currently selected channel adapter has an initial selection level 3 interrupt request pending.

Byte 0, Bit 3 - Selected CA Data/Status L3 Interrupt Request: This bit, when on, indicates that the currently selected channel adapter has a data/status level 3 interrupt request pending.

Byte 0, Bits 4 through 6 - Channel Adapter Address: These bits identify the currently selected channel adapter, as follows:

Bit 4 5 6	Channel IOC-2	Adapter IOC-1
0 0 0	1	5*
0 0 1	2	6*
0 1 0	3	7*
0 1 1	4	8*
1 0 0	9	13
1 0 1	10	14
1 1 0	11	15
1 1 1	12	16

Note: * Only channel adapters 5 through 8 are available on Models 130 and 170.

Byte 0, Bit 7 - Buffer Chaining Mode: This bit, when on, indicates that data transfer has been requested by an Output X'2' instruction with byte 0, bit 3 (Set Buffer Chaining Mode) set to 1, and with either byte 0, bit 0 (Outbound) or byte 0, bit 1 (Inbound) set to 1.

Byte 1, Bits 0 through 7 - Channel Adapter Level 3 Pending: These bits are set to 1 if the corresponding channel adapter has a level 3 pending, and if this channel adapter is no longer in the AS chain, as follows:

Byte 0 Bit	Channel Adapter
0	1/5
1	2/6
2	3/7
3	4/8
4	9/13
5	10/14
6	11/15
7	12/16

Section 4. Channel Adapter Type 7 Programming Considerations

Channel Adapter Interrupt Request Handling

Level 1 Interrupt Requests

When an error condition is detected in the channel adapter, a level 1 interrupt occurs, and a bit is set in the Channel Adapter Level 1 Interrupt Check Bit register (X'D') to indicate the type of error, as follows:

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	EP access
	6	Operation in progress
	7	(Not used)
1	0	Output exception check
	1	PIO halt remember
	2	CS halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
	6	(Not used)
	7	(Not used)

These bits are available to the program via the Input X'D' instruction.

Level 3 Interrupt Requests

There are two types of interrupt request at level 3:

- Channel Adapter Initial Selection Level 3 interrupt request
- Data/Status Transfer Level 3 interrupt request.

The type of interrupt request, and the channel number, may be identified by issuing an Input X'F' (Channel Adapter Level 3 Interrupt Requests) instruction:

- Byte 0, bit 2 indicates a Channel Adapter Initial Selection Interrupt Request.
- Byte 0, bit 3 indicates a Channel Adapter Data/Status Interrupt Request.

Channel Adapter Initial Selection Level 3 Interrupt Request: When an Initial Selection interrupt request occurs, the cause of the interrupt may be determined by executing an Input X'0' (Initial Selection Control register) instruction:

- Byte 0, bit 0 indicates that the interrupt was caused by a normal initial selection interrupt request.
- Byte 0, bit 1 indicates that the interrupt request was caused by an interface disconnect sequence (Halt I/O).
- Byte 0, bit 2 indicates that the interrupt request was caused by a selective reset.

- Byte 0, bit 3 indicates that the interrupt request was caused by the detection of bad (even) parity on the I/O channel interface bus out when the channel I/O command byte was presented during initial selection.
- Byte 0, bit 7 indicates that the interrupt request was caused by a system reset.

Note: If the interrupt was caused by a system reset, all the bits of register X'0' will be off, except the System Reset bit (byte 0, bit 7). This is because the system reset sequence resets all the latches in the channel, with the exception of the system reset bit. This means that if an initial selection sequence occurs just before a system reset sequence, all the indications will be lost to the program, unless the initial selection interrupt was completely serviced before the system reset occurred.

Once the Channel Adapter Initial Selection Level 3 Interrupt Request is set, the channel adapter hardware replies with a short control unit busy (CU End, Status Modifier, and Busy) to all attempts at initial selection until the control program requests the channel adapter to reset the condition that caused the initial selection interrupt. During this period, no channel commands can be accepted. The control program should therefore request the channel adapter to reset the interrupting condition as soon as possible.

Note: During this period, subsequent data/status transfer sequences are also inhibited. This means that it is possible to have both an initial selection request and a data/status request simultaneously only if the data/status request occurs first, and if the subsequent initial selection request is not due to a system reset condition.

A Channel Adapter Initial Selection Level 3 Interrupt Request may be reset either by executing an Output X'0' instruction (the bit configuration is ignored), or by executing an Output X'2' instruction with byte 0, bit 5 (reset initial selection) set to 1.

Notes:

1. If the interrupt was due to a system reset, it must be reset by executing an Output X'7' instruction with byte 1, bit 3 (reset system reset/NSC address active) set to 1.
2. When executing Output X'2' or Output X'7' instructions to reset interrupt requests, the control program must set/reset all bits correctly to achieve the desired result.

Channel Adapter Data/Status Level 3 Interrupt Request: When a Data/Status interrupt request occurs, the cause of the interrupt may be determined by executing an Input X'2' (Data/Status Control register) instruction:

- Byte 0, bit 0 indicates that the interrupt was caused by the ending of an outbound (to host) data transfer sequence.
- Byte 0, bit 1 indicates that the interrupt was caused by the ending of an inbound (from host) data transfer sequence.
- Byte 0, bit 2 indicates that the interrupt was caused by the ending of a status transfer sequence.
- Byte 0, bit 7 indicates that the interrupt was a program-requested interrupt.

Notes:

1. If a system reset occurs immediately afterwards, all the bits of register X'2' will be off, but the System Reset bit (byte 0, bit 7 of register X'0') will be on. This is because the system reset sequence resets all the latches in the channel, with the exception of the system reset bit. This means that if a data/status sequence occurs just before a system reset sequence, all the indications will be lost to the program, unless an Input X'2' instruction was executed before the system reset occurred. A Channel Adapter Data/Status Level 3 Interrupt Request may be reset by executing an Output X'2' instruction with byte 0, bit 6 (reset data/status interrupt) set to 1. Unless the control program wants to immediately initiate another transfer sequence, byte 0, bit 0 (reset outbound data transfer), bit 1 (reset inbound data transfer) and bit 2 (reset status transfer) should

be set to 0. The execution of an Output X'2' instruction also resets the 'program requested interrupt' (byte 0, bit 7 of Input X'2'), and the 'suppress out monitor interrupt' (byte 0, bit 6 of Input X'2').

2. When executing Output X'2' or Output X'7' instructions to reset interrupt requests, the control program must set/reset all bits correctly to achieve the desired result.

Initial Selection Sequences

Channel Commands

Channel commands are issued by the channel to the controller. All I/O command byte combinations are valid to the channel adapter hardware provided that good parity is found on the channel interface bus out.

The following channel commands are standard:

Byte	Meaning
X'00'	Test I/O (TIO)
X'01'	Write
X'02'	Read
X'03'	I/O No-op
X'04'	Sense
X'09'	Write break
X'72'	Read configuration data
X'81'	(Reserved)
X'82'	(Reserved)
X'E4'	Sense identifier

Test I/O (TIO) - (X'00'): When this command is issued to the NSC address, the channel adapter replies with the current status of the NSC:

- If the NSC is free of commands, the channel adapter replies with an X'00' having a hardware-generated status byte during the initial status presentation to the Test I/O command.
- If the NSC is active, and the status is not available in the NSC status register, the channel adapter replies with a hardware-generated busy (X'10') status during the initial status presentation to the test I/O command.
- If the NSC has a pending status available in the NSC (software) status register, this status is sent to the channel in response to the Test I/O command. In non-buffer chaining mode, an initial selection level 3 interrupt is raised, with byte 0, bit 6 (Status Byte Cleared) set in register X'0'. There is no busy bit in this status.

Notes:

1. In non-buffer chaining mode, the TIO command must be recognized by the control program if there is a status stacked.
2. In buffer chaining mode, there is no level 3 interrupt and the status is presented again, except in the case of an all-zero status.

Write - (X'01'): This command is used to transfer data or control information from the host to the controller. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The control program must decode the command and initiate the appropriate action.

Read - (X'02'): This command is used to transfer data from the controller to the host. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The control program must decode the command and initiate the appropriate action.

I/O No-Op - (X'03'): This is a pseudo-command. When the command is issued, the channel adapter hardware returns an immediate initial selection status of channel end and device end (X'0C') if the channel adapter is free.

If the channel adapter has an Initial Selection or a Program Requested Interrupt pending, a Control Unit Busy status (X'70') with bits 1 (Status Modifier), 2 (Control Unit End), and 3 (Busy) is returned instead.

If the original channel end/device end status is not stacked, no initial selection level 3 interrupt occurs.

If a pending status is available (previous NSC status byte stacked), the channel adapter presents this stacked status to the No-Op command, along with the busy bit. An initial selection level 3 interrupt occurs with byte 0, bit 6 (Status Byte Cleared) in register X'0'.

Notes:

1. In non-buffer chaining mode, the No-Op command must be recognized by the control program if there is a status stacked.
2. In buffer chaining mode, if a status is stacked, there is no level 3 interrupt and the status is presented again.

Sense - (X'04'): This command is used to transfer a single byte of sense information from the controller to the host. When the command is issued, the channel adapter hardware accepts the command and returns an initial selection status of X'00'. The normal ending status is channel end and device end (X'0C'); unless a Halt I/O command is detected when the channel adapter is not initialized. In this case, the response is channel end, device end, and unit check (X'0E'). The control program must decode the command, create the correct sense byte, and send it to the host. The transfer takes place in the same way as a data transfer with a single byte of data.

Write Break - (X'09'): This command is the same as the normal write command, with one exception: the command code to be found in byte 1 of register X'1' is X'09' instead of X'01'. This allows the host to inform the control program of the point it has reached in the host CCW chain. The control program should react in the same way as to a normal write command.

Read Configuration Data - (X'72'): This command is used to read a 192-byte configuration record that contains information describing the internal configuration of the 3745. The format of the configuration record is documented in *Enterprise Systems Architecture/390: Common I/O-Device Commands*, SA22-7204.

Sense ID - (X'E4'): This command is used to determine the unit type. The control program must set up an outbound transfer sequence (to host) to transfer the unit identification and level.

Non-Standard Commands: As previously stated, the channel adapter recognizes all I/O command byte combinations as valid, provided that correct parity is detected on the channel interface bus out. It is the responsibility of the control program to test for validity at the control program level. If an invalid command is received at this level, the control program must end the command by setting up a final status transfer with at least Channel End, Device End, and Unit Check (X'0E').

When a non-standard command is received by the channel adapter, it replies with an initial status of channel end (X'08') and raises an initial selection level 3 interrupt to the CCU.

If the CE status is stacked, a level 3 interrupt is presented to the CCU to indicate the stacked status. The channel end status is available until an Output X'6' is performed, or until a Halt I/O or a Selective Reset is sent from the host.

Channel Initial Status

NSC Initial Status: At initial selection, the status returned to the channel may be one of the following:

1. X'00' - All-Zero Status

This status is returned to the channel when:

- a. The hardware has accepted a standard command.
- b. The channel command is Test I/O and the channel adapter is free of commands.

2. X'02' - Unit Check

This status is returned to the channel when the NSC hardware detects an even parity on the channel bus out for the command byte.

3. X'08' - Channel End

This status is returned to the channel by the hardware as an immediate Initial Status when the command is issued to an NSC address, and the command is non-standard.

4. X'0C' - Channel End and Device End

This status is returned to the channel by the NSC hardware as an immediate Initial Status to a No-Op command.

5. X'10' - Busy

This status is returned to the channel by the NSC hardware when the NSC is already active with another command and has not yet presented a final status for that command.

6. X'70' - Status Modifier, Control Unit End, and Busy

This status is returned to the channel when:

- a. The channel adapter has an Initial Selection Level 3 interrupt request pending. This is because the channel adapter has accepted a previous command and has not yet reset the interrupt request.
- b. The channel adapter has detected a System Reset and caused an Initial Selection Level 3 interrupt, but the control program has not yet reset the interrupt.
- c. The channel adapter has detected a Selective Reset during a service transfer sequence and caused a Data/Status Transfer Level 3 interrupt, but the control program has not yet reset the interrupt.
- d. A program requested interrupt is pending, but the control program has not yet reset the interrupt.

7. Any Pending Status without the Busy Bit

This initial status is returned by the NSC hardware when a Test I/O command is issued to the NSC and a hardware-generated status is pending.

8. Any Pending Status with the Busy Bit

This initial status is returned by the NSC hardware when any command other than Test I/O is issued to the NSC and a hardware-generated status is pending.

Stacked Initial Status: Some initial status responses to channel commands may be stacked by the host. When this happens, the channel adapter hardware causes a channel adapter Initial Selection Level 3 interrupt request.

The initial statuses listed below may be presented by the channel adapter hardware and could be stacked by the channel.

All-Zero Initial Status (X'00')

The only X'00' status that is ever stacked is in response to a Test I/O. In this case there is no level 3 interrupt.

Channel End/Device End Initial Status to I/O No-Op (X'0C')

The device address and command may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 5 (Stacked Initial Status) will be active.

Note: In buffer chaining mode, if a status is stacked, there is no level 3 interrupt and the status is presented again.

Unit Check Initial Status (X'02')

This status is caused by a bad parity on Bus Out during command byte transfer. The device address may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 3 (Channel Bus Out Check), and bit 5 (Stacked Initial Status) will be active.

Any Initial Status on Test I/O

The NSC address and command may be obtained by executing an Input X'1' instruction. When Input X'0' is executed, byte 0, bit 5 (Stacked Initial Status) will be active. When a Test I/O initial status is stacked for the NSC address, the control program should **not** execute an Output X'6' (NSC Status/Control Register) to put the stacked status in the NSC Status Register. This is because the NSC hardware saves the stacked (pending) status from a Test I/O command in the NSC Status register. The NSC status register contains X'00' if the channel adapter is free of commands. Otherwise it contains the pending or stacked status. The channel adapter hardware does not reset this register until the host channel has accepted it.

Note: In buffer chaining mode, if a status is stacked, there is no level 3 interrupt and the status is presented again.

Section 5. Two-Processor Switch Feature

The two-processor switch (TPS) is an optional feature that allows the controller to be attached to two different channel interfaces on a single host as an I/O device with alternate path capability, or to two different hosts.

Please refer to Part 1, Section 5 of this chapter.

Chapter 5. Communications Scanner

This chapter gives the reader a basic understanding of how the communications scanner operates, and how to program it.

The communications scanner is a processor dedicated to controlling a small number of telecommunication lines. It is controlled by means of the IOH and IOHI instructions, which are used only to initiate operations. After the instruction has been issued to the scanner, cycle stealing is used to transfer control information and data between the CCU and the communications scanner at high speed. The operation continues without further intervention by the program until all the control information and data have been transferred. An interrupt then informs the CCU that the operation has completed. Communications scanner interrupts are at two different levels:

- At level 2 if the operation was completed.
- At level 1 if the communications scanner fails.

Line Addressing

The line addressing scheme used in the controller consists of four elements:

1. IOC bus address
2. Scanner address
3. Group address
4. Line interface address.

The first three are in the first byte of the second halfword of the instruction:

0/1	0	0/1	1/0	0	G	G	G	0	0	0	0	0/1	0	0/1	0
IOC	Scanner Address				Group Addr.			Command				C/M	N/C	I/O	
0	1		4	5		7	8		11	12	13	14	15		

IOC Bus Address

The IOC bus address is contained in bit 0 of the second halfword of the instruction.

- Bit 0 = 0 : IOC Bus 1
- Bit 0 = 1 : IOC Bus 2

Scanner Address

The scanner address is contained in bits 1 through 4 of the second halfword of the instruction. It can take the values 0100, 0010, and 0110. The value 0110 indicates a broadcast command to all scanners.

Group Address

The group address is contained in bits 5 through 7 of the second halfword of the instruction, and takes all values from 000 through 111.

The IOC bus address, the scanner address, and the group address are decoded as follows:

IOC Bus 1

Bit							Scanner	Hex.	
0	1	2	3	4	5	6			7
0	0	0	1	0	0	0	0	1	X'10'
0	0	1	0	0	0	0	0	2	X'20'
0	0	0	1	0	0	0	1	3	X'11'
0	0	1	0	0	0	0	1	4	X'21'
0	0	0	1	0	0	1	0	9	X'12'
0	0	1	0	0	0	1	0	10	X'22'
0	0	0	1	0	0	1	1	11	X'13'
0	0	1	0	0	0	1	1	12	X'23'
0	0	0	1	0	1	0	0	17	X'14'
0	0	1	0	0	1	0	0	18	X'24'
0	0	0	1	0	1	0	1	19	X'15'
0	0	1	0	0	1	0	1	20	X'25'
0	0	0	1	0	1	1	0	25	X'16'
0	0	1	0	0	1	1	0	26	X'26'
0	0	0	1	0	1	1	1	27	X'17'
0	0	1	0	0	1	1	1	28	X'27'

IOC Bus 2

Bit							Scanner	Hex.	
0	1	2	3	4	5	6			7
1	0	0	1	0	0	0	0	5	X'90'
1	0	1	0	0	0	0	0	6	X'A0'
1	0	0	1	0	0	0	1	7	X'91'
1	0	1	0	0	0	0	1	8	X'A1'
1	0	0	1	0	0	1	0	13	X'92'
1	0	1	0	0	0	1	0	14	X'A2'
1	0	0	1	0	0	1	1	15	X'93'
1	0	1	0	0	0	1	1	16	X'A3'
1	0	0	1	0	1	0	0	21	X'94'
1	0	1	0	0	1	0	0	22	X'A4'
1	0	0	1	0	1	0	1	23	X'95'
1	0	1	0	0	1	0	1	24	X'A5'
1	0	0	1	0	1	1	0	29	X'96'
1	0	1	0	0	1	1	0	30	X'A6'
1	0	0	1	0	1	1	1	31	X'97'
1	0	1	0	0	1	1	1	32	X'A7'

Line Interface (LI) Address

The line interface address is a 6-bit field which is decoded to address one of the 32 lines of a scanner, plus the interface (transmit/receive). It is contained in bits 10 through 15 of the register addressed by the R1-field of an IOH instruction, or by the R-field of an IOHI instruction, as follows:

Command							0	0	LI Address			T/R*	
0						7	8	9	10			14	15

* Transmit/receive interface bit.

The five high-order bits, 10 through 14, select the line address, while bit 15 selects the transmit or the receive interface for duplex lines. For half-duplex lines, bit 15 must be zero.

Reserved Storage Areas

Parameter/Status Area

For each line interface, the control program must reserve a **parameter/status area (PSA)** in main storage. The scanner may access the PSA in cycle steal mode, in blocks of 16 bytes or less, to obtain control information from the CCU, or to pass status information to the CCU. The PSA is divided into two areas:

- A parameter area, 4 fullwords (16 bytes) long, used for transferring control information from the CCU to the scanner.
- A status area, 3 fullwords (12 bytes) long, used for transferring status information from the scanner to the CCU.

The 7 fullwords making up the PSA must be contiguous, but the group of 7 words may be located anywhere in storage. PSAs may be grouped together for convenience, or they may be situated in storage according to the requirements of the program. If required, more than one PSA may be prepared for each line. Access to the alternative PSA may then be obtained simply by changing the PSA address in the Line Vector Table (see below). This is particularly useful if it is required to change the line characteristics dynamically (from normal mode to character mode, for example). The contents of the PSA depend on the instruction, the mode (normal or character), and the line type. The PSA is discussed in more detail with each command later in this chapter.

Line Vector Table

The line vector table (LVT) consists of 512 fullword locations, two for each line that may be attached. For the 3745 there can be 512 lines (1024 interfaces). There are therefore two entries in the LVT for each line. The LVT entries corresponding to unused line positions must be left empty. In the case of a duplex line, the first (even address) entry must point to the transmit PSA for the corresponding line; the second (odd address) must point to the receive PSA. In the case of a half-duplex line, the first entry (even address) must point to the unique PSA that is used for both transmit and receive. The second (odd address) entry is not used.

Each communication scanner knows the starting address of the LVT, and since it also knows the absolute address of each of its telecommunication lines, it can calculate the corresponding LVT address, and therefore locate the address of the corresponding PSA. The relationship between LVT entry and PSA is shown below in Figure 5-1 on page 5-6.




Figure 5-1. Relationship between PSA and LVT

Notes:

1. The LVT may be shorter than 512 words if not all lines are installed. For example, if the absolute address of the highest installed line number is X'15', only twice X'15' = X'2A' fullwords are required for the LVT.
2. The starting address of the LVT is set to the default value of X'880' each time the scanner is initialized. If necessary, this address may be changed by stopping all operations, moving the table to the required location, and informing all the scanners in turn of the new address by means of the Set Line Vector Table High/Low instructions. Knowing the new LVT start address, the scanner may calculate the new location of the corresponding PSA address.

Note: If the scanner is re-initialized, and an LVT address other than X'880' is used, the LVT address must be re-initialized also.

Special Line Vector Table

The special line vector table (SLVT) consists of 32 fullword locations, with one fullword for each scanner. It is used to store the addresses of the slots used for the scanner interface trace (SIT).

The starting address of the SLVT is set to the default value of X'001000'. If necessary, this address may be changed by stopping all operations, moving the table to the required location, and informing all the scanners in turn of the new address by means of the Set Special Line Vector Table High/Low instructions.

Buffers and Data Areas

These are areas reserved for the temporary storage of data (and other information) in transit through the controller. They are accessed by the scanner via the cycle steal mechanism. The address of the buffer (or data area) to be used by the scanner is part of the parameter area of the PSA. The format of the buffers depends on whether they are NCP-type or 270X Emulation type.

NCP-Type Buffer Format: NCP-type buffers **must** have the following format:

Buffer Prefix								Offset	Data (up to 256 bytes)
0	1	2	3	4	5	6	7		

The 8 bytes of the buffer prefix have the following meanings:

Bytes 0 through 3: These 4 bytes contain the 21-bit address of the next buffer in the buffer chain.

Bytes 4 and 5: (Not used)

Byte 6: This byte contains the offset value. The offset is the number of bytes between the end of the buffer prefix and the first data byte.

Byte 7: This byte specifies the actual number of data bytes in the buffer.

Notes:

1. This is the buffer format used by the IBM Network Control Program.
2. For the first buffer in a chain, the count and offset are not used. The count and offset values provided in the parameter zone of the PSA (both transmit and receive operations) are used instead; any value placed in bytes 6 and 7 is ignored.
3. For the second and subsequent buffers in a chain, the link pointer, offset, and count are all valid for a transmit operation.
4. For the second and subsequent buffers in a chain, the link pointer only is valid for a receive operation; the offset is always zero, and the count is taken from the 'set mode data' loaded into the scanner by the Set Mode command for that line.

270X Emulation Type Buffer Format: 270X Emulation type buffers are simply data areas located in storage; they have no particular format.

Instructions

The IOH and IOHI instructions are used to move control information between the CCU and the communications scanner. Only five basic instructions are used to control the communications scanner:

- Start line.
- Start line initial.
- Get line identification.
- Set line vector table high/low.
- Set special line vector table high/low.

Two of these instructions, Set Line Vector Table High/Low and Set Special Line Vector Table High/Low are used only exceptionally, to change the start address of the LVT and the SLVT. Another, Start Line Initial, is used only when a line is initialized, either after IPL, or after a dynamic change to a new PSA. Only the Start Line and Start Line Initial instructions include a command.

Note: In the instruction descriptions which follow, the instruction may be indifferently IOH or IOHI. The IOHI instruction is shown for convenience.

Start Line Instruction

First halfword

0	0	0	0	0	R	0	1	1	1	0	0	0	0
0				4	5				7	8			15

Second halfword

0/1	0	0/1	1/0	0	G	G	G	0	0	0	0	0/1	0	0/1	0	
IOC	Scanner	Address	Group	Addr.	Start	Line	C/M	N/C	Out							
0	1			4	5			7	8			11	12	13	14	15

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

N/C : 0 = normal interface, 1 = character mode interface


Out = 0: start line is an output operation

Contents of register R (field of first halfword)

Command	0	0	LI Address	T/R*						
0			7	8	9	10			14	15

* Transmit/receive interface bit.

The instruction transfers the contents of register R into the command/address register of the scanner addressed by the second halfword of the instruction, and executes the command on the addressed line. The operation proceeds as shown in Figure 5-2.



* LVT is not used by the Start Line Instruction

Figure 5-2. Start Line Instruction

1. The CCU loads the parameter area of the PSA and issues the IOHI instruction.
2. The instruction is executed. The scanner that recognizes the address contained in the second halfword interprets bits 8 through 11 as a start line operation. The halfword itself is stored by the scanner.
3. The contents of work register R are transferred to the command/address register of the addressed scanner. The scanner now has the absolute address of the line and the command to be executed on it.
4. The scanner consults its internal tables and locates the address of the PSA corresponding to the line. The scanner cycle steals up to four fullwords from the parameter area of the PSA. The scanner now has the command and the necessary information to execute it.
5. The scanner executes the command. The commands are very varied, and are treated in detail later. If data transfer is involved, the scanner cycle steals the data to/from the appropriate CCU buffer areas (buffer address in PSA).
6. When the command has been executed, the scanner composes its status (up to 3 fullwords) and cycle steals it to the status area of the addressed PSA.
7. The scanner raises a level 2 interrupt to the CCU.
8. The CCU accepts the interrupt and examines the status.

Note: The interrupt mechanism is treated in detail in the Get Line Identification instruction.

Start Line Initial Instruction

The Start Line Initial instruction is functionally very similar to the Start Line instruction. The only difference in structure occurs in the second halfword of the instruction:

0/1	0	0/1	1/0	0	G	G	G	0	0	0	1	0/1	0	0/1	0	
IOC	Scanner Address				Group Addr.			Start Line Init				C/M		N/C	Out	
0	1			4	5		7	8				11	12	13	14	15

The operation is executed exactly as for the Start Line instruction, except that at step 4 (see above), the scanner uses the absolute line address and the start address of the LVT to calculate the address of the PSA. The scanner then cycle steals the two fullwords from the LVT that point to the transmit and receive PSAs for a duplex line, or to the common PSA for a half-duplex line (the second word is then not used). Operation then continues normally from step 5 (see above).

The Start Line Initial instruction is required on two occasions only:

1. After IPL. At this time, the scanner has no means of knowing the address of a particular PSA. The Start Line Initial instruction must be used when a line is addressed for the first time, in order to provide the scanner with this information. Once the line has been initialized, the scanner keeps the PSA address(es) in its own storage.

Note: If a Start Line Initial instruction is used after this time, no program damage can result, but the operation is slowed down by the extra calculation and cycle steals required.

2. After a dynamic switchover to a new PSA. To do this, the CCU first stops all operations on the line in question, loads the corresponding LVT entry with the new PSA address(es), and issues a Start Line Initial instruction to the line.

Get Line Identification Instruction

First halfword

0	0	0	0	0		R		0	1	1	1	0	0	0	0
0				4	5		7	8							15

Second halfword

0/1 IOC	0	1	1	0	G	G	G	0	0	0	1	0	0	0	1
	Scanner Address				Group Addr.			Get Line Iden				C/M		N/C	In
0	1			4	5		7	8			11	12	13	14	15

N/C : always 0 for this instruction

In = 1: Get line identification is an input operation

Contents of register R after execution of the instruction:

LVT offset for the line interface causing the interrupt															
0															15

Note: This is the meaning for the IBM Network Control Program. It may be any combination of bits enabling the control program to locate the PSA. It is set into the scanner by means of a Set Mode command from the CCU (bytes 8 and 9 of the set mode parameter zone for a half-duplex line or for the transmit interface of a duplex line; bytes 10 and 11 for the receive interface of a duplex line).

The effect of the instruction is to transfer the offset value of an LVT into the register specified by R. This offset value, when added to the start address of the LVT, forms the PSA address of the line interface with the highest priority interrupt pending.

A hardware interrupt priority selection mechanism ensures that the scanner having the line with the highest priority of interrupt is the only one to present its interrupt to the CCU. This mechanism continuously searches for the highest priority interrupt. When the Get Line Identification instruction is issued, the mechanism stops. If two or more scanners have interrupts of the same priority, the mechanism stops on the first scanner with this priority. At the end of the instruction, the Level 2 interrupt is reset.

The operation proceeds as follows:

1. The scanner having an interrupt to present to the CCU loads the status area of the PSA with its ending status via the cycle steal mechanism. It then raises a Level 2 interrupt.
2. The CCU accepts the interrupt, but does not yet know which scanner presented it.
3. The CCU issues the Get Line Identification instruction to all scanners.
4. The scanner with the highest priority interrupt pending is selected by the priority selection mechanism.
5. The Line ID for the line interface that raised the interrupt is transferred from the scanner into CCU work register R. The Level 2 interrupt is reset, and the priority selection mechanism restarts.
6. The CCU uses this address to access the status area of the PSA.
7. The CCU examines the status area and takes the necessary action.

Set Line Vector Table High/Low Instruction

First halfword

0	0	0	0	0	0	R	0	1	1	1	0	0	0	0
0				4	5		7	8						15

Second halfword

0/1	0	0/1	1/0	0	G	G	G	0	0	1	0/1	0	0	0	0
IOC	Scanner	Address	Group	Addr.	Set	LVT	H/L	C/M		N/C	Out				
0	1			4	5		7	8		11	12	13	14	15	

Set LVT high : bits 8 through 11 = 0010

Set LVT low : bits 8 through 11 = 0011

Out = 0: Set LVT high/low is an output operation

Contents of register R (field of first halfword)

1. Set Line Vector Table High

0	0	0	0	0	0	0	0	0	Address Byte Ext					
0								7	8					15

2. Set Line Vector Table Low

Address Byte 0								Address Byte 1							
0							7	8							15

The effect of the instruction is to transfer the address of the line vector table (contained in register R) to the communications scanner. The complete operation requires two instructions, the first to transfer the extension byte of the address, the second to transfer bytes 0 and 1 of the address. This instruction is required only if the address of the LVT is changed; in this case, the new address must be transmitted to **all** the communications scanners.

Set Special Line Vector Table High/Low Instruction

First halfword

0	0	0	0	0		R		0	1	1	1	0	0	0	0
0				4	5		7	8							15

Second halfword

0/1 IOC	0	0/1	1/0	0	G	G	G	0	1	0/1	1/0	0	0	0	0
	Scanner	Address		Group	Addr.		Set	SLVT	H/L	C/M		N/C	Out		
0	1			4	5		7	8		11	12	13	14	15	

Set SLVT high : bits 8 through 11 = 0101

Set SLVT low : bits 8 through 11 = 0110

Out = 0: Set SLVT high/low is an output operation

Contents of register R (field of first halfword)

1. Set Special Line Vector Table High

0	0	0	0	0	0	0	0		Address Byte Ext						
0							7	8							15

2. Set Special Line Vector Table Low

Address Byte 0								Address Byte 1							
0							7	8							15

The effect of the instruction is to transfer the address of the Special Line Vector Table (contained in register R) to the communications scanner. The complete operation requires two instructions, the first to transfer the extension byte of the address, the second to transfer bytes 0 and 1 of the address. This instruction is required only if the address of the SLVT is changed; in this case, the new address must be transmitted to **all** the communications scanners.

Get Error Status Instruction

First halfword

0	0	0	0	0		R		0	1	1	1	0	0	0	0
0				4	5		7	8							15

Second halfword

0/1 IOC	0	0/1	1/0	0	G	G	G	0	0	0	1	0	0	0	1
	Scanner	Address		Group	Addr.		Get	Err.	Status	C/M		N/C	In		
0	1			4	5		7	8		11	12	13	14	15	

In = 1: Get error status is an input operation

Contents of register R after execution of the instruction:

Error status that caused the level 1 interrupt
--

0

15

The effect of the instruction is to transfer an error status into the register specified by R.

This command must be issued to the scanner to determine the cause of a level 1 interrupt request coming from the scanner (caused by a hardware or program error). The 2-byte status contains information on the source of the error.

Commands

The command is used by the Start Line and Start Line Initial instructions only. It comprises bits 0 through 7 of the contents of register R:

Command							0	0	LI Address			T/R*	
0						7	8	9	10			14	15

* Transmit/receive interface bit.

All commands use the parameter/status area (PSA). In addition, some commands (those responsible for data transfer) use a buffer/data area.

Once a command is received by the scanner, it becomes 'outstanding', and remains in this state until the scanner raises a level 2 interrupt request. If a new command is received when a previous command is outstanding, the new command is rejected, and a level 1 interrupt request occurs.

Notes:

1. The 'Halt' and 'Halt Immediate' commands do **not** create an outstanding command condition.
2. The 'Halt' and 'Halt Immediate' commands may be issued at any time, even if another command is outstanding. They are not rejected and no level 1 interrupt occurs.

The commands are divided into five groups:

1. **Common Commands:** These can be issued in either normal or character mode.

Note: The 'character mode' is a mode of operation that emulates a 370X Communications Scanner Type 2. Instructions issued in character mode have the character bit (bit 14 of the second halfword) set to 1 in the instruction.

The common commands are:

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Monitor Incoming Call	X'04'
Dial	X'05'
Change	X'06'
Raise DTR	X'08'
Flush Data	X'09'
Reset-D	X'0B'
Reset-N	X'0C'
Halt	X'F0'
Halt Immediate	X'F1'

2. **NCP Commands:** These can be issued by the NCP or functionally equivalent programs on SDLC or X.21 lines, or on BSC lines working in normal mode. Channel operations must be in NSC mode.

The NCP commands are:

Command	Hex
SDLC Transmit Control	X'10'
SDLC Transmit Data	X'11'
SDLC Transmit Continue	X'1D'
SDLC Receive Monitor	X'12'
SDLC Receive	X'13'
SDLC Receive Continue	X'14'
SDLC Transmit Multiframe Message Command	X'1E'
SDLC Receive Multiframe Message Command	X'1F'
X.21 Call Request	X'15'
X.21 Monitor Incoming Call	X'16'
X.21 Clear Request	X'17'
NCP BSC Control	X'18'
NCP BSC Transmit	X'19'
NCP BSC Transmit Continue	X'1A'
NCP BSC Receive	X'1B'
NCP BSC Receive Continue	X'1C'

3. **EP Commands:** These are commands which can be issued by NCP/PEP and functionally similar programs on BSC lines operating in normal mode. Channel operations must be in 270X emulation mode.

The EP commands are:

Command	Hex
EP BSC Transmit Initial	X'20'
EP BSC Transmit SYN	X'21'
EP BSC Transmit Data	X'22'
EP BSC Poll	X'23'
EP BSC Receive	X'24'
EP BSC Receive Continue	X'25'
EP BSC Prepare	X'26'
EP BSC Monitor for Phase	X'27'
EP BSC Address Prepare	X'28'
EP BSC Search	X'29'

4. **Character Mode Commands:** These are commands which can be issued by the NCP/PEP or functionally equivalent programs on BSC or start-stop lines, using the character mode. Channel operations are in NSC mode or in ESC mode, depending on whether the program is of NCP or EP type.

The character mode commands are:

Command	Hex
Write ICW (1-byte transfer)	X'40'
Start-Stop Transfer (4-byte burst)	X'41'
Read ICW	X'F2'

5. **Miscellaneous Commands:** This is a small group of commands used to start and stop line tracing for modem testing.

The miscellaneous commands are:

Command	Hex
IBM 386X/58XX Test	X'2B'
Trace	X'2C'
Stop Trace	X'2D'
Wrap	X'2E'

Summary of Command Operation Modes

The channel adapter operates in either NCP mode (controller requires only one subchannel address) or in 270X emulation (ESC) mode (controller requires one subchannel address per line). The communication scanner operates in normal mode, in character mode (emulating a 370X Communications Scanner Type 2), or in 4-byte burst mode (included with the character mode commands). However, not all combinations are possible. The table below shows the different possibilities.

Program type	Channel mode	Protocol	Commands used	Scanner mode
NCP or equivalent	NSC	SDLC	SDLC	Normal
		X.21	X.21	Normal
		BSC	NCPBSC	Normal
		BSC	Character Mode Write ICW	Character
		SS	Character Mode Write ICW	Character
		SS	Character Mode SS Transfer	Burst
EP or equivalent	ESC	BSC	EP BSC	Normal
		BSC	Character Mode Write ICW	Character
		SS	Character Mode Write ICW	Character
		SS	Character Mode SS Transfer	Burst

Commands in Numerical Order

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Monitor Incoming Call	X'04'
Dial	X'05'
Change	X'06'
Raise DTR	X'08'
Flush Data	X'09'
Reset-D	X'0B'
Reset-N	X'0C'
SDLC Transmit Control	X'10'
SDLC Transmit Data	X'11'
SDLC Receive Monitor	X'12'
SDLC Receive	X'13'
SDLC Receive Continue	X'14'
X.21 Call Request	X'15'
X.21 Monitor Incoming Call	X'16'
X.21 Clear Request	X'17'
NCP BSC Control	X'18'
NCP BSC Transmit	X'19'
NCP BSC Transmit Continue	X'1A'
NCP BSC Receive	X'1B'
NCP BSC Receive Continue	X'1C'
SDLC Transmit Continue	X'1D'
SDLC Transmit Multiframe Message Command	X'1E'
SDLC Receive Multiframe Message Command	X'1F'
EP BSC Transmit Initial	X'20'
EP BSC Transmit SYN	X'21'
EP BSC Transmit Data	X'22'
EP BSC Poll	X'23'
EP BSC Receive	X'24'
EP BSC Receive Continue	X'25'
EP BSC Prepare	X'26'
EP BSC Monitor for Phase	X'27'
EP BSC Address Prepare	X'28'
EP BSC Search	X'29'
IBM 386X/58XX Test	X'2B'
Trace	X'2C'
Stop Trace	X'2D'
Wrap	X'2E'
Write ICW	X'40'
Start-Stop Transfer	X'41'
Halt	X'F0'
Halt Immediate	X'F1'
Read ICW	X'F2'

For consistency in the descriptions that follow, each command is broken down into:

1. A brief description of the purpose of the command.
2. The parameter/status area (PSA) in graphic form, followed by a detailed description of the individual bytes.
3. The data area (if any) in graphic form, followed by a detailed description of the individual bytes.
4. Any special notes, conditions, and limitations.

Note: In the tables that follow, byte 0 of the Parameter Zone is the Trace Correlation Counter (TCC). This byte is not used by the communications scanner, but only by the control program when tracing the interface.

Common Commands

The common commands are used on lines operating in both normal mode and character mode (C bit on in the instruction). These commands are used to initiate, enable, and disable lines.

Set Mode Command (X'01')

The Set Mode command is used to personalize the line interface(s). It must be the first command issued to each line after IPL. If any other command is issued first, it is rejected and a level 1 interrupt is raised. The Set Mode command uses a data area to transfer information supplementary to that contained in the PSA. The data includes:

- Data link control and transmission protocol information
- Buffer information
- Address checking information
- Timer information.

The Set Mode command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, or to a line that has not been previously initialized by a Start Line Initial command, the command is rejected. It may be issued at any time as long as no other command is outstanding. Set Mode must be issued to all lines regardless of protocol and mode.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Set Mode Data Address (Bytes X, 0, 1)		
Word 3	Line ID/FDX Transmit ID		FDX Receive ID	
Word 4	EOR 5	EOR 6	EOR 7	EOR 8

Byte Count: This is the number of bytes of Set Mode data to be transferred (16 bytes).

Set Mode Data Address (Bytes X, 0, 1): These 3 bytes contain the starting address of the supplementary control information for the Set Mode command.

Line ID/FDX Transmit ID/FDX Receive ID: In the case of a half-duplex line, only the first halfword is used. It is an identifier that is used by the control program to locate the PSA for that line. For the IBM Network Control Program, the identifier takes the form of an LVT address containing the address of the corresponding PSA. In the case of a duplex line, two PSAs are used: one for the transmit interface, the other for receive; two identifiers are therefore required. **End of Record (EOR) Characters:** These 4 bytes are used by the Start/Stop Transfer command only. They contain EOR characters 5 through 8. See "Start/Stop Transfer Command" for a full discussion.

Status Zone (Normal Mode)

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): Contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'01'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for the Set Mode command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Set Mode command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meanings of these fields are described under "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Set Mode Data Area

The Set Mode data area is a zone of 16 contiguous bytes containing supplementary information about a specific line. It has the following configuration:

Byte	Meaning		
0/3	Disable Time-out	Control 0	Control 1
4/7	Control 2	Control 3	Buffer size -
8/11	Secondary station address		Response time-out
12/15	Enable/dial time-out	Receive text time-out	

Bytes 8 through 15 are used only by the NCP or similar programs.

The applicability of the different fields depends on the command. In the tables that follow, BSCN = NCP BSC; BSCE = EP BSC mode; BSCC = BSC in character mode (NCP or EP); SSC = start-stop in character mode (NCP or EP). The meaning of the individual fields is:

Bytes 0 and 1 - Disable Time-out Value: These 2 bytes are valid for SDLC, X.21, BSCN, BSCE, BSCC, and SSC. They contain the time-out value of a timer which is started after having dropped the DTR signal in order to monitor the dropping of the DSR signal from the modem. The time-out value is in increments of 0.1 second.

Byte 2: Control Byte 0

Bit	Meaning	Applicable to:					
		SDLC	X.21	BSCN	BSCE	BSCC	SSC
0	Duplex	*	*				
1	High speed line/tributary supp.	*			*		
2	270X emulation mode				*	*	*
3	Transmit 2 flags/interrupt mode	*			*	*	
4	ITB is data/58XX modem				*		
5	EIB mode/supp. satellite echo	*		*	*		
6	Transmit flags/option 1 modem	*			*	*	*
7	Primary station/2703 mode	*			*	*	*

The bits of control byte 0 have the following meanings:

Bit 0 - Duplex (NCP only): This bit indicates that two line identifiers are present in the PSA, and that both transmit and receive interface addresses are to be used if the line is specified as SDLC in Control Byte 2, bits 0-3.

Bit 1 - High Speed Line (SDLC only): This bit indicates that the speed of the line is greater than 128 kilobits per second inclusive. It should be set off for speeds up to 128 kbps inclusive, and on for speeds greater than 128 kbps (up to 256 kbps inclusive).

Bit 1 - Tributary Support (EP BSC only): This bit indicates that the controller is defined as a master or tributary station in a non-centralized multipoint network.

Bit 2 - 270X Emulation Mode: This bit, when on, indicates that the line is operating in 270X emulation (EP) mode.

Bit 3 - Transmit Two Flags (SDLC only): This bit, when on, indicates that two flags must be transmitted before the A-field.

Bit 3 - Interrupt Mode (EP only): This bit is used to indicate automatic answering on a switched line.

Bits 4 and 5 - ITB is Data and EIB mode (EP only): These two bits work together as shown in the following table:

EIB Mode	ITB = Data	Receive	Transmit
0	0	Check BCC, but do not generate EIB (*)	Compute BCC, send it after ITB, ETB and ETX
0	1	Treat ITB as data	Treat ITB as data
1	-	Ignore ITB = Data bit, check BCC, generate EIB after ITB (*), ETB and ETX.	Ignore ITB = data bit, compute BCC, send it after ITB, ETB, and ETX. Do not skip the character after ITB.

* If a data check or overrun is detected, the error is reported in the SES or the SCF at the end of the command.

Bit 4 - 58XX modem (NCP only): This bit, when on, indicates that NCP should report in SES bit 5 if the TI lead is on.

Bit 5 - Satellite Echo Check: This bit, when on, means that an echo received by the same ground station that sent the original message is to discard the echo; when off, the echo is to be treated normally.

Bit 6 - Transmit Flags between Frames (SDLC only): This bit, when on, indicates that if the 'Turn Line Around' modifier is off for an SDLC Transmit Control or SDLC Transmit Data command, continuous flags must be transmitted once the frame has been sent. If the bit is off, continuous idle characters (X'FF') must be transmitted.

Bit 6 - Option 1 Modem (EP only): This bit indicates that the data set ready (DSR) line is permanently activated.

Bit 7 - Primary/Secondary Station (NCP only): On SDLC lines this bit, when on, indicates that the controller is the primary station on the line. If the bit is off, it indicates that the controller is the secondary station.

Bit 7 - 2703 Mode (EP only): This bit indicates that, when enabling a leased line, DTR is turned on, but no timer is started to monitor for DSR.

Byte 3: Control Byte 1

Bit	Meaning	Applicable to:					
		SDLC	X.21	BSCN	BSCE	BSCC	SSC
0	Generate answer tone/TWX/X.21	*	*	*		*	*
1	Switched line	*	*	*	*	*	*
2	Ring indicator mode	*		*	*	*	*
3	NRZI/secure line	*	*				*
4	Turn with RTS on (duplex fac.)	*		*	*	*	*
5	Transmit with new sync	*		*	*	*	
6	Ignore bad pad				*		
7	Swift support/X.21 mode		*		*		

Note: For EP BSC, the "Transmit with New Sync" function is performed using PCF state X'A'.

The bits of control byte 1 have the following meanings:

Bit 0 - Generate Answer Tone: This bit indicates that on a switched line, an answer tone must be generated when completing a call-in connection. The answer tone is generated by transmitting 3 seconds of continuous space signals.

Bit 0 - TWX Teletype:** This bit, when on, indicates that the line is connected to a leased Teletype terminal (start-stop only).

Bit 0 - X.21 Type: This bit, when on, indicates that the machine is running in the CCITT 1984 version; when off the CCITT version is 1980.

Bit 1 - Switched Line: This bit indicates that the line is part of a switched facility. If, in addition, the LIC is a LIC type 4 (X.21 interface), this bit indicates that the line is on a switched X.21 interface.

Bit 2 - Ring Indicator Mode: This bit, when on, specifies that on a switched V.24 interface, an incoming call is detected when the ring indicator line rises. When the bit is off, incoming calls are detected via the data set ready (DSR) line. This choice depends on the type of modem installed.

Bit 3 - Non-Return-to-Zero-Inverted (NRZI): When on, this bit indicates that on an SDLC link, the data is to be transmitted in non-return-to-zero-inverted mode.

Bit 3 - Secure Line: This bit, when on, specifies that on a start-stop switched line, the Data Carrier Detector must be continuously monitored when the line is receiving.

Bit 4 - Turn with RTS On: This bit, when on, indicates a four-wire communication facility using half-duplex protocol, so that the request to send (RTS) signal stays on permanently to avoid turnaround delays (synchronous equipment only).

Bit 5 - Transmit with New Sync: This bit, when on, indicates that the "new sync" modem interface lead must be controlled. The bit is valid only if the modem connected to the interface has the new sync feature, and if the communication scanner is the master (primary) station (as specified by byte 2, bit 7) of a 4-wire line (turn with RTS on, byte 3, bit 4 must be on) on which multipoint line control is used.

The scanner raises the "new sync" lead in the attached modem immediately before starting character transmission, and drops it when the last character has been transmitted.

Bit 6 - Ignore Bad Pad: Indicates that on EP BSC lines, bad pad characters are to be ignored.

Bit 7 - Swift Support: This bit, when on, indicates that the STX character is included in the BCC.

Bit 7 - X.21 Mode: This bit, when on, indicates that the line is working in the X.21 mode.

Byte 4: Control Byte 2

The bits of control byte 2 have the following meanings:

Bits 0-3 - Line Control Definer (LCD) Field: This field specifies the line protocol. The four bits are decoded as one hexadecimal digit having the following meanings:

Value	Meaning	Applicable to:					
		SDLC	X.21	BSCN	BSCE	BSCC	SSC
0	Start-stop 9/6						*
1	(Not used)						
2	Start-stop 8/5						*
3	Automatic calling	*		*	*		
4	Start-stop 9/7						*
5	Start-stop 10/7						*
6	Start-stop 10/8						*
7	Start-stop 11/8						*
8	(Not used)						
9	SDLC	*	*				
A	(Not used)						
B	(Not used)						
C	BSC (EBCDIC)			*	*	*	
D	BSC (ASCII)			*	*	*	
E	BSC (transparent ASCII)				*	*	
F	BSC (ASCII) without translation			*			

Bits 4-7 - Buffer Prefix Size Field: The bits of this field specify the size of the prefix area of control program buffers. The prefix may contain a link pointer to the next buffer in a chain, an offset, and a byte count. The buffer prefix may be set to any value between 0 and 15 bytes, but is normally 8 bytes long.

It is also used in 270X emulation mode for wrap testing of EP BSC and character mode BSC and start-stop.

Byte 5: Control Byte 3

Bit	Meaning	Applicable to:					
		SDLC	X.21	BSCN	BSCE	BSCC	SSC
0) Line speed) if business machine clock) is used; see below.)	*	*	*	*	*	*
1		*	*	*	*	*	*
2		*	*	*	*	*	*
3		*	*	*	*	*	*
4		*	*	*	*	*	*
5) Type of clocking)	*	*	*	*	*	*
6		*	*	*	*	*	*
7		*	*	*	*	*	*

The bits of byte 1 have the following meanings:

Bits 0 through 4 - Line Speed: These bits indicate the clocking speed. Their meaning depends on bits 5 through 7:

Start-Stop and Internal Clocking (bits 5-7 = 000)

Bits 0 1 2 3 4	Speed (bps)
0 0 0 0 0	50
0 0 0 0 1	75
0 0 0 1 0	100
0 0 0 1 1	110
0 0 1 0 0	134.5
0 0 1 0 1	200
0 0 1 1 0	300
0 0 1 1 1	600
0 1 0 0 0	1200
0 1 0 0 1	2400
0 1 0 1 0	4800
0 1 0 1 1	9600
0 1 1 0 0	19200
0 1 1 0 1	-
0 1 1 1 0	*
0 1 1 1 1	**
1 1 1 1 1	special

* asymmetrical (75 bps from terminal, 1200 bps to terminal).

** asymmetrical (1200 bps from terminal, 75 bps to terminal).

Synchronous and Internal Clocking (bits 5-7 = 000)

Bits 0 1 2 3 4	Speed (bps)
0 0 0 0 0	50
0 0 0 0 1	-
0 0 0 1 0	-
0 0 0 1 1	110
0 0 1 0 0	134.5
0 0 1 0 1	200
0 0 1 1 0	300
0 0 1 1 1	600
0 1 0 0 0	1200
0 1 0 0 1	2400
0 1 0 1 0	4800
0 1 0 1 1	-
0 1 1 0 0	-
0 1 1 0 1	-
0 1 1 1 0	-
0 1 1 1 1	-
1 1 1 1 1	special

Synchronous and Local Clocking (bits 5-7 = 001)

Bits 0 1 2 3 4	Speed (bps)
0 0 0 0 0	50
0 0 0 0 1	75
0 0 0 1 0	100
0 0 0 1 1	110
0 0 1 0 0	134.5
0 0 1 0 1	200
0 0 1 1 0	300
0 0 1 1 1	600
0 1 0 0 0	1200
0 1 0 0 1	2400
0 1 0 1 0	4800
0 1 0 1 1	9600
0 1 1 0 0	19200
0 1 1 0 1	38400
0 1 1 1 0	55855
0 1 1 1 1	245760
1 1 1 1 1	special

Bits 5 through 7 - Type of Clock: These three bits are decoded as follows:

Bit 5 6 7	Clocking
0 0 0	Internal
0 0 1	Local
1 0 0	External

Byte 6 - Buffer Size: This byte contains the maximum size of the data area available in a control program buffer for receive operations. It is equal to the buffer length minus the buffer prefix length. It is also used in 270X emulation mode for control lead wrap testing in EP BSC, in character mode BSC and start-stop, and in EP BSC for the Address Prepare and Search commands.

Byte 7 - EP Normal Mode Tributary Address: This byte contains the address of the tributary station in a non-centralized network.

Byte 8 - EP Normal Mode Group Address: This byte contains the group address in a non-centralized network.

Byte 9 - EP Normal Mode Poll Address: This byte contains the poll address in a non-centralized network.

Bytes 8 and 9 - SDLC Secondary Station Address: This 2-byte field is valid for SDLC and X.21 only. The primary/secondary station bit (byte 2, bit 7) must be set to 0 to indicate a secondary station. It is used as the SDLC address compare field.

Bytes 10 and 11 - Reply Time-out Value: This 2-byte field is valid for SDLC and X.21 only. The time-out is started when a transmission has ended, but a reply is awaited. The time-out value is in increments of 0.1 second.

Bytes 12 and 13 - Enable/Dial Time-out Value: This 2-byte field is valid for SDLC, X.21, and NCP BSC. The time-out value is in increments of 0.1 second. It is used for two different time-outs:

1. Enable time-out. These 2 bytes contain the time-out value of a timer which is started after having raised the DTR signal, in order to monitor for the rise of the DSR signal from the modem.
2. Dial time-out. These 2 bytes contain the time-out value of a timer which is used to detect the failure of an 'Abandon Call and Retry' signal coming from an Automatic Calling Unit (ACU).

Bytes 14 and 15 - Receive Text Time-out Value: This 2-byte field is valid for SDLC and X.21 only. It contains the time-out value of a timer which is started when reception begins. It is refreshed every time a buffer is filled, and is reset to zero at the end of a frame. The time-out value is in increments of 0.1 second.

Bytes 7 through 9 (EP BSC Only):

Byte 7 - Tributary Support Selection Address: This byte contains the Tributary Address used by the EP BSC Address Prepare and EP BSC Search commands.

Byte 8 - Tributary Support Group Address; This byte contains the Group Address used by the EP BSC Address Prepare and EP BSC Search commands.

Byte 9 - Tributary Support Poll Address: This byte contains the Poll Address used by the EP BSC Address Prepare command.

Bytes 7 through 11 (Start-Stop Transfer Only):

Byte 7 - EOR Character Count: This byte indicates the number of End Of Reception (EOR) characters (up to eight) passed to the scanner by the Set Mode command. The EOR characters are contained in bytes 8 through 11 of the Set Mode data (EOR characters 1 through 4), and in the last 4 bytes of the parameter zone (EOR characters 5 through 8).

Bytes 8 through 11 - EOR Characters: Up to four EOR characters (EOR bytes 1 through 4) contained in these fields may be transferred to the scanner. See the Start/Stop Transfer command for a full discussion.

Change Command (X'06')

The Change command may be used to update up to 10 consecutive bytes of Set Mode data, for example:

- Change the internal (business machine) clock speed for a multiple terminal access (MTA) line. A multiple terminal access line is a line to which two or more terminals working at different speeds are connected.
- Change the time-out values.

If the Change command is issued to an interface that has not already received a Set Mode command, it is rejected. It may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected. The Change command must be used with great care; the program should ensure that there is no traffic over the line when the change takes place. The result of the command is unpredictable if data is being exchanged over the line when the change takes place.

Note: If the change is issued on an EP line, the line is set to the No-Op state; the change is then executed, and the line is left in the No-Op state.

Parameter Zone (All commands except Start/Stop Transfer)

Word 1	TCC	-	-	-
Word 2	Change Count	Change Start	1st Byte	2nd Byte
Word 3	3rd Byte	4th Byte	5th Byte	6th Byte
Word 4	7th Byte	8th Byte	9th Byte	10th Byte

Parameter Zone (Start/Stop Transfer Command only)

Word 1	TCC	-	-	-
Word 2	Change Count	Change Start	1st Byte	2nd Byte
Word 3	3rd Byte	4th Byte	5th Byte	6th Byte
Word 4	EOR 5	EOR 6	EOR 7	EOR 8

Change Count: This byte contains the count of the number of bytes to be changed. It can take any value between 1 and 10. If greater than 10, no error is posted, but the change count is assumed to be 10; if it is zero, no change is made.

Note: For the Start/Stop Transfer command only, the change count must not exceed 6, the last 4 bytes of the parameter zone being reserved for End Of Record characters 5 through 8. The last 4 bytes of the parameter zone are changed to these values.

Change Start: This byte contains the number of the first byte of Set Mode data to be changed. It can take any value from zero through 15.

Change Data Bytes 1 through 10: These bytes consist of up to 10 bytes of data to be changed.

Status Zone (Normal Mode)

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, X'06'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for the Change command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Change command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described under the heading "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Enable Command (X'02')

The Enable command is used to prepare the line for data transfer. It must be issued to a line before any data transfer commands can be executed on that line.

The effect of the Enable command depends on the nature of the interface:

1. Leased EIA RS232/CCITT V.24, CCITT V.35, Bell 303 in NCP environment:

Data terminal ready (DTR) is turned on, and the enable time-out is started. The modem should respond with data set ready (DSR). For SDLC duplex and not secondary station, request to send (RTS) is turned on, and the enable time-out is started to monitor for clear to send (CTS).

Note: In the case of a secure line, after DSR rises, the scanner monitors for RLSD.

2. Leased EIA RS232/V.24, CCITT V.35, Bell 303 in an EP environment:

Processing is different, depending on the state of the "2703 Mode" and "Leased TWX" bits, and whether the line is BSC or start-stop:

- a. 2703 Mode and not TWX: DTR is turned on, no timer is started, and DSR is monitored.
If in addition, the line is duplex, RTS is raised, and a 1-second time-out is started. When CTS rises, the line is set to the monitor for phase state. If a time-out occurs, the line is set to No-Op, and the LCS is set to F2.
- b. 2703 Mode and TWX: DTR is turned on, a timer is started, and DSR is monitored. If the time-out occurs, the line is set to No-Op, and the LCS is set to F4.
If in addition, the line is duplex, RTS is raised, and a 1-second time-out is started. When CTS rises, the line is set to the monitor for phase state. If a time-out occurs, the line is set to No-Op, and the LCS is set to F2.
- c. Not 2703 Mode and TWX: DTR is turned on, a timer is started, and DSR is monitored. If the time-out occurs, the LCS is set to F4.
If in addition, the line is duplex, RTS is raised, and a 2-second time-out is started. When CTS rises, the line is set to the monitor for phase state. If a time-out occurs, the line is set to No-Op, and the LCS is set to F2.
- d. Not 2703 Mode, not TWX, and BSC: DTR is turned on, no timer is started, and DSR is monitored.
If in addition, the line is duplex, RTS is raised, and a 2-second time-out is started. When CTS rises, the line is set to the monitor for phase state. If a time-out occurs, the line is set to No-Op, and the LCS is set to F2.
- e. Not 2703 Mode, not TWX, and start-stop: DTR is turned on, no timer is started, and DSR is monitored.
If in addition, the line is duplex, RTS is raised, and a 2-second time-out is started. When CTS rises, the line is set to the monitor for phase state. If a time-out occurs, the line is set to No-Op, and the LCS is set to F2.

3. Switched V.24 Interface with ACU:

- a. Issue a "Raise DTR" command on the data line.
- b. Issue a "Dial" command on the ACU interface.
- c. Issue an "Enable" command on the data line to complete the connection. In NCP, the "Enable" command turns DTR on and monitors for DSR; no timer is started. In EP, the "Enable" command performs the same processing as for a leased line.

4. Switched V.24 Interface with Manual Call: DTR is turned on, and the modem is monitored for DSR. No time-out is started.

5. **X.21 Interface:** On a **leased** X.21 interface, the C-lead is turned on (C = ON); the modem should reply by raising the I=lead (I = ON).

Note: There is no Enable command for a **switched** X.21 interface.

Line Initialization

Once the Enable command has been successfully completed, the line may or may not be set to receive mode:

- **SDLC.** The receive interface is not started. It is started only when the first Receive command is received, or at turnaround time on a Transmit command.
- **NCP BSC.** The receive interface is set to monitor for phase.
- **EP BSC Duplex.** DTR is raised on the receive interface, and a 2-second timer is started to monitor the rise of DSR. When DSR rises, the receive interface is set to monitor for phase.
- **EP BSC Half-Duplex.** The receive interface is set to monitor for phase.
- **NCP with Character Mode Start-Stop.** The receive interface is not started. The Write ICW command issued after Enable (to reset the service request) can start the receive interface, if specified in the PCF.
- **EP with Character Mode Start-Stop.** DTR is raised on the receive interface, and a 25.6-second timer is started to monitor the rise of DSR. When DSR rises, the receive interface is set to monitor for phase.

Incoming (received) data is stacked in a buffer (the line interface buffer) in the scanner, waiting for a Receive command to transfer it to the control program buffer.

Note: A "Lost Data" condition occurs if either:

- The line interface buffer is filled with data and no Receive command is issued, or
- The link is half-duplex and a Transmit command is received before the Receive command.

The Transmit command is terminated with command rejected (line receiving) in the ending status.

The Enable command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected. It is also rejected if no Set Mode command has been previously received.

An Enable command must be executed before any data transfer commands may be serviced (except for lines equipped with an Option 1 modem, for which a Reset-N command may be issued).

Modem or internal errors occurring after completion of the Enable command are stacked in the scanner and are passed on to the control program in the ending status of the next command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone (Normal Mode)

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'02'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for the Enable command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Change command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described under the heading "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Disable Command (X'03')

The Disable command is used to reset a line, the associated modem, and the scanner control block information. The line is placed in the disabled state, and an Enable, Monitor Incoming Call, or a Reset-N command must be issued before it may be used to transfer data again.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone (Normal Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'03'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for this command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Disable command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described in "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The Set Mode data is not affected by the Disable command.
2. A Set Mode command is not required before the next Enable command.
3. The Disable command should not be used on EP lines connected to modems that do not drop DSR when DTR is dropped.

Dial Command (X'05')

The Dial command is used to perform automatic dialing of a remote station via an automatic calling unit (ACU). It has no meaning for a manual call. The Dial command must be issued on the ACU interface (as specified by a Set Mode command) of a data line. Before issuing a Dial command on an ACU interface, the control program must issue a Raise DTR command on the associated data line in order to turn DTR on. When the Raise DTR command is complete, the Dial command must be issued. When the Dial command is complete, an Enable command must be issued on the data line. The data line interface and the ACU interface may be on different scanners. A time-out is used to monitor the different phases of the dial operation. Its value is 51.2 seconds in EP; in NCP, it is as specified in the Set Mode data.

The Dial command must be issued to the even interface only; if it is issued to the odd interface, it is rejected.

The digits to be dialed must be contained in a single buffer (character mode) or a chain of buffers (normal mode). The maximum number of digits allowed is 64. The digits must be contained in bits 4 through 7 of the data byte in hexadecimal form; valid digits are X'0' through X'9', plus X'C' and X'D'. Digits X'0' through X'9' represent the value of the digit to be dialed; X'C' is the end-of-number (EON) character, used to inform the ACU that the last digit has been provided; X'D' is a separator to tell the ACU to wait for the second dial tone.

Notes:

1. The ACU must be equipped with the appropriate feature in order to use the X'C' and X'D' characters. If the ACU is not equipped to use the separator character, a dialing pause may be introduced into the dialing sequence in order to receive the second dial tone. To do this, two special characters may be introduced into the dialing buffer at the appropriate place: X'FF' introduces a 60-second pause; X'FA' introduces a 1-second pause. Thus, X'FF' followed by 5 X'FA' characters introduces a total delay of 65 seconds.
2. No dialing retry is made by the scanner if the call is unsuccessful.

Parameter Zone

Word 1	TCC	Modifiers	Offset	
Word 2	Byte Count	DD Buffer Pointer (Bytes X, 0, 1)		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: Only one modifier bit is used, with the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred to or from the control program is in an NCP-type buffer whose address is contained in the "Dialing Digit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "Dialing Digit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Offset: This is the number of bytes between the end of the buffer prefix and the start of the dialing digits. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of dialing digits contained in the buffer.

Dialing Digit Buffer Pointer (Bytes X, 0, 1): These 3 bytes hold the address of the buffer containing the dialing digits.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'05'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Monitor Incoming Call Command (X'04')

The Monitor Incoming Call command is used on switched V.24 interfaces to place the line in answer mode, that is, ready to accept an incoming call. Depending on the modem type, an incoming call is detected via the ring indicator (RI) signal, or via the data set ready (DSR) signal. The option is chosen via byte 3, bit 2 (Ring Indicator Mode) of the Set Mode data. If Set Mode data, byte 3, bit 0 is on, an answer tone is generated and RTS is raised.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone (Normal Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'04'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for this command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Change command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described under "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. After successful execution of the command (ending status = "Connection Established"), the line is set to receive status.
2. The status of the Modem-In and Modem-Out leads is available in the status area for both normal and character mode commands.
3. Modem or internal errors occurring after completion of the Monitor Incoming Call command are stacked in the scanner, and are passed on to the control program in the ending status of the next command.

Flush Data Command (X'09')

The Flush Data command takes the place of a Receive or Receive Continue command. It is used to clear out the data received on a line until an ending condition such as flag, line goes idle, ETB/ETX/ENQ (BSC), time-out, or modem error is reached. If the line is already idle when the Flush Data command is given, the command will not end.

The command must be issued only to a line in normal mode; if it is issued to a line in character mode, it is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'09'.

Secondary Status (SES) Field: Contains the secondary status (always X'00' for this command).

Line Communication Status (LCS) Field: Refer to "Line Communication Status Byte" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Reset-D Command (X'0B')

Reset-D means "Reset and Disable". The command is used to set the line to the disabled state. If a wrap is in progress, it is terminated. The line must have been previously initialized by means of a Set Mode command, and there must be no outstanding command on either interface. If this is not the case, a Level 1 interrupt occurs with an error status type 3.

This command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected. This command is also rejected if a Set Mode command has not previously been issued.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0B'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for this command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The Reset-D command should not be issued on lines equipped with Option 1 modems.
2. The Reset-D command does not have an internal wait, and does not wait for DSR to drop.
3. If the Reset-D command is issued on an ACU line, the modem-out pattern shows Call Request (CRQ) and Digit Present (DPR) both off.

Reset-N Command (X'0C')

Reset-N means "Reset and No-Op". The command is used to set the line to the enabled No-Op state. If a wrap is in progress, it is terminated. The line must have been previously initialized by means of a Set Mode command, and there must be no outstanding command on either interface. If this is not the case, a Level 1 interrupt occurs with an error status type 3.

This command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected. This command is also rejected if a Set Mode command has not previously been issued.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0C'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for this command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The Reset-N command should be used instead of the Enable command on lines equipped with Option 1 modems.
2. The Reset-N command does not have an internal wait, and does not wait for DSR to rise.

Raise Data Terminal Ready Command (X'08')

The Raise Data Terminal Ready command is used to raise the DTR signal. 'Data Set Ready' is not monitored. It must be issued to the data line before issuing the Dial command to the associated ACU interface.

This command may be issued only to an even interface. If it is issued to an odd interface, it is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone (Normal Mode)

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'08'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for the Set Mode command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used for the Set Mode command in normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described in "Character Mode Commands".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Halt Command (X'F0)

The Halt command requires no parameters, so that no cycle stealing occurs from the PSA area in CCU storage. It is used to terminate an outstanding command:

- If no command is active when the Halt command is issued, it is ignored; no status is returned, and no CCU level 2 interrupt occurs.
- If a command is active when the Halt command is issued, it is terminated, and the Halt bit (bit 0) and Service Request bit (bit 1) are set in the SCF. The status area is transferred to CCU storage, and a CCU level 2 interrupt request is raised. The status area shows any conditions (such as Start Bit Detected, or Modem Check) that occurred before the current command was terminated by the Halt command.

Note: If the halted command was Write ICW with PCF = X'7' and a character has been received, the new character is not stored in the PDF. The received character is however retained, and is set in the PDF for the next Write ICW command with PCF = X'7'.

- All outstanding commands can be halted; however, Trace and Stop Trace should not be halted, because the result is unpredictable.
- If a Halt command is issued to a previous Halt command without an intervening CCU level 2 interrupt, the scanner ignores the second Halt.
- The scanner takes no action on the line except for NCP BSC commands and the EP BSC Receive command.

Parameter Zone

The parameter zone has no meaning for the Halt command.

Status Zone (Normal Mode)

Word 1	SCF	Halted cmd.	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	Halted cmd.	SES	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Note: The information contained in the status zone refers to the command that was halted, and not to the Halt command itself.

Status Control Field (SCF): This byte contains information which describes the progress of the command. See "Ending Status" below. Refer to the end of this chapter for full details of this field.

Halted Command Field: Contains the code for the command that was halted.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: Refer to "Line Communication Status Byte" in this chapter for details.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

Other Fields: The remaining fields of the status area are not used in the normal mode. In character mode, two additional fields are used: LCD/PCF and SDF. The meaning of these fields is described under "Character Mode Commands".

Ending Status

The ending status depends only on the command being halted.

Special Considerations

1. If the scanner has already transferred its ending status, the Halt command has no effect.
2. If the line that has been halted is defined as duplex, two commands may be outstanding, one for the transmit interface, the other for the receive interface. The Halt command affects only one of the interfaces, as defined in the Halt command. If the commands on both interfaces must be terminated, **two** Halt commands are required.
3. The scanner takes no action on the line, except for NCP BSC commands:

NCP BSC Control Command: the transmission of the control characters is completed, and the line is turned around to the receive state. The received data is flushed to an end-of-block or time-out condition, the line is left in the receive state, and the command is terminated with the Halt status.

NCP BSC Transmit and Transmit Continue Commands: the scanner transmits the control characters DLE-ENQ, and the line is turned around to the receive state; the command is terminated with the Halt status.

NCP BSC Receive and Receive Continue Commands: the received data is flushed to an end of block or time-out condition, the line is left in the receive state, and the command is terminated with the Halt status.

Effect of the Halt Command

Set Mode Command: The Halt command is ignored and Set Mode command processing is completed. The Halt bit is not set in the SCF.

Change Command: The Halt command is ignored and Change command processing is completed. The Halt bit is not set in the SCF.

Enable Command: Enable command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

If the line was in the receive mode, all current data and all queued data is purged; all related statuses except Modem Check in the SCF, and Internal Box Error in the LCS are also purged.

Note: Issuing a Halt command while an Enable command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

Disable Command: The Halt command is ignored and Disable command processing is completed. The Halt bit is not set in the SCF.

Note: The disable timer is started, even if the line was already in the disable state.

Dial Command: Dial command processing is stopped. All leads to the ACU are dropped, and the command is ended with a halt status.

Note: The ACU is reset at the next Dial command.

Monitor Incoming Call Command: Monitor Incoming Call command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

If the line was in the receive mode, all current data and all queued data is purged; all related statuses except Modem Check in the SCF and Internal Box Error in the LCS are also purged.

Note: Issuing a Halt command while a Monitor Incoming Call command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

Flush Command: The Halt command is ignored and Flush command processing is completed. The Halt bit is not set in the SCF.

Reset-D Command: The Halt command is ignored and Reset-D command processing is completed. The Halt bit is not set in the SCF.

Reset-N Command: The Halt command is ignored and Reset-N command processing is completed. The Halt bit is not set in the SCF.

Raise DTR Command: Raise DTR command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

Note: Issuing a Halt command while a Raise DTR command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

Trace Command: The Halt command should not be used to terminate a Trace command because the result is unpredictable.

Stop Trace Command: The Halt command should not be used to terminate a Stop Trace command because the result is unpredictable.

386X/58XX Test Command: 386X/58XX Test command processing is stopped. The TC lead is dropped, then the scanner waits for the TI lead to fall, or for the TI time-out. The line is set to the No-Op state, and the command is ended with a halt status.

Wrap (Data) Command: Wrap command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

If the line was in the receive mode, all current data and all queued data is purged; all related statuses except "Modem Check" in the SCF and "Internal Box Error" in the LCS are also purged.

Note: Issuing a Halt command while a Wrap command is pending may leave the modem interface in an unstable condition. For this reason, the next command should be a Disable command to stabilize the modem interface.

Wrap (Control Lead) Command: Wrap command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status. The disable timer does not run.

Note: Issuing a Halt command while a Wrap command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

All SDLC Transmit Type Commands (Except X.21): Transmission is immediately stopped, but RTS does not drop. The interface is set to the No-Op state, and the command ends with the current status ORed with the halt bit.

All SDLC Receive Type Commands (Except X.21): All current data and all queued data is purged; all related statuses except "Modem Check" in the SCF, and "Internal Box Error" in the LCS are also purged. The interface is set to the No-Op state, and the command ends with the current status ORed with the halt bit.

All SDLC Transmit Type Commands (X.21 Only): Transmission is stopped immediately and the interface is set to the No-Op state. The command ends with a halt status.

All SDLC Receive Type Commands (X.21 Only): All data is purged, and the interface is set to the No-Op state. The command ends with a halt status.

X.21 Call Request Command: Call Request command processing is stopped; the line is cleared and set to the X.21 No-Op state. The command ends with a halt status.

X.21 Monitor Incoming Call Command: Monitor Incoming Call command processing is stopped; the line is cleared and set to the X.21 No-Op state. The command ends with a halt status.

X.21 DTE Clear Request Command: The Halt command is ignored, and DTE Clear Request command processing is completed.

NCP BSC Transmit and Transmit Continue Commands

1. If transmitting text

A DLE character followed by ENQ is sent; the line then turns around. When an answer is received, or a time-out occurs, the interface is set to the No-Op state. The command ends with the current status ORed with the halt bit.

2. If not transmitting text

The Halt command is ignored and Transmit or Transmit Continue command processing is completed. The halt bit is not set.

3. Data already in scanner buffer, but transmission not yet started

Transmit or Transmit Continue command processing is stopped. The interface is set to the No-Op state, and the command ends with the current status ORed with the halt bit.

All NCP BSC Commands except Transmit and Transmit Continue: The Halt command is ignored and NCP BSC command processing is completed.

EP BSC Transmit Command: A DLE character followed by ENQ is sent. If the line is half-duplex, RTS is dropped. The interface is then set to the No-Op state, and the command ends with the current status ORed with the halt bit.

Note: Issuing a Halt command while an EP BSC Transmit or EP BSC Transmit Continue command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

EP BSC Receive Command: All data is purged. The interface is set to the No-Op state, and the command ends with the current status ORed with the halt bit.

Write ICW Command: Write ICW command processing is stopped; if the command is Transmit, RTS is not dropped. The interface is then set to the No-Op state, and the command ends with the current status ORed with the halt bit.

Note: Issuing a Halt command while a Write ICW command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

Halt Command: The second Halt command is ignored.

Note: If any other command is received while a Halt command is being processed, the Command Reject bit is set, and a Level 1 interrupt occurs.

Halt Immediate Command: The Halt command is ignored.

Command Queued because of a Halt Immediate Command: If a Halt Immediate command was issued, followed by a new command, the new command is normally executed by the scanner. If the Halt Immediate processing was not completed, the new command is queued for later execution. If a Halt command is now received for the new command while it is still queued, the new command is not executed, and the scanner ends the new command with a halt status.

Halt Immediate Command (X'F1)

The Halt Immediate command may be issued to the scanner at any moment. All commands may be halted. However, "Trace" and "Stop Trace" should not be halted, because the result is unpredictable.

- The Halt Immediate command requires no parameters, so that no cycle stealing occurs from the PSA area in CCU storage. It does not create an outstanding command condition in the scanner.
- If no command is outstanding to both the CCU and the scanner when the Halt Immediate command is issued, it is ignored; no status is returned and no CCU level 2 interrupt occurs.
- If a command is outstanding to both the CCU and the scanner when the Halt Immediate command is issued, the following sequence of events occurs:
 - The scanner ignores the contents of the parameter area which is considered to be available to the CCU control program to set up the parameters for the next command after the Halt Immediate.
 - Any pending status is discarded. No cycle stealing to CCU storage occurs, and no level 2 interrupt is set. At this point there is no command outstanding.

Note: In some cases, an outstanding command may already have been terminated by the scanner, and a level 2 interrupt request posted to the CCU at the moment that the Halt Immediate command was issued, but not yet treated by the control program. The line ID is still waiting in the scanner.

1. The line identification already queued in the scanner is invalidated. A new line ID formed by adding X'80' to the lower halfword of the special LVT address, replaces the old line ID.
2. Scanner processing continues as though the Halt Immediate command has not been received. However, the status area in the scanner is locked, and no further level 2 interrupts may be requested by the scanner until the CCU control program issues another command to the scanner.

Parameter and Status Zones

The parameter and status zones have no meaning for the Halt Immediate command.

Ending Status

The ending status has no meaning for the Halt Immediate command.

Special Considerations

1. If the line that has been halted is defined as duplex, two commands may be outstanding, one for the transmit interface, the other for the receive interface. The Halt Immediate command affects only one of the interfaces, as defined in the Halt Immediate command. If the commands on both interfaces must be terminated, **two** Halt Immediate commands are required.
2. If the command that was halted by the Halt Immediate command was about to raise a Modem Check or an Internal Box Error, it is only raised on the **next** command.

Note, however, that a Modem Check is **not** raised under these conditions if the following command is Set Mode, Enable, Disable, or X.21 Clear.
3. If the command that was halted by the Halt Immediate command was "Write ICW", and the halt was received after the scanner had stored the status, but before the level 2 interrupt request was raised to the CCU, the level 2 interrupt request is suppressed. The control program must take into account the possibility that the status area has been changed.

Effect of Halt Immediate Command

Set Mode Command: Set Mode command processing is completed, and the line remains in the No-Op state. Any pending status is ignored.

Note: The No-Op state does not apply to a line connected to an ACU.

Change Command: Change command processing is completed, and the line set to the No-Op state. Any pending status is ignored.

Enable Command: Enable command processing is stopped.

If the line was in receive mode, all current data and all queued data is purged; all related statuses except Modem Check in the SCF, and Internal Box Error in the LCS are also purged. The line is set to the No-Op state; any pending status is ignored. The modem-out leads are unchanged.

Disable Command: Disable command processing is stopped. The line is set to the No-Op state; any pending status is ignored. The modem-out leads are unchanged.

Dial Command: Dial command processing is stopped and all leads to the ACU are dropped. Any pending status is ignored.

Note: The ACU is reset at the next Dial command.

Monitor Incoming Call Command: Monitor Incoming Call command processing is stopped. If the line was in the receive mode, all current data and all queued data is purged; all related statuses except Modem Check in the SCF, and Internal Box Error in the LCS are also purged. The line is set to the No-Op state; any pending status is ignored. The modem-out leads are unchanged.

Flush Command: Flush command processing is stopped and the line is set to the No-Op state. Any pending status is ignored.

Reset-D Command: Reset-D command processing is completed and the line is set to the No-Op state. Any pending status is ignored.

Reset-N Command: Reset-N command processing is completed and the line is set to the No-Op state. Any pending status is ignored.

Raise DTR Command: Raise DTR command processing is completed, and the line is set to the No-Op state. Any pending status is ignored.

Trace Command: The Halt Immediate command should not be used to terminate a Trace command because the result is unpredictable.

Stop Trace Command: The Halt Immediate command should not be used to terminate a Stop Trace command because the result is unpredictable.

386X/58XX Test Command: 386X/58XX Test command processing is stopped. The TC lead is dropped, but the scanner does not wait for the TI lead to fall. The line is set to the No-Op state.

Note: Because the fall of TI is not monitored, the command following the Halt Immediate command may find the TI lead still on, and will be rejected with Command Reject as follows:

1. Next command is another 386X/58XX Test command: the LCS indicates "TI already on".
2. Next command is any other transmit command: the LCS indicates "CTS failed to rise".

Wrap (Data) Command: Wrap command processing is stopped. If the line was in receive mode, all current data and all queued data is purged; all related statuses except "Modem Check" in the SCF, and "Internal Box Error" in the LCS are also purged. The line is set to the No-Op state; any pending status is ignored.

Wrap (Control Lead) Command: Wrap command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and any pending status is ignored.

All SDLC Transmit type Commands (except X.21): Transmission is immediately stopped, but RTS does not drop. The interface is set to the No-Op state, and any pending status is ignored.

All SDLC Receive type Commands (except X.21): If the line was in receive mode, all current data and all queued data is purged; all related statuses except "Modem Check" in the SCF, and "Internal Box Error" in the LCS are also purged. The interface is set to the No-Op state, and any pending status is ignored.

All SDLC Transmit Type Commands (X.21 Only): Transmission is stopped immediately, the line is cleared, and the interface is set to the No-Op state. Any pending status is ignored.

All SDLC Receive Type Commands (X.21 Only): All data is purged, and the interface is set to the No-Op state. Any pending status is ignored.

X.21 Call Request Command: Call Request command processing is stopped; the line is cleared and set to the X.21 No-Op state. Any pending status is ignored.

X.21 Monitor Incoming Call Command: Monitor Incoming Call command processing is stopped; the line is cleared and set to the X.21 No-Op state. Any pending status is ignored.

X.21 DTE Clear Request Command: DTE Clear Request command processing is completed; the line is cleared and set to the X.21 No-Op state. Any pending status is ignored.

All NCP BSC Transmit-Type Commands: A DLE character followed by ENQ is sent, but RTS does not drop. The interface is set to the No-Op state, and any pending status is ignored.

All NCP BSC Receive-Type Commands: All data is purged. The interface is set to the No-Op state, and any pending status is ignored.

EP BSC Transmit Command: A DLE character followed by ENQ is sent. If the line is half-duplex, RTS is dropped. The interface is set to the No-Op state, and any pending status is ignored.

EP BSC Receive Command: All data is purged. The interface is set to the No-Op state, and any pending status is ignored.

Write ICW Command: Write ICW command processing is stopped; if the command is Transmit, RTS is not dropped. The interface is set to the No-Op state, and any pending status is ignored.

Halt Command: Halt command processing is stopped. The interface is set to the No-Op state, and any pending status is ignored.

Halt Immediate Command: The Halt Immediate command is ignored.

Note: If any other command is received while a Halt Immediate command is being processed, the command is accepted and executed normally by the scanner.

Command Queued because of a Halt Immediate Command: If a Halt Immediate command was issued, followed by a new command, the new command is normally executed by the scanner. If the Halt Immediate processing was not completed, the new command is queued for later execution. If a Halt Immediate command is now received for the new command while it is still queued, the new command is ignored by the scanner. However, the original Halt Immediate command processing is completed normally.

V.25bis Commands

The V.25bis commands are used by the NCP and similar programs for initiating, controlling, and ending V.25bis calls via a modem. The transmission of the select characters to the modem may be Start Stop or SDLC.

V.25bis Call Request Command (X'0D')

The V.25bis Call Request command is used to make an outgoing call. Before sending this command, the line must be in the 'idle' state. The dialing digits are then sent to the line. The call is an addressed call with the number stored in the 3745 and sent to the modem as required.

Note: The modem must be set up to accept an addressed call.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Select Character Buffer Pointer		
Word 3	-	-	Dialing Time-out	
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the select characters are in an NCP-type buffer whose address is contained in the "First Select Character Buffer Pointer". If this bit is on, the select characters are not in an NCP-type buffer, but in a data area whose address is contained in the "First Select Character Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 4 - Connection Protocol: This bit, if on, indicates that transmission of select characters is SDLC; if off, transmission is start stop.

Note: After the call is established, data transmission may be SDLC, BSC, or Start Stop.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of select characters to be transmitted.

First Select Character Buffer Pointer: This 3-byte field contains the address of the buffer where the selection (dialing) characters are stored.

Dialing Time-out: This 2-byte field contains a timer value that is used to detect time-out conditions.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	ELCS/DH	DT/C1	DU/C2
Word 3	-	-	Modem In	Modem Out

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0D'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains the last status of the network:

LCS	Meaning
X'9E'	Correct completion - call was established
X'D2'	Command reject
X'80'	A time-out has occurred
X'E8'	An invalid (INV) indication was received
X'EA'	A delayed call (DLC) indication was received
X'EC'	A collision (CI) occurred
X'FC'	A call failure (CFI) indication was received

Any other value indicates that a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Extended Line Communication Status (ELCS): This field is only used when the LCS field = X'FC' (Call Failure Indication).

ELCS	Meaning
X'01'	Engaged tone was received
X'03	Local DCE busy
X'04'	Ring tone was received
X'05'	Abort call
X'06'	Answer tone was not detected
X'07'	Forbidden call
X'FF'	Unknown cause

DH, DT, and DU

These three fields are only used if the LCS is X'EA' (Delayed Call Indication). After repeated unsuccessful call attempts, no further calls may be attempted before a given time delay. DH, DT, and DU contain the hundreds, tens, and units of the time delay.

Note: The use of this feature depends on national regulations.

C1 and C2

These two fields are only used if the ELCS is X'FF' (Unknown Cause). C1 contains the first character received from the modem and C2 the second.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

V.25bis Monitor Incoming Call Command (X'0E')

The V.25bis Monitor Incoming Call command is sent to the scanner to allow incoming calls on the line. If an outgoing call is required, the V.25bis Monitor Incoming Call command must be halted by means of a Halt or Halt Immediate command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	--	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0E'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field:

LCS	Meaning
X'9E'	Correct completion - call was established
X'D2'	Command reject
X'80'	A time-out has occurred

Any other value indicates that a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

V.25bis Clear Request Command (X'0F')

The Clear Request command is used to inform the scanner to clear the line to the 'idle' state and set the interface to 'DTE Not Ready'.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0F'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field:

LCS	Meaning
X'9E'	Correct completion - call was established
X'D2'	Command reject
X'80'	A time-out has occurred

Any other value indicates that a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP SDLC Commands

The NCP SDLC commands are used by the NCP and similar programs for data transfer and control on SDLC lines.

SDLC Transmit Control Command (X'10')

The SDLC Transmit Control command is used to transmit control information only; as no data is to be transmitted, a transmit buffer is not required, but a receive buffer is provided for the response. The command is used as follows:

1. To send supervisor frames (RR, RNR, REJ) on the even interface of a duplex or half-duplex link and receive a response. The transmission may be from a primary station to a secondary station, or vice-versa.
2. To send non-sequenced frames without information fields from a primary to a secondary station.
3. To send non-sequenced responses without information fields from a secondary to a primary station.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 4 - Compare Address: This bit, if off, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary side, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary side. If a mismatch occurs, the received frame is rejected (an **All Parties** address is always accepted, however). If the bit is on, no compare occurs.

Bit 5 - Answer Requested: This bit, when on, indicates that once the frame has been transmitted, a response is expected within a given period of time.

Bit 6 - Turn Line Around/Drop RTS: For half-duplex lines, this bit, when on, indicates that the line must be put into receive mode as soon as the frame has been transmitted. For duplex lines, RTS must drop as soon as the frame has been transmitted.

Bit 7 - Receive Area Assigned: This bit is valid for half-duplex lines only. When on, it indicates that a chain of buffers is available to assemble the received frame.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes of received data to be transferred.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response to the transmitted control byte(s) must be stored.

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'10'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. On a duplex link, the Transmit Control command on the transmit side should be preceded by a Receive command on the receive side. The PSA of this command contains the address of the first buffer of a receive buffer chain. Alternatively, a Receive Monitor command may be used.
2. The way in which the command is terminated after frame transmission depends on the way in which the line is defined (duplex or half-duplex), and on the command modifiers:
 - **Half-Duplex and not "Turn Line Around":** The command is terminated with "transmit completed" status. The line is left in transmit mode sending continuous flags (if specified by the Set Mode command), or continuous "mark".
 - **Half-Duplex and "Turn Line Around":** Request To Send (RTS) is dropped (if "turn with RTS on" was not specified by the Set Mode command), and monitor for clear to send (CTS). The line is placed in the receive mode. Further actions depend on the "answer requested" (AR) and "receive area assigned" (RAA) bits, as shown in the following table:

AR	RAA	Action
0	-	End the command ("transmit complete")
1	0	Start the Reply time-out. When the first data comes in, end the command ("buffer request", or "response received with no data").
1	1	Start the Reply Time-out. Put the data into the buffer(s). End the command ("buffer request", or "response received with data").

- **Duplex:** The transmit interface transmits continuous flags (if specified by the Set Mode command), or continuous "mark". The command is ended ("transmit completed"), and the Reply time-out is started on the receive side if the "answer requested" modifier is on. If the "Drop RTS" modifier (bit 6) is specified, the transmit interface stops transmission, turning off RTS.

SDLC Transmit Data Command (X'11')

The SDLC Transmit Data command is used to transmit data from a primary station to a secondary station, and vice-versa. The command is used as follows:

1. To send non-sequenced frames with information fields from a primary station to a secondary station.
2. To send information frames from a primary station to a secondary station on the even station of a duplex link, with or without the polling bit. Alternatively, a half-duplex link may be used; in this case, the response is received on the same interface.
3. To send information frames without the final bit, from a secondary to a primary station.
4. To send non-sequenced responses with information fields from a secondary to a primary station.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected.

Parameter Zone

Word 1	TCC	Modifiers	Offset (T)	Offset (R)
Word 2	Byte C. (T)	First Transmit Buffer Pointer		
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	Byte C. (R)	First Receive Buffer Pointer		

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 4 - Compare Address: This bit, if on, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary side, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary side. If a mismatch occurs, the received frame is rejected (an **All Parties** address is always accepted, however).

Bit 5 - Answer Requested: This bit, when on, indicates that once the frame has been transmitted, a response is expected within a given period of time.

Bit 6 - Turn Line Around/Drop RTS: For half-duplex lines, this bit, when on, indicates that the line must be put into receive mode as soon as the frame has been transmitted. For duplex lines, RTS must drop as soon as the frame has been transmitted.

Bit 7 - Receive Area Assigned: This bit is valid for half-duplex lines only. When on, it indicates that a chain of buffers is available to assemble the received frame.

Offset (T): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Transmit Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Offset (R): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Receive Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count (T): This is the number of bytes of transmit data to be transferred.

First Transmit Buffer Pointer: This 3-byte field contains the address of the buffer where the data to be transmitted is stored.

Note: The least significant bit of this 3-byte field (byte 7, bit 7 of parameter area) is the "SDLC Data Chain" bit. See below under "Special Considerations".

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'11'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. On a duplex link, the Transmit Data command with answer requested in the modifiers on the transmit side should be preceded by a Receive command on the receive side. The PSA of this command contains the address of the first buffer of a receive buffer chain. Alternatively, a Receive Monitor command may be used.
2. How the command is terminated after frame transmission depends on how the line is defined (duplex or half-duplex), and on the command modifiers:
 - **Half-Duplex and not "Turn Line Around":** The command is terminated with "transmit completed" status. The line is left in transmit mode sending continuous flags (if specified by the Set Mode command), or continuous "mark".

- **Half-Duplex and "Turn Line Around":** Request To Send (RTS) is dropped (if "turn with RTS on" was not specified by the Set Mode command), and monitor for clear to send (CTS). The line is placed in the receive mode. Further actions depend on the "answer requested" (AR) and "receive area assigned" (RAA) bits, as shown in the following table:

AR	RAA	Action
AR	RAA	Action
0	-	End the command ("transmit complete").
1	0	Start the Reply time-out. When the first data comes in, end the command ("buffer request", or "response received with no data").
1	1	Start the Reply Time-out. Put the data into the buffer(s). End the command ("buffer request", or "response received with data").

- **Duplex:** The transmit interface transmits continuous flags (if specified by the Set Mode command), or continuous "mark". The command is ended ("transmit completed"), and the Reply time-out is started on the receive side if the "answer requested" modifier is on. If the "Drop RTS" modifier (bit 6) is specified, the transmit interface stops transmission, turning off RTS.
3. The rightmost bit of the "First Transmit Buffer Pointer" (byte 7, bit 7 of the parameter area) is the SDLC data chaining bit. When all the data has been transmitted, this bit is tested. If the rightmost bit is off, it means that the complete SDLC frame has been transmitted; the BCC and final flag are then sent, and the line is turned around (if specified in the modifiers). The command is terminated. If the bit is on, the SDLC frame has not been completely transmitted, and more data is waiting in a new buffer chain or in a data area.

SDLC Transmit Continue Command (X'1D')

The SDLC Transmit Continue command is used when a previous SDLC Transmit Data command (or a previous Transmit Continue command) was ended with a "Buffer Request (Transmit)" condition in the ending status. It provides a new chain of buffers or a new data area.

Parameter Zone

Word 1	TCC	Modifiers	Offset (T)	Offset (R)
Word 2	Byte C. (T)	First Transmit Buffer Pointer		
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	Byte C. (R)	First Receive Buffer Pointer		

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 4 - Compare Address: This bit, if on, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary side, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary side. If a mismatch occurs, the received frame is rejected (an **All Parties** address is always accepted, however).

Bit 5 - Answer Requested: This bit, when on, indicates that once the frame has been transmitted, a response is expected within a given period of time.

Bit 6 - Turn Line Around/Drop RTS: For half-duplex lines, this bit, when on, indicates that the line must be put into receive mode as soon as the frame has been transmitted. For duplex lines, RTS must drop as soon as the frame has been transmitted.

Bit 7 - Receive Area Assigned: This bit is valid for half-duplex lines only. When on, it indicates that a chain of buffers is available to assemble the received frame.

Offset (T): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Transmit Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Offset (R): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Receive Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count (T): This is the number of bytes of transmit data to be transferred.

First Transmit Buffer Pointer: This 3-byte field contains the address of the buffer where the data to be transmitted is stored.

Note: The least significant bit of this 3-byte field (byte 7, bit 7 of parameter area) is the "SDLC Data Chain" bit. See below under "Special Considerations".

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1D'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

Same as for the SDLC Transmit Data command.

SDLC Transmit Multiframe Message Command (X'1E')

The SDLC Transmit Multiframe Message command is used to send a multiframe message. The message must be in an NCP buffer chain. Each buffer of the chain is processed as if a separate transmit command had been issued for each buffer. The Transmit Multiframe Message command generates a complete frame for each buffer, with only one flag between frames, until the end of the buffer is reached. Only one interrupt per chain is presented to the CCU. The SDLC Data Chain bit (byte 7, bit 7) is not used.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Transmit Buffer Pointer		
Word 3	XA	XC	-	-
Word 4	-	-	-	-

Modifier Byte: Not used.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes of transmit data to be transferred.

First Transmit Buffer Pointer: This 3-byte field contains the address of the buffer where the data to be transmitted is stored.

SDLC Transmit Address (XA): This byte contains the SDLC station address to be used in the frame being transmitted.

SDLC Transmit Control (XC): This byte contains the SDLC control byte to be used in the frame being transmitted.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1E'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

For the first buffer in the chain, the SDLC transmit address, the SDLC transmit control, the data count, and the buffer offset are taken from the parameter area. The data count **does not** include the SDLC transmit address and transmit control fields.

For the following buffers, the SDLC transmit address and SDLC transmit control are included in the buffer; the data count and the buffer offset are taken from the buffer prefix. The data count **does** include the SDLC transmit address and transmit control fields.

SDLC Receive Multiframe Message Command (X'1F')

The SDLC Receive Multiframe Message command is used to process a multiframe message received on an SDLC duplex line. The parameter zone contains the address of the first buffer in the receive buffer chain, together with a byte count and an offset. Each element of the buffer chain holds a single SDLC frame. When each SDLC frame is received, the next link pointer (in the buffer prefix) is examined; if it is zero, a status is built and a CCU level 2 interrupt is sent to the CCU. If the next link pointer is not zero, the next frame is processed, using a buffer address, byte count, and offset from the buffer prefix.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains a single command modifier bit having the following meanings:

Bit 4 - Compare Address: This bit must be on to indicate that no address compare is to be done.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1F'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

SDLC Receive Monitor Command (X'12')

The SDLC Receive Monitor command is used to monitor a line for incoming data.

Parameter Zone

Word 1	TCC	Modifiers	-	-
Word 2	-	-	-	-
Word 3	RA1	RA2	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 4 - Compare Address: This bit, if on, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary side, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary side. If a mismatch occurs, the received frame is rejected (an **All Parties** address is always accepted, however).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address to be compared against the address in the frame being received (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'12'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The XA1 and XA2 fields in the parameter area are loaded by the control program only if the controller is the primary station, and if bit 4 of the modifier field specifies "compare address". The address in the receive frame is then compared with the contents of XA1/XA2. If the controller is a secondary station, and "compare address" is specified, the received address is compared with the address specified by the Set Mode command. In this case, the XA1 and XA2 fields are not specified in the command.
2. Start of message: depending on the length of the address and control fields (as specified in the modifiers), the command is ended when the 6th, 7th, or 8th character of the frame has been assembled. If this character is a flag, the ending status indicates "frame received - no data"; if the character is not a flag, the ending status indicates "buffer request".
3. On a duplex link, the reply time-out is started on the receive side when a Transmit Control or Transmit Data command with "answer requested" in the modifier byte has been issued on the transmit side. This time-out is the maximum time allowed before a response must arrive.

Once reception has started, the receive text time-out is started. This time-out is reset to zero at the end of a frame, or at buffer request. In this latter case, the receive text time-out is restarted by a Receive Continue command.
4. In duplex receive mode, as soon as the receive side (odd interface) has been set to the receive mode, the receive mode continues, even between the SDLC Receive Monitor, SDLC Receive, and SDLC Receive Continue commands, until a Halt, Halt Immediate, or Disable command is issued by the control program.

In half-duplex receive mode, as soon as the line has been set to the receive mode, the receive mode continues between receive commands, as for duplex, until a Halt, Halt Immediate, SDLC Transmit Control, SDLC Transmit Data or Disable command is issued by the control program.

SDLC Receive Command (X'13')

The SDLC Receive command is used to pass the address of the first buffer in a receive data buffer chain to the scanner, and to place the scanner in the ready to receive mode. It is used as follows:

1. On the receive side of a duplex line, before sending a frame with the poll bit on in the transmit side.
2. On a duplex or half-duplex line, whenever an "I" frame is received with the "final" bit off, to prepare for the reception of the next frame.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	RA1	RA2	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 4 - Compare Address: This bit, if off, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary side, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary side. If a mismatch occurs, the received frame is rejected (an **All Parties** address is always accepted, however).

Bit 5 - Answer Requested: This bit, when on, indicates that a response is expected within a given period of time.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address to be compared against the address in the frame being received (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'13'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The XA1 and XA2 fields in the parameter area are loaded by the control program only if the controller is the primary station, and if bit 4 of the modifier field specifies "compare address". The address in the receive frame is then compared with the contents of XA1/XA2. If the controller is a secondary station, and "compare address" is specified, the received address is compared with the address specified by the Set Mode command.
2. On a duplex link, the reply time-out is started on the receive side when a Transmit Control or Transmit Data command with "answer requested" in the modifier byte has been issued on the transmit side. This time-out is the maximum time allowed before a response must arrive.

Once reception has started, the receive text time-out is started. This time-out is reset to zero at the end of a frame, or at buffer request. In this latter case, the receive text time-out is restarted by a Receive Continue command.

3. In duplex receive mode, as soon as the receive side (odd interface) has been set to the receive mode, the receive mode continues, even between the SDLC Receive Monitor, SDLC Receive, and SDLC Receive Continue commands, until a Halt, Halt Immediate, or Disable command is issued by the control program.

In half-duplex receive mode, as soon as the line has been set to the receive mode, the receive mode continues between receive commands, as for duplex, until a Halt, Halt Immediate, SDLC Transmit Control, SDLC Transmit Data or Disable command is issued by the control program.

SDLC Receive Continue Command (X'14')

The SDLC Receive Continue command is used to assign additional buffers, when the scanner informs the CCU that data is being received for which no buffer is currently available.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains a single modifier bit which has the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'14'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received in response to the transmitted control byte(s).

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a 2-byte control field).

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Every time a buffer is filled, the receive text time-out (see SDLC Receive command) is restarted. This time-out is reset to zero at the end of a frame, or at buffer request. In this latter case, the receive text time-out is restarted by a Receive Continue command.
2. In duplex receive mode, as soon as the receive side (odd interface) has been set to the receive mode, the receive mode continues, even between the SDLC Receive Monitor, SDLC Receive, and SDLC Receive Continue commands, until a Halt, Halt Immediate, or Disable command is issued by the control program.

In half-duplex receive mode, as soon as the line has been set to the receive mode, the receive mode continues between receive commands, as for duplex, until a Halt, Halt Immediate, SDLC Transmit Control, SDLC Transmit Data or Disable command is issued by the control program.

NCP X.21 Commands

The NCP X.21 commands are used by the NCP and similar programs for controlling X.21 signaling and clearing sequences on public data networks. The data transmission itself uses the SDLC commands.

X.21 Call Request Command (X'15')

The X.21 Call Request command is used to make an outgoing call. Before receiving this command, the line must be in the 'controlled not ready' state, as set by the Set Mode command, or at the end of the clear process. If it is not, the command is ended with a modem check status. The scanner then sends the call request state and monitors for 'proceed to select'; when this signal rises, it sends the selection signals (dialing digits), contained in an NCP-type buffer (if the option was specified in the PSA). The end of the selection signals must be marked by a "+" sign, also in the buffer. After the transmission of the selection signals (or after reception of the 'proceed to select' state in the case of a direct call) the scanner sends the 'DTE waiting' state and then monitors for possible call progress signals (CPSs); if any are received, the last one is transferred into bytes 11 and 12 of the status area. The scanner monitors simultaneously for the 'ready for data' state. If it is received, the command is completed without error.

Notes:

1. If a negative CPS is received, the scanner automatically retries all calls except those that are designated as not retrievable, after having closed the line.
2. If the modifier bits specify "direct call", no selection signals are required.
3. If a DCE error on DCE clear is received, the error is reported to the CCU and the line is cleared.
4. If a T1, T2, or T3 time-out occurs, the error is reported to the CCU and the line is cleared.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Selection Signal Buffer Pointer		
Word 3	Retry Timer Value		-	Retry Count
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Selection Signal Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Selection Signal Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Retry Requested: This bit, if on, indicates that the X.21 call request is to be retried after a delay (depending on the value of the CPS) specified by the Retry Timer field, providing that the retry count has not been previously exhausted.

Bit 6 - Direct Call: This bit, when on, indicates that on an X.21 call request, no selection signals are to be sent.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of select characters to be transmitted.

First Selection Signal Buffer Pointer: This 3-byte field contains the address of the buffer where the selection (dialing) characters are stored.

Retry Timer Value: This 2-byte field contains the timer value after which the command is eventually retried automatically, depending on the CPS.

Retry Count: This byte indicates the number of times the command is to be retried.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	ILCS	Res. Retry Ct	Last CPS	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'15'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains the last status of the network; X'9E' indicates correct completion. Bit 7 indicates the result of a DTE Clear or DCE Clear (bit 7 = 0 means the Clear was successful; bit 7 = 1 means the Clear failed). If this field contains X'D2', the command was rejected.

Other possibilities are:

LCS	Meaning
X'8x'	A time-out has occurred
X'9x'	A CPS error has occurred
X'Fx'	A DCE clear has occurred

Any other value indicates that a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Initial Line Communication Status (ILCS): This byte contains the LCS of the first error in an error recovery sequence (reliable Call Progress Signal, time-out, CPS error).

Residual Retry Count: This byte contains the residual value of the retry count from the parameter area.

Last Call Progress Signal: This byte contains the last CPS character received from the X.21 interface.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

X.21 Monitor Incoming Call Command (X'16')

The X.21 Monitor Incoming Call command is sent to the scanner to allow incoming calls on the line. Before receiving this command, the line must be in the 'controlled not ready' state, as set by the Set Mode command, or at the end of the clear process. If it is not, the command is ended with a modem check status. The scanner presents a 'ready' state to the network and monitors for incoming calls. When an incoming call is detected, the scanner sets the 'call accepted' state and monitors for 'ready for data'. When the scanner detects 'ready for data', the command is ended successfully.

The following errors are reported to the CCU:

- Time-out on ready for data (T4 elapsed)
- DCE clear or DCE CNR received.

In case of errors, the line is cleared and set back to the monitor incoming call state. However, if an error occurs during the clearing phase (time-out during clear), the command is ended. The interface is then set back to the controlled not ready state, waiting for a new command from the CCU.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	ILCS	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'16'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains the last status of the network; X'9E' indicates correct completion. Bit 7 indicates the result of a DTE Clear or DCE Clear (bit 7 = 0 means the Clear was successful; bit 7 = 1 means the Clear failed). If this field contains X'D2', the command was rejected.

Other possibilities are:

LCS	Meaning
X'8x'	A time-out has occurred
X'Fx'	A DCE clear has occurred

Any other value indicates that a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Initial Line Communication Status (ILCS): This byte contains the LCS of the first error in an error recovery sequence.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

X.21 DTE Clear Request Command (X'17')

The DTE Clear Request command is used to inform the scanner to clear the line. The scanner sends 'DTE clear request state', monitors 'DCE clear confirmation', and then 'DCE ready'. It then sends 'DTE ready', followed by 'DTE CNR'.

If the 'DCE clear confirmation' and 'DCE ready' states are not received within 2 seconds, a T5 time-out is reported to the CCU.

Note: At the beginning of the command, if the DTE is ready, or CNR, the closing sequence is not performed.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'17'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains the last status of the network; bit 7 indicates the result of the DTE Clear: bit 7 = 0 means the Clear was successful; bit 7 = 1 means the Clear failed. If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to "Line Communication Status Byte" in this chapter for details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP BSC Commands

The NCP BSC commands are used by the NCP and similar programs for data transfer over and control of BSC lines operating in the normal mode.

Transmit Control Byte

All of the NCP BSC commands (with the single exception of NCP BSC Receive Continue) use a "Transmit Control" byte. To avoid repetition, this byte is described fully here.

The transmit control byte contains coded instructions to the scanner. These instructions specify the initial and final control characters to be used in a transmission. It also contains an indicator which specifies whether leading graphics are to be sent. The transmit control byte has the following format:

ICS	FCS	F
0 2 3	6 7	

ICS = Initial control sequence

FCS = Final control sequence

F = Leading graphics flag

Initial Control Sequence (ICS)

The initial control sequence field specifies the control sequence to be used at the beginning of a transmission. The ICS is decoded as follows:

Bits 0 1 2	Meaning
0 0 0	Control
0 0 1	Start of text (STX)
0 1 0	Transparent start of text (DLE-STX)
0 1 1	Start of header (SOH)
1 0 0	Special

Note: If the leading graphics flag is on, the leading graphics are transmitted **in front** of the ICS.

Final Control Sequence (FCS)

The final control sequence field specifies the control sequence to be used at the end of the transmission. Its meaning is determined in conjunction with the ICS as follows:

ICS	FCS	LGF	Meaning
000	0000	N	Turn line round and monitor
000	0011	Y	Send ENQ, turn around, and receive response. ENQ may be in a data stream of leading graphics (see note 2)
000	0110	Y	Send ACK-0, turn around and receive
000	0111	Y	Send NAK, turn around and receive
000	1101	N	Send RVI, turn around and receive
000	1110	Y	Send ACK-1, turn around and receive
000	1111	N	Send WACK, turn around and receive
001	0011	N	Send STX-ENQ (TTD), turn around and receive
001	1001	N	Send STX-data-ETX, turn around and receive
001	1010	N	Send STX-data-ETB, turn around and receive
010	0011	N	Send DLE-STX-data-DLE-ENQ, turn around and receive
010	0100	N	Send DLE-STX-data-DLE-ITB
010	1001	N	Send DLE-STX-data-DLE-ETX, turn around and receive
010	1010	N	Send DLE-STX-data-DLE-ETB, turn around and receive
011	0011	N	Send SOH-data-ENQ, turn around and receive
011	1001	N	Send SOH-data-ETX, turn around and receive
011	1010	N	Send SOH-data-ETB, turn around and receive
100	0000	N	Send EOT, turn around and monitor
100	0011	Y	Send EOT, leading graphics, ENQ
100	1100	N	Send EOT, turn around and L2 interrupt
100	1110	N	Send DLE-EOT, turn around and L2 interrupt

Notes:

1. A "Y" in the column headed "LGF" indicates that leading graphics are possible with this bit configuration. An "N" indicates that leading graphics are not possible.
2. When a Receive or Control command is issued with polling or selection, it may be necessary to send EOT and put the line in control mode before sending the polling or selection characters. In this case, the ICS must be 100 instead of 000. This tells the scanner to send EOT before doing anything else.

NCP BSC Control Command (X'18')

The NCP BSC Control command is used for selection, control character transmission (such as TTD, WACK, or RVI), or to monitor for incoming data/control characters on point-to-point lines. The operation then depends on the bits of the transmit control byte:

- On point-to-point lines, if the transmit control byte contains X'80', the scanner sends EOT, turns the line around, and monitors for incoming data/control characters.
- On point-to-point lines, if the transmit control byte is X'00', the scanner monitors only incoming data/control characters.

Note: On point-to-point lines, if the transmit control byte is X'00' or X'80', and modifier bit 5 (Start Reply Timer) is on, the reply timer is started when monitoring.

On switched lines, a time-out is always started when monitoring.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	-	-
Word 2	Byte Count	Leading Graphics Data Address		
Word 3	-	Xmit Ctrl	-	-
Word 4	-	-	-	-

Modifier Byte: The bits of this byte have the following meaning:

Bit 0 - NCP-Type Buffer: This bit should be set to 1 if a Leading Graphics Data Address is specified.

Bit 4 - ITB Mode: In transmit operations, this bit, if on, indicates that the byte following the ITB must be skipped.

In receive operations, the BCC character following the ITB is checked, and the EIB is built and stored in the buffer along with the ITB.

Bit 5 - Start Reply Timer: This bit indicates that the Reply Timer is to be started when monitoring a point-to-point line and the transmit control byte is X'00' or X'80'.

Bit 7 - Acknowledgment Expected: This bit indicates the type of acknowledgment expected: 0 = ACK0, 1 = ACK1.

Byte Count: This is the number of bytes of leading graphics data to be transferred.

Leading Graphics Data Address: This 3-byte field contains the data address where the leading graphics (selection characters) are stored.

Transmit Control Byte: This byte contains control information for the scanner. See "Transmit Control Byte" at the beginning of the section "NCP BSC Commands" for a full description of this byte.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'18'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP BSC Transmit Command (X'19')

The NCP BSC Transmit command is used to transmit the contents of a chain of buffers, turn the line around, and receive a reply. The operation then depends on the bits of the transmit control byte. At the end of the transmission (count = 0 and no data chaining), the line is turned round. When the expected response is received, the status is placed in the LCS byte of the status area.

This command may also be used for the online terminal test (OLTT) by setting on modifier bit 3 (OLTT). In this case, the contents of the buffer (data and control characters) are transmitted in a similar way to the EP Transmit commands.

When the response is received, the status is placed in the LCS byte of the status area. If in addition, modifier bit 2 (second transparent write on OLTT) is on, the first two characters in the buffer are DLE followed by ETB, ETX, or ITB. If the second character is ETB or ETX, the line is turned round and the response is received. If the second character is ITB, the BCC is sent, and data transmission continues.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	Offset (T)	-
Word 2	Byte Ct. (T)	First Transmit Buffer Pointer		
Word 3	-	Xmit Ctrl	-	-
Word 4	Byte Ct. (I)	Insert Data Address		

T = transmit buffer pointer; I = insert data address

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "Insert Data Address Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "Insert Data Address Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Second Transparent Write for OLTT: This bit is ignored if modifier bit 3 (OLTT) is off. If modifier bit 3 is on, it indicates that the first two characters in the transmit buffer are DLE followed by ETB, ETX, or ITB.

Bit 3 - Online Terminal Test Mode: This bit, when on, indicates that the online terminal test is running, and that the transmit buffers contain data and control characters.

Bit 4 - ITB Mode: In transmit operations, this bit, if on, indicates that the byte following the ITB must be skipped.

In receive operations, the BCC character following the ITB is checked, and the EIB is built and stored in the buffer along with the ITB.

Bit 5 - Data Chain: For Transmit commands, this bit indicates that more data is available in another buffer chain when the current chain has been completely transmitted and end-of-chain is reached. A status is stored in the LCS.

Bit 6 - Insert Data: This bit, when on, indicates that data, taken from a data area, must be transmitted after the initial control sequence, but before the data in the NCP-type buffer.

Bit 7 - Acknowledgment Expected: This bit indicates the type of acknowledgment expected: 0 = ACK0, 1 = ACK1.

Offset (T): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Transmit Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count (T): This is the number of bytes of data contained in the first transmit buffer.

First Transmit Buffer Pointer: This 3-byte field contains the address of the first transmit buffer.

Transmit Control Byte: This byte contains control information for the scanner. See "Transmit Control Byte" at the beginning of the section "NCP BSC Commands" for a full description of this byte.

Byte Count (I): This is the number of bytes of insert data contained in the insert data address pointer.

Insert Data Address Pointer: This 3-byte field contains the address of the data area containing the insert data in word 4.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Tx Buffer Pointer (if length check)		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'19'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Residual Byte Count: This byte indicates the number of unused bytes in the last transmit buffer used.

Last Transmit Buffer Pointer Used: This 3-byte field indicates the last buffer that was used to hold the transmitted data. This field is applicable only if the operation ended with a length check in the ending status.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP BSC Transmit Continue Command (X'1A')

The NCP BSC Transmit Continue command is used to provide a chain of buffers when transmit data chaining. The transmit control byte must be exactly the same as the one specified in the preceding NCP BSC Transmit command.

This command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Transmit Buffer Pointer		
Word 3	-	Xmit Ctrl	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - Second Transparent Write for OLTT: This bit is ignored if modifier bit 3 (OLTT) is off. If modifier bit 3 is on, it indicates that the first two characters in the transmit buffer are DLE followed by ETB, ETX, or ITB.

Bit 3 - Online Terminal Test Mode: This bit, when on, indicates that the online terminal test is running, and that the transmit buffers contain data and control characters.

Bit 5 - Data Chain: For Transmit commands, this bit indicates that more data is available in another buffer chain when the current chain has been completely transmitted and end-of-chain is reached. A status is stored in the LCS.

Bit 7 - Acknowledgment Expected: This bit indicates the type of acknowledgment expected: 0 = ACK0, 1 = ACK1.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes of data contained in the first buffer pointer.

First Transmit Buffer Pointer: This 3-byte field contains the address of the first transmit buffer.

Transmit Control Byte: This byte contains control information for the scanner. See "Transmit Control Byte" at the beginning of the section "NCP BSC Commands" for a full description of this byte.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Tx Buffer Pointer (if length check)		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1A'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Residual Byte Count: This byte indicates the number of unused bytes in the last transmit buffer pointer used.

Last Transmit Buffer Pointer Used: This 3-byte field indicates the last buffer that was used to hold the transmitted data. This field is applicable only if the operation ended with a length check in the ending status.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP BSC Receive Command (X'1B')

The NCP BSC Receive command is used to poll terminals or to send a response to a received block, and to receive either text or another reply.

This command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	Offset (R)	-
Word 2	Byte Ct. (R)	First Receive Buffer Pointer		
Word 3	-	Xmit Ctrl	-	-
Word 4	Byte Ct. (P)	Poll Characters or LG Data Address		

R = receive buffer pointer; P = poll/LG data address

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP-Type Buffer: This bit should be set to 1 if poll characters or a leading graphics data address is specified.

Bit 4 - End of Intermediate Transmission Block (ITB) Mode: In transmit operations, this bit, if on, indicates that the byte following the ITB must be skipped.

In receive operations, the BCC character following the ITB is checked, and the EIB is built and stored in the buffer along with the ITB.

Offset (R): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Receive Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count (R): This is the number of bytes of data contained in the first receive buffer.

First Receive Buffer Pointer: This 3-byte field contains the address of the first receive buffer.

Transmit Control Byte: This byte contains control information for the scanner. See "Transmit Control Byte" at the beginning of the section "NCP BSC Commands" for a full description of this byte.

Byte Count (P): This is the number of poll character bytes or bytes of leading graphics data contained in the poll characters or leading graphics data address pointer.

Poll Characters or Leading Graphics Data Address Pointer: This 3-byte field contains the address of the data area containing the poll characters or leading graphics data in word 4.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1B'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the received data.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

NCP BSC Receive Continue Command (X'1C')

The NCP BSC Receive Continue command is used to provide a chain of receive data buffers to the scanner.

This command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains one command modifier bit with the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Byte Count: This is the number of bytes of data contained in the first receive buffer.

First Receive Buffer Pointer: This 3-byte field contains the address of the first receive buffer.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'1C'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the received data.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

EP BSC Commands

The EP BSC commands are used by the EP and similar programs for data transfer and control on BSC lines operating in the normal mode.

EP BSC Transmit Initial Command (X'20')

The EP BSC Transmit Initial command is used to place a line in the transmit state, first checking the status of the line. If the line is receiving (in phase), or if it has received data since the last CCU level 2 interrupt, the scanner ends the command with an "in phase" final status and takes no other action. If the line is not receiving, the scanner ends the command with a "transmit initial accepted" final status and prepares the line for transmission.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'20'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Any errors detected during the execution of this command (after status presentation) are presented to the next command received.
2. The scanner assumes data chaining. The line remains in the transmit state, and SYN characters are transmitted (SYN fill) until the next command is received.

EP BSC Transmit SYN Command (X'21')

The EP BSC Transmit SYN command is used to provide a variable time delay. The delay depends on the line speed. The scanner does this by transmitting a specified number of SYN characters before presenting the ending status. The Transmit SYN command must be preceded by a Transmit Initial, by a Transmit Data, or by another Transmit SYN command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	SYN count	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

SYN Count: This byte contains the number of SYN characters to be transmitted before presenting ending status.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'21'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

EP BSC Transmit Data Command (X'22')

The EP BSC Transmit Data command is used to transmit the contents of one data buffer on the line. The Transmit Data command must be preceded by a Transmit Initial, Transmit SYN, or another Transmit Data command, otherwise it is rejected.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

EIB/ITB Handling

The handling of ITB characters in the transmitted data depends on bit 6 (ITB is data) and bit 7 (EIB mode) of the set mode data as specified by the Set Mode command. They work together as shown in the following table:

EIB Mode	ITB = Data	Meaning
0	0	Compute BCC, send it after ITB, ETB, and ETX
0	1	Treat ITB as data
1	-	Ignore ITB = Data bit, compute BCC, send it after ITB, ETB, and ETX.

Transparent Mode

At the start of transmission, the non-transparent mode is assumed. The transparent mode is entered when the DLE-STX sequence is detected in the data to be transmitted. Once the transparent mode is entered, the scanner automatically inserts a second DLE each time the DLE bit combination (data) is detected. This second DLE is not included in the cyclic redundancy check (CRC) computation.

The transparent mode is ended when the control program issues a Transmit Data command in which the "second transparent write" bit (modifier bit 2) is on. The control program must provide the exact byte count:

- **DLE-ETB, DLE-ETX, DLE-ENQ:** The byte count = 2, and the scanner leaves the transparent mode.
- **DLE-ITB:** The byte count is variable. If additional data follows the DLE-ITB combination, the scanner leaves the transparent mode after sending the DLE-ITB, and then continues sending the remainder of the data in non-transparent mode.

Note: A new DLE-STX sequence in the data puts the scanner back into the transparent mode. However, the transparent ending sequence must not be used again in the data transmitted of this second transparent write. An additional second transparent write must be used to end the transparent mode.

Parameter Zone

Word 1	TCC	Modifiers	-	-
Word 2	Byte Count	Transmit Data Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meaning: **Bit 2 - Second Transparent Write:** This bit, when on, indicates that transparent mode must end when the first

two characters of the buffer have been transmitted. These two characters must be one of the following pairs:

- DLE-ETB
- DLE-ETX
- DLE-ENQ
- DLE-ITB

Bit 5 - Data Chain: On Transmit commands, this bit indicates that more data is available in another buffer chain when the current chain has been transmitted. Buffer requested is set in the ending status.

Byte Count: This is the number of bytes of data contained in the first transmit buffer.

Transmit Data Pointer: This 3-byte field contains the address of the data area containing the data to be transmitted.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'22'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. If the data count is zero and data chaining is not specified, nothing is transmitted, the line is turned around, and the command is ended.
2. If the data count is zero and data chaining is specified, nothing is transmitted and the command is ended.

EP BSC Poll Command (X'23')

The EP BSC Poll command is used to poll terminals on a multipoint line. The scanner cycle steals the polling information from CCU storage, initiates polling, and handles negative responses. A level 2 interrupt occurs when a positive response is received to polling, or when the end of the polling list is reached. The command is then ended.

The Poll command must be preceded by a Transmit Initial or by another Poll command, otherwise it is rejected.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	Modifiers	-	-
Word 2	Byte Count	Poll Data Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 5 - Data Chain: On Transmit commands, this bit indicates that more data is available in another buffer chain when the current chain has been transmitted. Buffer requested is set in the ending status.

Byte Count: This is the number of bytes of poll data bytes to be used for polling.

Poll Data Pointer: This 3-byte field contains the data address where the poll data is stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'23'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. If a time-out occurs, a time-out ending status will also be presented to the Receive command that follows the Poll command.
2. The index byte of the last polled entry will always be the first data byte presented to the Receive command that follows the Poll command.

EP BSC Receive Command (X'24')

The EP BSC Receive command is used to transfer one buffer of data into main storage. If the line has already started to receive (pseudo-read), the scanner transfers the data to the CCU.

A "lost data" condition occurs if all the line interface buffers in the scanner have been filled with received data and no Receive command has been received by the scanner. All subsequent received data is flushed. The "lost data" condition is set in the ending status when the scanner finally receives a Receive command.

If the line has not started to receive when the Receive command is issued, the scanner starts a 3-second time-out; if a control character (other than SYN) is not received within this 3-second period, the command is ended.

EIB/ITB Handling

The handling of ITB characters in the received data depends on bit 6 (ITB is data) and bit 7 (EIB mode) of the set mode data as specified by the Set Mode command. They work together as shown in the following table:

EIB Mode	ITB = Data	Meaning
0	0	Treat ITB as a control character
0	1	Treat ITB as data
1	-	Ignore ITB = Data bit, check BCC, generate and insert EIB character, treat ITB as a control character.

When an overrun occurs, the data is flushed either to an ITB (if ITB is a control character) or to an ending condition (ETB, ETX, ENQ, or time-out). The overrun bit (SCF bit 2) is set in the status for the command to be processed (or being processed), and if "EIB Mode" is set, the overrun bit (bit 5) is set in the EIB character.

When an ITB (if ITB is a control character), an ETB, or an ETX is detected, the BCC (next character in the received data) is compared with the computed BCC. If there is any difference, there has been an error in the received data. The data check bit (SES bit 4) is set in the status for the command being processed, and if EIB Mode is on, the data check bit (bit 4) is set in the EIB character. Data check is set only in the command in which it occurred.

When overrun and data check occur together, if the error occurs and an ITB is detected, normal processing continues for the rest of the data after the ITB. If the error occurs and an ending condition is detected, EOM (SCF bit 5) is also set.

Transparent Mode

The scanner enters transparent mode when a DLE-STX sequence is received. From this point on, the scanner automatically deletes the second DLE of a DLE-DLE sequence; the deleted DLEs are not computed in the BCC. The scanner leaves transparent mode when a DLE-ETB, DLE-ETX, DLE-ENQ, or DLE-ITB is detected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Receive Buffer Address		
Word 3	-	-	-	-
Word 4	-	-	-	-

Byte Count: This is the length of the receive buffer.

Receive Buffer Address: This 3-byte field contains the data address where the received data is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'24'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

All received characters, other than SYN, DLE-SYN, and the second DLE of a DLE-DLE sequence are transferred to the buffer.

EP BSC Receive Continue Command (X'25')

The EP BSC Receive Continue command is used to provide a new buffer as requested when ending a previous Receive or Receive Continue command with a buffer request.

An overrun condition occurs if the line interface buffer in the scanner has been filled with received data and a Receive Continue command has not been received. Data subsequently received is flushed to an ITB or to an ending condition as described above under "EP BSC Receive Command". The overrun condition is set in the ending status when the Receive Continue command is finally received.

If more than 3 seconds delay occurs between SYN and non-SYN characters, a time-out condition occurs.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

EIB/ITB Handling

The handling of ITB characters is the same as for the EP BSC Receive command.

Transparent Mode

Transparent mode operation is the same as for the EP BSC Receive command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Receive Buffer Address		
Word 3	-	-	-	-
Word 4	-	-	-	-

Byte Count: This is the length of the receive buffer.

Receive Buffer Address: This 3-byte field contains the data address where the received data is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'25'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

The special considerations are as described above under "EP BSC Receive Command".

EP BSC Prepare Command (X'26')

The EP BSC Prepare command is used to monitor for the "in phase" condition. The command is rejected if the line has not been previously enabled.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'26'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

EP BSC Monitor for Phase Command (X'27')

The EP BSC Monitor for Phase command is used to set the line in receive mode, monitoring for phase (SYN-SYN). The command is ended without waiting for the phase condition. When issued in place of a Transmit Continue command, it may be used to end the transmission and set the line back into the receive mode. The command is rejected if the line has not been previously enabled.

The command must be issued to the even interface; it is rejected if issued to the odd interface.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'27'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

EP BSC Address Prepare Command (X'28')

The EP BSC Address Prepare command is used when the controller is defined as a tributary station in a non-centralized multipoint network. The Tributary Support bit (byte 2, bit 1) of the Set Mode data must be on. The command is used to monitor received data, looking for a match between the receive data and the Selection, Group, or Poll address as defined in the Set Mode data, bytes 7 through 9. When a match occurs, the status is set into the status area, and a level 2 interrupt is raised. It is similar to a Receive command, receiving data in the same way, but discarding all data until an EOT character is received.

When an EOT character is received, the line is synchronized, and the next character received is checked against the 3 addresses in the set mode data. The SCF in the ending status is set to X'4C' for a Selection or Group Address compare, and to X'47' for a Poll Address compare.

Once issued, line traffic is monitored continuously until one of the following conditions is detected:

- An address match occurs.
- A Halt or Halt Immediate command is issued.
- An error condition occurs.

Parameter Zone

The parameter zone is not used by the Address Prepare command.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'28'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The command is rejected if the line has not been previously enabled.
2. If the Selection Address or the Group Address matches, a Receive command should be the next command issued to the line.
3. If the Poll Address matches, a Transmit command should be the next command issued to the line.

4. After an EOT character is detected, the effect of the Ignore Bad Pad bit is as follows:
 - If the pad is good, check the next character for an address compare.
 - If the pad is bad and the Ignore Bad Pad bit is on, check the next character for an address compare.
 - If the pad is bad and the Ignore Bad Pad bit is off, set a Bad Pad status in the SES, then continue the search for EOT and a good pad.
5. The Address Prepare command may remain active for long periods of time, depending on the traffic in the network. If the master station fails to poll, or there is no traffic, the scanner continues searching for character phase on the receive side.

EP BSC Search Command (X'29')

The EP BSC Search command is a receive type command, used when the controller is defined as a master station in a non-centralized multipoint network. The Tributary Support bit (byte 2, bit 1) of the Set Mode data must be on. The command is used to monitor line traffic, looking for data intended for this station. The following situations may occur:

- The line data is intended for this station; the control program should issue a receive command to receive the data.
- The line data traffic has ended; the control program should issue a new Poll command to resume polling.

Note: The command is rejected if the command does not follow a Poll, Transmit, or another Search command.

Operation after Poll with Data Intended for this Station: The scanner prepares an "Index Byte" and transmits it to the CCU. The next character is a Selection Address or a Group Address; if the data is intended for this station, the first character matches the Set Mode data byte 7 (Selection Address) or byte 8 (Group Address). All the received data, up to and including the ENQ character, is cycle stolen to the CCU buffer. A status with the SCF set to X'4C' is transferred to the status area, and a level 2 interrupt is raised. A Receive command should follow to transfer the data received **after** the ENQ to the CCU.

Note: If a bad pad is received after the ENQ character, and the Ignore Bad Pad bit is off, the scanner continues to search for an ENQ character followed by a good pad.

Operation after Poll with Data Not Intended for this Station: The scanner prepares an "Index Byte" and transmits it to the CCU. The next character is a Selection Address or a Group Address; if the data is not intended for this station, the first character does not match the Set Mode data byte 7 (Selection Address) or byte 8 (Group Address).

The scanner therefore starts searching for SOH or STX (indicating the end of traffic on the line), and transfers all the data, from the "Index Byte" up to but not including the SOH/STX, to the CCU. If the buffer is filled before all the data is transferred or SOH/STX is detected, the command ends with an SCF of X'48'; another Search command should be issued to transfer the remaining data and continue the search for SOH/STX (this is the only occasion in which a Search command should follow another Search command).

When SOH/STX is received, the scanner ends data transfer, but continues to search for an EOT character. It then ends the command with SCF = X'0C' and SES = X'40'.

Note: If an EOT character is detected **before** SOH/STX, the command is ended with SCF = X'04' and SES = X'40'.

Operation after Poll (via Transmit Command) with EOT Received: This is the normal negative response to a poll done using a Transmit Command. When the EOT is detected, the scanner ends the command with SCF = X'04' and SES = X'40', and raises a level 2 interrupt request.

Note: If the pad character is bad, and the Ignore Bad Pad bit is off, the EOT character is abandoned, and the scanner continues to search the data stream for a valid selection sequence.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Receive Buffer Address		
Word 3	-	-	-	-
Word 4	-	-	-	-

Byte Count: This is the length of the receive buffer.

Receive Buffer Address: This 3-byte field contains the data address where the received data is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. count	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'27'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Character Mode Commands

The 'character mode' emulates a Communications Scanner Type 2 of the IBM 3704 or IBM 3705. It uses an interface control word (ICW) to control each line as in the 3704/5. This ICW is located in the scanner storage, and is loaded from the parameter area of the PSA.

The character mode commands are used by the control program to control BSC and start-stop lines. IOH and IOHI instructions that contain character mode commands have the character bit (bit 14 of the second halfword) set to 1.

Character Mode Write ICW Command (X'40')

The Character Mode Write ICW command is used to load the ICW (located in the scanner) from the parameter area of the PSA. The fields that are to be loaded depend on the bits of the modifier field. On completion of the command, the contents of the ICW are stored in the status area of the PSA and a Level 2 interrupt occurs.

Note: A Write ICW command may be overridden by another Write ICW command.

Parameter Zone

Word 1	TCC	Modifiers	SCF	PDF
Word 2	LCD/PCF	SDF	Quiet count	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Note: In the text that follows, because the meaning of certain fields depends on the mode of operation (BSC or start-stop) of the line, they are not described strictly in the order in which they appear in the PSA.

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - Set SCF and PDF

Note: If the PCF = 7 (receive/receive in phase), only the SCF is set.

Bit 1 - Set SDF

Bit 2 - Set PCF

Bit 5 - Line Quiet Test: This bit indicates that when a start-stop receive operation ends, a delay must occur to allow the line to stabilize before attempting any other operation on the line. The delay is determined via the "Quiet Count" field of the parameter area. Each unit represents one character delay time. Thus, a count of three introduces a delay of three characters; the operation ends at the end of the third character time. During this last character time, the scanner assembles a dummy character using the input from the line, and stores it in the PDF field (if more than 8-bit start-stop transmission is used, the high-order bits are stored in the LCD part of the LCD/PCF field in the status area). The PDF/LCD fields then contain an indication of the activity on the line; "all ones" indicates a quiet line.

Bit 6 - Set SCF Only

Parallel Data Field (PDF): This field is used as a character buffer. For transmit operations, the character to be sent is loaded into the PDF from the parameter area using a Write ICW command with modifier bit 0 set to 1. The scanner then transfers the character to the serial data field (SDF) and transmits it to the interface.

For receive operations, the scanner assembles the character into the SDF, transfers it into the PDF, and sets a level 2 interrupt. The character may be recovered for the use of the control program by means of a another Write ICW command. The format of the PDF depends on the type of transmission control employed as defined by the line control definer field (LCD), as in the following table:

Type of control	LCD	PDF bit positions							
		0	1	2	3	4	5	6	7
Start-stop 9/6	'0'	0	0	X6	X5	X4	X3	X2	X1
Start-stop 8/5	'2'	0	0	0	X5	X4	X3	X2	X1
Start-stop 9/7	'4'	0	X7	X6	X5	X4	X3	X2	X1
Start-stop 10/7	'5'	0	X7	X6	X5	X4	X3	X2	X1
Start-stop 10/8	'6'	X8	X7	X6	X5	X4	X3	X2	X1
Start-stop 11/8	'7'	X8	X7	X6	X5	X4	X3	X2	X1
BSC EBCDIC	'C'	X8	X7	X6	X5	X4	X3	X2	X1
BSC ASCII	'D'	X8	X7	X6	X5	X4	X3	X2	X1

Note: The bit marked X1 is always the first to be transmitted (and received).

Serial Data Field (SDF): The SDF is used as a character deserializer/serializer field. On transmit operations, a character from the PDF is transferred to the SDF by the scanner, and then sent, one bit at a time, to the line.

On receive operations, the bits coming from the line are assembled bit by bit into the SDF by the scanner. When a character has been assembled, it is transferred into the PDF by the scanner.

Line Control Definer (LCD) Field: This field comprises bits 0 through 3 of the LCD/PCF field, and is used during normal transmit and receive operations to define the type of line control. Unlike the other fields of the ICW, this field is not set by the Write ICW command, but by the Set Mode command. The 4 bits are decoded as one hexadecimal digit having the following meaning:

Hex	Meaning
0	Start-stop 9/6
1	(Not used)
2	Start-stop 8/5
3	(Not used)
4	Start-stop 9/7
5	Start-stop 10/7
6	Start-stop 10/8
7	Start-stop 11/8
8	(Not used)
9	(Not used)
A	(Not used)
B	(Not used)
C	BSC (EBCDIC)
D	BSC (ASCII)
E	(Not used)
F	(Not used)

The meaning of each of the different LCD states is described below. In the descriptions which follow, the first **information** bit of a transmitted or received character is designated as X1. In the case of start-stop operation, start and stop bits are inserted or deleted automatically by the scanner.

LCD State X'0' - Start-Stop 9/6 Bit Control: This state indicates a start-stop transmission with a 9/6 format, that is, 1 start bit, 6 data bits, and 2 stop bits. When a character is sent to the interface, the 6 data bits must be situated in bits 2 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	0	0	X6	X5	X4	X3	X2	X1

LCD State X'2' - Start-Stop 8/5 Bit Control: This state indicates a start-stop transmission with a 8/5 format, that is, 1 start bit, 5 data bits, and 2 stop bits. When a character is sent to the interface, the 5 data bits must be situated in bits 3 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	0	0	0	X5	X4	X3	X2	X1

LCD State X'4' - Start-Stop 9/7 Bit Control: This state indicates a start-stop transmission with a 9/7 format, that is, 1 start bit, 7 data bits, and 1 stop bit. When a character is sent to the interface, the 7 data bits must be situated in bits 1 through 7 of the PDF as shown in the following table.

Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	0	X7	X6	X5	X4	X3	X2	X1

LCD State X'5' - Start-Stop 10/7 Bit Control: This state indicates a start-stop transmission with a 10/7 format, that is, 1 start bit, 7 data bits, and 2 stop bits. When a character is sent to the interface, the 7 data bits must be situated in bits 1 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	0	X7	X6	X5	X4	X3	X2	X1

LCD State X'6' - Start-Stop 10/8 Bit Control: This state indicates a start-stop transmission with a 10/8 format, that is, 1 start bit, 8 data bits, and 1 stop bit. When a character is sent to the interface, the 8 data bits must be situated in bits 0 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	X8	X7	X6	X5	X4	X3	X2	X1

LCD State X'7' - Start-Stop 11/8 Bit Control: This state indicates a start-stop transmission with a 11/8 format, that is, 1 start bit, 8 data bits, and 2 stop bits. When a character is sent to the interface, the 8 data bits must be situated in bits 0 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	X8	X7	X6	X5	X4	X3	X2	X1

LCD State X'C' - BSC EBCDIC Line Control: This state indicates a binary synchronous transmission using the EBCDIC SYN character. When a character is sent to the interface, the eight data bits must be situated in bits 0 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt. The SYN character (X'32') provides for automatic detection of the first phase character during a receive operation.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	X8	X7	X6	X5	X4	X3	X2	X1

LCD State X'D' - BSC ASCII Line Control: This state indicates a binary synchronous transmission using the USASCII SYN character. When a character is sent to the interface, the eight data bits must be situated in bits 0 through 7 of the PDF as shown in the following table. Bits received from the interface will be found in the same positions in the PDF when the scanner requests a character service interrupt. The SYN character (X'16') provides for automatic detection of the first phase character during a receive operation.

PDF bit positions	0	1	2	3	4	5	6	7
Character bits	X8	X7	X6	X5	X4	X3	X2	X1

Other Parameter Fields: The meaning of the bits of the remaining parameter fields (SCF and PCF) depends on whether the line is operating in start-stop or in BSC mode, as defined by the line control definer (LCD) field. They are discussed separately below.

Start-Stop Operation: There are six different types of start-stop operation, defined by the LCD as follows:

Type of control	LCD	PDF bit positions							
		0	1	2	3	4	5	6	7
Start-stop 9/6	'0'	0	0	X6	X5	X4	X3	X2	X1
Start-stop 8/5	'2'	0	0	0	X5	X4	X3	X2	X1
Start-stop 9/7	'4'	0	X7	X6	X5	X4	X3	X2	X1
Start-stop 10/7	'5'	0	X7	X6	X5	X4	X3	X2	X1
Start-stop 10/8	'6'	X8	X7	X6	X5	X4	X3	X2	X1
Start-stop 11/8	'7'	X8	X7	X6	X5	X4	X3	X2	X1

Note: The bit marked X1 is always the first to be transmitted.

Secondary Control Field (SCF): This field is used as a sense, status, and operation modifier field between the control program and the scanner. The bits of the SCF have the following meaning:

Bit	Meaning
0	Stop bit check/receive break/line halted
1	Service request interlock
2	Character overrun/underrun
3	Modem check
4	Receive line signal detector
5	Start bit detected
6	Program flag
7	Pad flag

Bit 0 - Stop Bit Check/Receive Break/Line Halted: On receive operations (PCF state X'7'), the stop bit is checked after each character is received. If the stop bit is a "space" instead of a "mark", the scanner signals this condition by setting bit 0.

On transmit operations (PCF state X'9'), the "receive data" line is checked for a space condition (0). If a space condition is detected, bit 0 is set to 1. When the control program detects that this bit is on for two successive characters, it must interpret it as a receive break signal.

This bit is also set if the line has been halted; in this case, the service request interlock bit (SCF bit 1) is also on.

When bit 0 is 1, a Level 2 interrupt occurs.

Bit 1 - Service Request Interlock: This bit is set if the scanner detects that data transfer or control servicing is required between the control program and the PDF. The bit is also set if the line has been halted. A Level 2 interrupt request is set. The control program must reset this bit via a Write ICW command after the interrupt has been accepted.

If bit 1 is set, bits 2 and 3 are set to zero.

Bit 2 - Character Overrun/Underrun:

- Overrun occurs in the receive state. The bit is set by the scanner if 3 characters have been received and there is no outstanding Write ICW command. This error is normally caused by an instantaneous peak overload situation. Errors of this type should not normally occur in the average installation, and only infrequently in high-throughput installations. When a character overrun occurs, the characters that follow are lost.
- Underrun occurs in the transmit state. The line is put into mark status until the control program resumes transmission and changes the PDF field to another character or until the primary control field is changed from the transmit state.

When this bit is set, the service request interlock bit (SCF bit 1) is set to zero, and a CCU level 2 interrupt request is set.

Bit 3 - Modem Check: This bit indicates that one of the following conditions has occurred:

1. The data set ready line is inactive when the PCF field is in states X'7', X'8', X'9', X'A', X'B', X'C', or X'D'.
2. The clear to send line is inactive when the PCF field is in states X'9', X'A', X'B', or X'D'.
3. The line receive line signal detect is inactive, the pad flag bit (SCF bit 7) is on, and the PCF is in state X'7' (receive).

If the modem check bit is on, the service request interlock (SCF bit 1) is set to zero, the PCF is set to X'0' (No-Op), and a Level 2 interrupt occurs. In addition, if the line is designated as Secure, Data Terminal Ready is dropped.

Bit 4 - Received Line Signal Detector: This bit is set when the line interface indicates that the data communication equipment is receiving a carrier signal. The scanner resets this bit to zero when the signal becomes inactive; no interrupt is raised to the CCU, and the SCF is not transferred to CCU storage. The control program may read the bit by issuing a Halt command to terminate the outstanding Write ICW.

Bit 5 - Start Bit Detected: This bit is set when the start bit for the first character is received after the line has been placed in the receive state (PCF = X'7'). No interrupt is raised to the CCU, and the SCF is not transferred to CCU storage. The control program may read the bit by issuing a Halt command to terminate the outstanding Write ICW. The bit is reset to zero when the character has been completely assembled; a service request is then set.

Bit 6 - Program Flag: This bit provides a flag in the ICW that can be used by the program.

Bit 7 - Pad Flag: For transmit operations, this bit is turned on by the control program when it requires the scanner to hold the transmit data line in a mark condition for one complete line transmission character time. This operation employs normal transmit character serialization except that the start bit is sent as a mark instead of the normal space. The remainder of the character is serialized as usual. The control program must ensure that the PDF is loaded with X'FF', and the modifiers must specify "Set SCF and PDF". Any number of pad characters may be sent by leaving the pad flag on and the PDF set to X'FF'. When pad transmission is to end, the control program must turn off the pad flag and resume placing normal characters in the PDF.

For receive operations, the bit is turned on by the control program to force the scanner set the 'modem check' bit (SCF bit 3) when the 'receive line signal detect' is inactive. This use of the pad flag provides a higher level of security on switched lines than can be obtained by monitoring only 'data set ready'. This method should only be used on lines with duplex facilities.

Primary Control Field (PCF): This field comprises bits 4 through 7 of the LCD/PCF field, and is used during normal transmit and receive operations to define the state of the interface at any particular

time. The interpretation of the PCF depends on the LCD field. The 4 bits are decoded as one hexadecimal digit having the following meaning:

Hex	Meaning
0	No-Op
1	(Not used)
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	Receive
8	Transmit initial
9	Transmit data
A	Transmit break
B	Prepare to turn
C	Transmit turnaround - request to send off
D	Transmit turnaround - request to send on
E	(Not used)
F	(Not used)

The meaning of each of the different PCF states is described below.

PCF State X'0' - No-Op: This state causes the scanner to take no action, either active or passive, on subsequent scans for this particular line. The no-op state is set by the control program; no interrupt is generated.

PCF State X'7' - Receive: In this state, the scanner monitors for start bits according to the type of line operation as defined by the setting of the LCD. This state is set by the scanner after the completion of a transmit turnaround (PCF states X'C' or X'D'), and remains in effect until changed by the control program.

PCF State X'8' - Transmit Initial: This state is set by the control program. Transmit initial sets the interface hardware to the transmit state.

To start a transmit initial sequence, the control program must set the following conditions in the parameter area **before** issuing the Write ICW command:

1. Set modifier bits 0 (Set SCF/PDF), 1 (Set SDF), and 2 (Set PCF).
2. Set the SCF.
3. Store the first character to be transmitted (normally X'FF') in the SDF.
4. Store the second character to be transmitted in the PDF.
5. Set PCF state X'8' (transmit initial).

When the 'clear to send' lead from the modem rises, the PCF state changes to X'9' (transmit normal), and transmission of the SDF character is started.

PCF State X'9' - Transmit Normal: This PCF state is set by the scanner after completion of PCF state X'8' (transmit initial); it is used for transmitting data. The first character in the SDF (X'FF') is transmitted twice automatically. The scanner transmits it with the start bit forced to mark. When the SDF has been transmitted for the second time, the character in the PDF (the first data character) is transferred to the SDF and transmitted in its turn. The service request bit (SCF bit 1) is then set, and a level 2 interrupt occurs.

The character in the SDF is always interpreted as a full character, right-justified, with as many data bits as defined by the LCD. The scanner automatically supplies the start and stop bits. The stop bit(s) is at

the mark level; the start bit is at mark level for the SDF and at space level for the PDF. The scanner stays in the transmit normal state until one of the transmit turnaround states (PCF state X'B', X'C', or X'D') is set by the control program. The scanner detects and signals underruns, but the control program must take corrective action.

After all information characters have been transmitted in the transmit data state (PCF X'9'), the control program must complete the transmit operation by setting one of the transmit turnaround states (PCF states X'B', X'C', or X'D').

Notes:

1. All control and non-information characters must be supplied by the control program; this is because the scanner does not perform character encoding, decoding, or insertion of any kind during a transmit operation.
2. It may be desirable in certain applications (contention) to test the PCF state in order to determine if a transmit operation should be started. For example, a line may have just set PCF state X'7' (receive), and its subsequent interrupt may not have been handled by the control program.

PCF State X'A' - Transmit Break: This state is set by the control program instead of PCF state X'9' ("transmit data") when transmitting a break signal to the remote location. The stop bits for the character (X'00') are not transmitted as a mark so that the break signal is continuous spacing.

Note to PCF states X'9' and X'A': After all information characters have been transmitted using PCF state X'9' or X'A', the control program must complete the transmit operation by setting one of the transmit turnaround states, X'B', X'C', or X'D'.

PCF State X'B' - Prepare to Turn:

The Write ICW issued by the control program must specify:

1. Set modifier bits 0 (Set SCF/PDF) and 2 (Set PCF).
2. Set the SCF, PDF, and PCF state X'B' (prepare to turn).

It is not mandatory to set the PCF in the same Write ICW command that sets the SCF/PDF. The PCF may be set in the next Write ICW command.

While bits are being transmitted, this state is identical to PCF state X'9' ("transmit data"). When the character has been completely transmitted, PCF state X'C' (transmit turnaround - request to send off) is set by the scanner (unpredictable results may occur if PCF state X'C' is set by the control program). The SDF is set to X'00', and the interface is left in the "mark" state. This action delays the completion of the transmit operation to ensure that the stop bit remains on the interface transmit data output for at least one bit time before 'request to send' can be turned off. At the next bit interval, if 'clear to send' is off, the line is placed in an interrupt pending condition as the final interrupt of the transmit operation. PCF state X'7' ("receive") is set by the scanner, and the SDF is left at X'00'. If 'clear to send' is on, there is no change in the PCF state and no interrupt is generated until 'clear to send' drops.

PCF State X'C' - Transmit Turnaround - Request to Send Off: This state is entered immediately after PCF state X'B' ('prepare to turn'). When the last character has been completely transmitted, PCF state X'C' is set by the scanner. The SDF is set to X'00', and the interface is left in the "mark" state. This action delays the completion of the transmit operation to ensure that the stop bit remains on the interface transmit data output for at least one bit time before 'request to send' can be turned off. At the next bit interval, if 'clear to send' is off, the line is placed in an interrupt pending condition as the final interrupt of the transmit operation. PCF state X'7' ("receive") is set by the scanner, and the SDF is left at X'00'. If 'clear to send' is on, the scanner loops, and there is no change in the PCF state and no interrupt is generated until 'clear to send' drops.

When the control program wants to close a line that normally transmits with 'request to send' on, it must inform the scanner that 'request to send' is to be turned off by PCF state X'C'. This must be done by sending a pad message using PCF state X'B' ("prepare to turn") instead of PCF state X'D' ("transmit turnaround with request to send on"). The pad message should result in a continuous mark condition on the line.

Note: Some modems do not turn off 'clear to send' under the above conditions. The control program must therefore test this condition and it may be necessary to set the PCF state to X'D' and operate with 'request to send' on.

PCF State X'D' - Transmit Turnaround/Request to Send On: This state is set by the control program.

The Write ICW issued by the control program must specify:

1. Set modifier bits 0 (Set SCF/PDF) and 2 (Set PCF).
2. Set the SDF, the PDF, and PCF state X'D' (transmit turnaround - request to send on).

It is not mandatory to set the PCF in the same Write ICW command which sets the SCF/PDF. The PCF may be set in the next Write ICW command.

While bits are being transmitted, this state is identical to PCF state X'9' ("transmit data").

When the character has been completely serialized, the interface transmit control (not including 'request to send') is reset and the final interrupt request for the transmit operation is set. The PCF is set by the scanner to state X'7' (receive).

Note: In wrap mode only, the PCF is set to X'0' (No-Op) at this point.

The state "transmit turnaround with request to send on" must be used with all DCEs that provide duplex facilities and for IBM line adapter/modem equipment on duplex communication facilities.

Note: A start-stop local attachment is considered to be equivalent to a 4-wire point-to-point communication facility.

BSC Operation: There are two different types of BSC operation, defined by the LCD as follows:

Type of control	LCD	PDF bit positions							
		0	1	2	3	4	5	6	7
BSC EBCDIC	'C'	X8	X7	X6	X5	X4	X3	X2	X1
BSC ASCII	'D'	X8	X7	X6	X5	X4	X3	X2	X1

Note: The bit marked X1 is always the first to be transmitted.

Secondary Control Field (SCF): This field is used as a sense, status, and operation modifier field between the control program and the scanner. The bits of the SCF have the following meaning:

Bit	Meaning
0	(Not used)
1	Service request interlock
2	Character overrun/underrun
3	Modem check
4	Receive line signal detector
5	Phase detection
6	Program flag
7	(Not used)

Bit 1 - Service Request Interlock: This bit is set if the scanner detects that data transfer or control servicing is required between the control program and the parallel data field. A Level 2 interrupt request is set. The control program must reset this bit via a Write ICW command after the interrupt has been accepted. If this bit is already set when the scanner is prepared to set it on, and the PCF state is X'7' through X'A', the character overrun/underrun flag (SCF bit 2) is set.

Bit 2 - Character Overrun/Underrun:

- Overrun occurs in the receive state. The bit is set by the scanner if three characters have been received and there is no outstanding Write ICW command. This error is normally caused by an instantaneous peak overload situation. Errors of this type should not normally occur in the average installation, and only infrequently in high throughput installations. When a character overrun occurs, the characters that follow are lost.
- Underrun occurs in the transmit state. SYN characters are transmitted until the control program resumes transmission and changes the PDF field to another character, or until the primary control field is changed from the transmit state.

When this bit is set, the service request interlock bit (SCF bit 1) is set to zero, and a CCU level 2 interrupt request is set.

Bit 3 - Modem Check: This bit indicates that one of the following conditions has occurred:

1. The 'data set ready' line is inactive when the PCF field is in states X'5', X'7', X'8', X'9', X'A', X'C', or X'D'.
2. The 'clear to send' line is inactive when the PCF field is in states X'9', X'A', or X'D'.

If the "modem check" bit is on, the "service request interlock" (SCF bit 1) is set to zero, and a Level 2 interrupt request is set.

Bit 4 - Received Line Signal Detector: This bit is set when the line interface indicates that the data communication equipment is receiving a carrier signal. The scanner resets this bit to zero when the

signal becomes inactive; no interrupt is raised to the CCU, but the SCF is transferred into CCU storage. The control program may read the bit by issuing a Halt command to terminate the outstanding Write ICW.

Bit 5 - Phase Detection: This bit is set to one when the scanner detects the 16-bit SYN character in the received data. No interrupt request is raised to the CCU, and the SCF is not transferred to the PSA status area. The control program may read the bit by issuing a Halt command to terminate the outstanding Write ICW.

Bit 6 - Program Flag: This bit provides a flag in the ICW that can be used by the program.

Primary Control Field (PCF): This field comprises bits 4 through 7 of the LCD/PCF field, and is used during normal transmit and receive operations to define the state of the interface at any particular time. The interpretation of the PCF depends on the LCD field.

The 4 bits are decoded as one hexadecimal digit having the following meaning:

Hex	Meaning
0	No-Op
1	(Not used)
2	(Not used)
3	(Not used)
4	Monitor phase - data set ready check off
5	Monitor phase - data set ready check on
6	(Not used)
7	Receive in phase
8	Transmit initial
9	Transmit data
A	Transmit data with new sync
B	(Not used)
C	Transmit turnaround - request to send off
D	Transmit turnaround - request to send on
E	(Not used)
F	(Not used)

The meaning of each of the different PCF states is described below.

PCF State X'0' - No-Op: This state causes the scanner to take no action, either active or passive, on subsequent scans for this particular line. The No-Op state is set by the control program; no interrupt is generated.

PCF State X'4' - Monitor Phase with Data Set Ready Check Off: This PCF state places a BSC line into a search for phase condition (looking for the bit configuration of the SYN-SYN characters). If the SYN configuration is found, PCF state X'7' (receive) is set and the phase detection bit is set on in the SCF. A level 2 interrupt request, however, is **not** generated at this time. When the next character is received, the character is moved into the PDF, a service request is set in the SCF, a level 2 interrupt is set, and the scanner changes to PCF state X'7' (receive).

PCF state X'4' initializes the first receive operation after a switched network call connection has been established. The inactive state of "data set ready" does not signal a check condition.

PCF State X'5' - Monitor Phase with Data Set Ready Check On: This PCF state is identical to PCF state X'4' except that the inactive state of 'data set ready' signals a check condition.

PCF state X'5' can also be set by the scanner after completing a transmit turnaround (PCF state X'C' or X'D').

PCF State X'7' - Receive: In this state, the scanner assembles successive 8-bit characters according to the type of line control as defined by the setting of the LCD (X'C' = BSC EBCDIC line control; X'D' = BSC USASCII line control). This state is set by the scanner on the first character received after synchronization (SYN-SYN characters detected) when in either of PCF states X'4' or X'5' ("monitor phase with data set ready check on/off"). This state remains in effect until changed by the control program.

PCF State X'8' - Transmit Initial: This state is set by the control program. Transmit initial sets the interface hardware to the transmit state. To start a transmit initial sequence, the control program must set the following conditions in the parameter area **before** issuing the Write ICW command:

1. Set modifier bits 0 (Set SCF/PDF), 1 (Set SDF), and 2 (Set PCF).
2. Set the SCF.
3. Store the first character to be transmitted (normally an X'55' pad character) in the SDF.
4. Store the second character to be transmitted (normally a SYN character) in the PDF.
5. Set PCF state X'8' (transmit initial).

When the 'clear to send' lead from the modem rises, the PCF state changes to X'9' (transmit normal), and transmission of the SDF character is started.

PCF State X'9' - Transmit Normal: This PCF state is set by the scanner after completion of PCF state X'8' (transmit initial); it is used for transmitting data. The first character in the SDF (normally an X'55' pad character) is transmitted twice automatically. When the SDF has been transmitted for the second time, the character in the PDF (normally a SYN character) is transferred to the SDF and transmitted in its turn. The service request bit (SCF bit 1) is then set, and a level 2 interrupt occurs. The next character to be transmitted should normally be a second SYN character.

The scanner stays in the transmit normal state until one of the transmit turnaround states (PCF state X'B', X'C', or X'D') is set by the control program. The scanner detects and signals underruns, but the control program must take corrective action (for example, by transmitting a BSC end sequence).

After all information characters (for example, EOB, EOT, ENQ, ACK, and check characters) have been transmitted under one of the transmit data states (PCF states X'9' or X'A'), the control program must complete the transmit operation by setting one of the transmit turnaround states (PCF states X'B', X'C', or X'D').

Notes:

1. The sequence PAD-PAD-SYN-SYN described above may be changed as required to suit the application.
2. All control and non-information characters must be supplied by the control program; this is because the scanner does not perform character encoding, decoding, or insertion of any kind during a transmit operation.
3. It may be desirable in certain applications (contention) to test the PCF state in order to determine if a transmit operation should be started. For example, a line may have just set PCF state X'7' (receive), and its subsequent interrupt may not have been handled by the control program.
4. For synchronous modem equipment containing a 'new sync' lead, PCF state X'A' (transmit data with new sync) should be used instead of X'9'.

PCF State X'A' - Transmit Data with New Sync: This state is identical to PCF state X'9' ("transmit normal"), except that the 'new sync' line to the modem is active. It must be used only on 4-wire duplex, multipoint leased-line modems where the associated interface is designated as a master station. The control program must change the PCF state from X'A' to X'9' ("transmit normal") in the character service routine that places the last character to be transmitted in the PDF.

PCF State X'C' - Transmit Turnaround - Request to Send Off: This state is set by the control program.

The control program must set the following conditions in the parameter area before issuing the Write ICW command:

1. Set modifier bits 0 (Set SCF/PDF) and 2 (Set PCF).
2. Set the SCF and PDF in the parameter area.
3. Set PCF state X'C' (transmit turnaround - request to send off).

It is not mandatory to set the PCF in the same Write ICW command that sets the SCF/PDF. The PCF may be set in the next Write ICW command.

While bits are being transmitted, this state is identical to PCF state X'9' ("transmit data"). When the character has been completely transmitted, 'request to send' is reset in the interface hardware. This state is not changed until 'clear to send' drops. After 'clear to send' drops, the scanner sets PCF state X'5' ("monitor phase - data set ready check on"), and the line is placed in the interrupt pending state. The control program must ensure that 'clear to send' drops before the background time-out elapses.

When the control program wishes to close a line that normally transmits with 'request to send' on, it must inform the scanner that 'request to send' is to be turned off by a PCF state X'C'. This must be done by sending a pad message using PCF state X'C' instead of PCF state X'D' ("transmit turnaround with request to send on"). The pad message should result in a continuous marking condition on the line. An alternative is to ensure that final outgoing transmissions use PCF state X'C'.

Note: Some modems do not turn off 'clear to send' under the above conditions. The control program must therefore test this condition and it may be necessary to set the PCF state to X'D' and operate with 'request to send' on.

PCF State X'D' - Transmit Turnaround - Request to Send On: This state is set by the control program.

The control program must set the following conditions in the parameter area before issuing the Write ICW command:

1. Set modifier bits 0 (Set SCF/PDF) and 2 (Set PCF).
2. Set the SDF and PDF in the parameter area.
3. Set PCF state X'D' (transmit turnaround - request to send on).

It is not mandatory to set the PCF in the same Write ICW command that sets the SCF/PDF. The PCF may be set in the next Write ICW command.

While bits are being transmitted, this state is identical to PCF state X'9' ("transmit data").

When the character has been completely serialized, the interface transmit control (not including 'request to send') is reset and the final interrupt request for the transmit operation is set. The PCF is set by the scanner to state X'5' (monitor phase - data set ready check on).

Note: In wrap mode only, the PCF is set to X'0' (No-Op) at this point.

The state "transmit turnaround with request to send on" must be used on point-to-point 4-wire duplex and on multipoint 4-wire duplex communication facilities where the controller serves as the master station. All BSC switched network communication facilities are half-duplex.

Note: A BSC local attachment is considered to be equivalent to a 4-wire point-to-point communication facility.

Ending Status:

Word 1	SCF	PDF	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

The ending status consists essentially of the current state of the SCF, PDF, LCD/PCF, and the LCF. In addition, a line communication status (LCS) field is used to indicate error conditions, and two further fields, Modem-In and Modem-Out indicate the current state of the control lines from/to the modem. The following tables show the contents of these fields.

Line Communication Status (LCS) Field

LCS	Meaning
C0	AIO error
C2	Adapter check
C4	Scanner error
C6	Scanner failed to answer
C8	Scanner internal error
CA	LIC driver check or internal (BM) clock error
CC	Line interface coupler error
CE	Line interface coupler/internal (BM) clock error
D2	Command rejected
D6	Scanner error reporting patch check
D8	Invalid Level 2 interrupt
E2	CTS dropped/modem retrain
EE	DSR dropped

Modem-In Field

Bit	Meaning
0	Data set ready (DSR)
1	Clear to send (CTS)
2	Ring indicator (RI)
3	Receive line signal detector (RLSD)
4	Test indicator (TI)
5	Receive data (RVDT)
6	(Not used)
7	(Not used)

Modem-Out Field

Bit	Meaning
0	Data terminal ready (DTR)
1	Request to send (RTS)
2	New sync
3	Data rate select
4	Modem test
5	(Not used)
6	(Not used)
7	(Not used)

Special Considerations

1. On duplex lines, the command is rejected with an LCS = D2 if the PCF value specified in the command is incorrect for the interface on which the command was issued. For example: PCF state X'8' (transmit initial) is set for the receive interface, or state X'D' (Transmit Turnaround) is set for the transmit interface.
2. A Write ICW command remains outstanding until a condition occurs that raises a CCU level 2 interrupt, or until a Halt or Halt Immediate command is received.
3. To reactivate a Write ICW (for example, after a Halt command in order to examine the status), the control program must issue a new Write ICW command with modifier bit 6 (Set SCF) set on, and with an SCF taken from the SCF in the status area when the previous Write ICW was halted.
4. Transmission is normally started using PCF X'8' (Transmit Initial). However, in the case of a duplex facility, transmission may be started via PCF X'9' (Transmit Data). In this case, the SDF and PDF must contain the first two characters to be transmitted.
5. While a PCF X'7' (Receive) is active, the control program may switch the interface to transmit by issuing a new Write ICW with PCF X'8' (Transmit Initial). Any received data is discarded, but modem check and internal hardware error are retained.
6. The line status after an internal hardware error has occurred is PCF X'0' (No-Op). The scanner takes no action regarding the modem.

7. The line state after a modem check depends on the type of check:

- NCP and CTS dropped: the modem retrain procedure is entered.
- NCP and DTR dropped: the line is set to PCF X'0' (No-Op).
- EP with "Secure Line" in the Set Mode parameters: DTR and RTS are turned off.
- EP without "Secure Line" in the Set Mode parameters: the line is set to PCF X'0' (No-Op).

Start-Stop Transfer Command (X'41')

The Start-Stop Transfer command is used to transfer "bursts" of 4 bytes between the CCU and the scanner by cycle stealing. Short bursts (less than 4 characters) may be transmitted by using the PCF = X'E' or PCF = X'F' option. In addition, the receive end condition is detected in the scanner by comparing each received character with a set of up to 8 possible ending characters. It is the responsibility of the control program to supply the list of ending characters to the scanner via the Set Mode or Change commands. See "End of Reception Detection", that follows, for details.

Note: Character translation, shift insertion/deletion, and VRC/LRC checking must be done by the control program.

Parameter Zone

Word 1	TCC	Modifiers	SCF	PDF
Word 2	LCD/PCF	SDF	Quiet count	SCF Ext/Ch Ct
Word 3	PDF 1	PDF 2	PDF 3	PDF 4
Word 4	EOR 5*	EOR 6*	EOR 7*	EOR 8*

* Not set by this command, but by the Set Mode or Change commands.

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - Set SCF and PDF

Note: If the PCF = X'7' (receive), only the SCF is set.

Bit 1 - Set SDF

Bit 2 - Set PCF

Bit 5 - Line Quiet Test: This bit indicates that when a start-stop receive operation ends, a delay must occur to allow the line to stabilize before attempting any other operation on the line. The delay is determined via the "Quiet Count" field of the parameter area. Each unit represents one character delay time. Thus, a count of three introduces a delay of three characters, the operation ending at the end of the third character time. During this last character time, the scanner assembles a dummy character using the input from the line, and stores it in the PDF field (if more than 8-bit start-stop transmission is used, the high-order bits are stored in the LCD part of the LCD/PCF field in the status area). The PDF/LCD fields then contains an indication of the activity on the line; "all ones" indicates a quiet line.

Bit 6 - Set SCF Only

Secondary Control Field (SCF): This field is used to control the secondary control field that is set into the status area at the end of the operation.

The first 6 bits can only reset the corresponding bit; the remaining two can set or reset the bit.

Bit	Meaning
0	Reset stop bit check/receive break
1	Reset service request interlock
2	Reset character overrun
3	Reset modem check
4	Reset receive line signal detector
5	Reset start bit detected
6	Set/reset program flag
7	Set/reset pad flag

These bits have the following meaning:

Bit 0 - Stop Bit Check: On receive operations (PCF state X'7'), the stop bit is checked after each character is received. If the stop bit is a "space" instead of a "mark", the scanner signals this condition by setting bit 0. The command ends as soon as the stop bit check occurs; the last character in the status PDFs is the one on which the check occurred.

When bit 0 is 1, a Level 2 interrupt occurs.

Bit 0 - Receive Break: A receive break can occur only on transmit operations (PCF state = X'9'). If bit 2 (Perform Receive Break Detection) is on in the SCF extension, the 'receive data' line is checked for a space condition (0). If a space condition is detected for at least two character times, bit 0 is set to 1; the command ends immediately, even if there are remaining characters to be transmitted.

When bit 0 is 1, a Level 2 interrupt occurs.

Note: The modem leads remain unchanged. The next command should be a Start-Stop Transfer command with line turnaround (PCF = X'B' or X'D'), or Halt Immediate. If Halt Immediate is used, request to send remains on.

Bit 1 - Service Request Interlock: This bit is set if the scanner detects that data transfer or control servicing is required between the control program and the PDF. The bit is also set if the line has been halted by a Halt or Read ICW command (this is the only case in which bits 0 and 1 can be on at the same time). A Level 2 interrupt request is set. The control program must reset this bit via a Write ICW command after the interrupt has been accepted.

If bit 1 is set, bits 2, 3, 4, and 5 are forced to zero.

Bit 2 - Character Overrun: Overrun occurs in the receive state when the line interface buffer in the scanner has been filled, and there is no outstanding Start-Stop Transfer command to transfer the received characters to the control program. This bit is set in the status of the **next** Start-Stop Transfer command. If this bit is on, bit 1 (service request interlock) is off.

Bit 3 - Modem Check: This bit indicates that one of the following conditions has occurred:

1. The data set ready line is inactive when the PCF field is in the transmit state (PCF = X'8', X'9', X'A', X'B', X'E', or X'F'), or in the receive state (PCF = X'7').
2. The clear to send line is inactive when the PCF field is in the transmit state (PCF = X'8', X'9', X'A', X'B', X'E', or X'F').
3. The receive line signal detect line is inactive, the pad flag bit (SCF bit 7) is on, and the PCF is in state X'7' (receive).

If the modem check bit is on, the service request interlock (SCF bit 1) is set to zero, the PCF is set to X'0' (No-Op), and a Level 2 interrupt occurs. In addition, if the line is designated as Secure, data terminal ready is dropped.

Bit 4 - Received Line Signal Detector: This bit is set when the line interface indicates that the data communication equipment is receiving a carrier signal. It is meaningful if the command has been halted (bits 0 and 1 both on), or if a Read ICW is executed.

Bit 5 - Start Bit Detected: This bit is set when the start bit for the first character is received and indicates that assembly of a character has started. It is meaningful if the command has been halted (bits 0 and 1 both on).

Bit 6 - Program Flag: This bit provides a flag in the ICW that can be used by the program.

Bit 7 - Pad Flag: On transmit operations, this bit indicates that the first character in the PDFs must be transmitted with the start bit in the mark state. If the SCF Extension bit 1 (Multiple Pad) is on, all the PDFs must be transmitted with the start bit in the mark state.

Parallel Data Field (PDF): This field is used on transmit operations only. If the character count is non-zero, this field is a duplicate of the PDF 1 character; if the count is zero, it contains the only field to be transmitted.

Line Control Definer (LCD) Field: This field comprises bits 0 through 3 of the LCD/PCF field, and is used during normal transmit and receive operations to define the type of line control. This field is not set by the Start-Stop Transfer command, but by the Set Mode command; it can be modified by the Change command.

The 4 bits are decoded as one hexadecimal digit having the following meaning:

Hex	Meaning
0	Start-stop 9/6
1	(Not used)
2	Start-stop 8/5
3	(Not used)
4	Start-stop 9/7
5	Start-stop 10/7
6	Start-stop 10/8
7	Start-stop 11/8
8	(Not used)
9	(Not used)
A	(Not used)
B	(Not used)
C	(Not used)
D	(Not used)
E	(Not used)
F	(Not used)

Primary Control Field (PCF): This field comprises bits 4 through 7 of the LCD/PCF field, and is used during normal transmit and receive operations to define the state of the interface at any particular time. The LCD field is always zero. The field is meaningful only if Modifier bit 2 (Set PCF) is on. The 4 bits are decoded as one hexadecimal digit having the following meaning:

Hex	Meaning
0	No-Op
1	(Not used)
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	Receive
8	Transmit initial
9	Transmit data
A	Transmit break
B	Transmit turnaround, RTS off
C	(Not used)
D	Transmit turnaround, RTS on
E	Transmit initial, turnaround, RTS off
F	Transmit initial, turnaround, RTS on

The meaning of each of the different PCF states is described below.

PCF State X'0' - No-Op: This state causes the scanner to take no action on the line; modem-in monitoring is also stopped. The No-Op state is set by the control program; no interrupt level 2 is generated. The only way to terminate this state is via a Halt or Halt Immediate command.

Note: A Halt Immediate terminates the command, but no status is cycle stolen to the control program, and a CCU level 2 interrupt is not raised.

PCF State X'7' - Receive: The scanner is set to the receive mode and monitors for start bits. PCF state X'7' is ended when:

- The expected number of characters is received.
- An EOR (end of reception) character is received.

PCF State X'8' - Transmit Initial: Transmit initial sets the interface hardware to the transmit state; 'Ready To Send' is turned on. When the 'clear to send' lead from the modem rises, the character in the SDF is transmitted with its start bit at the mark level. The PDFs are then transmitted, the character count field indicating how many characters are to be transmitted.

Note: Unlike the Write ICW command, the SDF character is **not** transmitted twice.

The command ends when all characters have been transmitted by the scanner. The line stays in the transmit state waiting for another Start-Stop Transfer command (modifier bit 0 on to set the SCF/PDF again) to transmit more data, or to turn the line around (PCF = B and modifier bit 2 on to set the PCF).

PCF State X'9' - Transmit Data: This PCF state is set by the control program to transmit the PDF characters on a line that has RTS permanently on. It is the responsibility of the control program to ensure that RTS is already on.

PCF State X'A' - Transmit Break: This state transmits all-zero characters with the stop bit at the space level. The control program must place the characters to be transmitted in the PDFs; the count specifies the number of characters to be transmitted.

PCF State X'B' - Transmit Turnaround, RTS Off: The line is switched from the transmit state to the receive state. When the last character has been transmitted, RTS is turned off. When 'clear to send' drops, the line is set to receive mode, and the command is terminated.

Note: If modifier bit 0 (set SCF/PDF) is on, the PDFs are transmitted before turning the line around.

PCF State X'D' - Transmit Turnaround - RTS On: The line is switched from the transmit state to the receive state. When the last character has been transmitted, RTS is **not** turned off. When 'clear to send' drops, the line is set to receive mode, and the command is terminated.

Note: If modifier bit 0 (set SCF/PDF) is on, the PDFs are transmitted before turning the line around.

PCF State X'E' - Transmit Initial and Turnaround with RTS Off: This state combines PCF states X'8' (Transmit Initial) and X'B' (Transmit Turnaround with RTS Off). This state can be used when the message to be transmitted is less than four characters.

PCF State X'F' - Transmit Initial and Turnaround with RTS On: This state combines PCF states X'8' (Transmit Initial) and X'D' (Transmit Turnaround with RTS On). This state can be used when the message to be transmitted is less than four characters.

Serial Data Field (SDF): This field is used for Transmit Initial (PCF = X'8') only. It contains the first character that must be transmitted after CTS ('Clear To Send') rises. The character is transmitted with the start bit at the "Mark" level. The SDF character is not duplicated.

Quiet Count: This field is used in conjunction with modifier bit 5; refer to this bit for the use and meaning of the Quiet Count field.

Secondary Control Field Extension (SCF Ext.): This field comprises the first 4 bits of the SCF Extension/Character Count field. The bits have the following meaning:

Bit	Meaning
0	End Of Reception (EOR) checking
1	Multiple pads
2	Perform receive break detection
3	(Not used)

End Of Reception Checking: This bit is used on receive only. It indicates that the scanner must perform End Of Reception checking.

Multiple Pads: This bit is used on transmit only. It indicates that all the characters in the PDFs must be sent with their start bit in the mark state. Bit 7 (Pad Flag) of the SCF must also be set.

Perform Receive Break Detection: This bit is used on transmit only. It indicates that the scanner must terminate the command if the receive lead stays at the space state for at least two character times. See also under bit 0 of the SCF.

Character Count: This field comprises the last 4 bits of the SCF Extension/Character Count field.

Transmit: If this field contains a count of 1 through 4, this is the count of characters in PDFs 1 through 4 in the parameter area to be transmitted. If the count is 0, the only character to be transmitted is in the PDF.

Receive: If this field contains a count of 1 through 4, this is the expected count of characters to be put into PDFs 1 through 4 in the status area. If the count is 0, the only expected character must be put into the PDF.

Parallel Data Fields (PDFs): These fields contain the characters to be transmitted, the count being indicated by the Character Count field. The PDF 1 character is also available in the PDF. When transmission is complete, the transmitted characters are copied into the status area.

End Of Reception Fields: These fields are not set by the Start-Stop Transfer command, but by the Set Mode command; they can be modified by the Change command. If the number of End Of Reception characters exceeds 4, the additional characters are stored in word 4 of the parameter zone. See "End Of Reception Detection" for full details.

Ending Status:

Word 1	SCF	PDF	-	LCS
Word 2	LCD/PCF	Char. Count	Modem-In	Modem-Out
Word 3	PDF 1	PDF 2	PDF 3	PDF 4

Status Control Field (SCF): This field contains the current state of the SCF at termination.

Parallel Data Field (PDF): On transmit, the scanner moves the first transmitted character into this field. On receive, this field contains a copy of the first received character (from PDF 1).

Line Communication Status (LCS) Field

LCS	Meaning
82	End of reception encountered
C0	AIO error
C2	Adapter check
C4	Scanner error
C6	Scanner failed to answer
C8	Scanner internal error
CA	LIC driver check or internal (BM) clock error
CC	Line interface coupler error
CE	Line interface coupler/internal (BM) clock error
D2	Command rejected
D6	Scanner error reporting patch check
D8	Invalid Level 2 interrupt
E2	CTS dropped/modem retrain
EE	DSR dropped

Line Control Definer (LCD) Field: This field contains the current state of the LCD at termination.

Primary Control Field (PCF): This field contains the current state of the PCF at termination.

Character Count: On transmit, this field indicates the residual count of untransmitted characters. On receive, it indicates the true count of received characters.

Modem-In Field

Bit	Meaning
0	Data set ready (DSR)
1	Clear to send (CTS)
2	Ring indicator (RI)
3	Receive line signal detector (RLSD)
4	Test indicator (TI)
5	Receive data (RVDT)
6	(Not used)
7	(Not used)

Modem-Out Field

Bit	Meaning
0	Data terminal ready (DTR)
1	Request to send (RTS)
2	New sync
3	Data rate select
4	Modem test
5	(Not used)
6	(Not used)
7	(Not used)

Parallel Data Fields: On receive, these fields contain the received characters; this first received character (in PDF 1) is also copied into the PDF field.

On transmit, the transmitted characters are copied from the parameter area into the status area as the transmission proceeds.

End Of Reception Detection: Up to eight possible ending characters may be used to signal to the scanner that transmission is ended. If the "EOR Checking" bit is on in the SCF extension (bit 0), the received characters are continually compared with the list of ending characters in the scanner; if a match occurs, the command is ended with LCS = X'82' and the Service Request Interlock is set in the SCF. The received character is available to the control program as the last character placed in the PDFs in the status area. Use the status area character count field to determine the last PDF used.

Note: Bit 0 of the received character is ignored when checking for EOR.

The list of End Of Reception characters is loaded into the scanner at Set Mode time. Byte 7 of the Set Mode data area contains the count of EOR characters, bytes 8 through 11 of the Set Mode data contain the first four EOR characters, and bytes 12 through 15 of the parameter zone contain the remainder. The Change command can be used to change the contents and the count of the EOR characters.

Read ICW Command (X'F2)

The Read ICW command is used to terminate an outstanding Write ICW or Start-Stop transfer command. It obtains the status area and raises a CCU level 2 interrupt. The Read ICW command does not affect the line status.

Parameter Zone

The parameter zone is not used by this command.

Status Zone

Word 1	SCF	X'F2'	SES	LCS
Word 2	LCD/PCF	SDF/CC	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Halted Command Field: Contains the code for the Write ICW command (X'40').

Secondary Status (SES) Field: Contains the secondary status. This field is not used.

Line Communication Status (LCS) Field: Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Character Count: This contains the character count for a status following a transfer command.

Modem-In and Modem-Out Fields: Refer to "Modem Control Fields" in this chapter for details.

LCD/PCF and SDF Fields: The meaning of these fields is described under the heading "Write ICW Command".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Miscellaneous Commands

386X/58XX Modems Test Request Command (X'2B')

The IBM 386X and IBM 58XX Modems provide improved maintenance facilities to allow better network problem determination. These modems provide the means of collecting information about line quality and modem status using tests issued via the 386X/58XX Modems Test Request command. The parameter and status zones are different for each modem family, but the rest of this description is the same for both. You should use modifier bit 6 to indicate which modem the command is for.

The command is used to request test execution on a specific line. The following tests are available:

- Local modem status report
- Local modem self-test
- Local/remote modem status report
- Remote modem self-test
- Remote DTE interface status report.

Note: Local loop back and remote loop back tests are not supported.

The tests are handled completely by the 386X/58XX Modems Test Request command. As soon as the response frame(s) is received, the command is ended (two response frames are received in the case of local/remote modem status test).

The 386X/58XX Modems Test command must be issued to the even interface only; if issued to the odd interface, it is rejected. It is also rejected if the primary modem is already in the test mode.

Parameter Zone (386X)

Word 1	TCC	Modifiers	Offset	Long time-out
Word 2	Byte Count	Receive Buffer Pointer		
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	XTST	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only).

Bit 5 - Long Reply Time-out on Modem Operations: This bit must be set for all modem operations except "local modem status report". It causes the timer defined by byte 3 of the parameter zone to be substituted for the 0.5-second timer used for local modem operations.

Bit 6 - 386X/58XX Operation: This bit should be off to indicate a 386X modem (when it is on it indicates a 58XX modem). Remember to use the correct Parameter Zone for the modem (see above).

Bit 7 - Tailed Modem: This bit, if on, indicates that a "tailed" modem (IBM 3863/3864 equipped with an LPDA* Tailing card, or similar) is to be tested.

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Long Time-out: This time-out value is used for modem operations in place of the normal 0.5-second time-out value. Modifier bit 5 (Long Reply Time-out on Modem Operations) must be set to 1.

Byte Count: This is the number of bytes actually available in the buffer provided for storing the received data.

Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the resulting test frames returned by the modem are to be stored.

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

XTST: This is the test frame. Its format is described in the modem documentation.

Parameter Zone (58XX)

Word 1	TCC	Modifiers	Rcv Offset	-
Word 2	Byte Count	Receive Buffer Pointer		
Word 3	Reply Time-out		Xmit Offset	-
Word 4	Xmit Count	Transmit Buffer Address		

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bits 0-4: These are not used for 58XX.

Bit 5 - Timer: This bit should always be on to indicate that the timer value to be used is the one provided in word 3.

Bit 6 - 386X/58XX Operation: This bit should be on to indicate a 58XX modem (when it is off it indicates a 386X modem). Remember to use the correct Parameter Zone for the modem (see above).

Bit 7: This bit should always be off for a 58XX modem.

Receive Offset: This must always be zero as no offset is used.

Reply Time-out: The time-out value is given in multiples of 100 milliseconds.

Maximum Receive Count: The maximum length, in bytes, available for response data in the receive buffer.

Receive Buffer Address: The address of the receive buffer to be used for the modem response data frame.

Transmit Buffer Offset: This should always be zero as no offset is used.

Transmit Count: The length, in bytes, of the modem command data passed by NCP in the transmit buffer, from A-field to D-field inclusive.

Transmit Buffer Address: The address of the buffer containing the modem command frame.

Status Zone (386X)

The status area contains the ending status of the first returned frame in bytes 0 through 3. In the case of a Local/Remote Modem Status Report operation, bytes 8 through 11 contain the ending status of the second returned frame.

Word 1	SCF(1)	CCMD(1)	SES(1)	LCS(1)
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	SCF(2)	CCMD(2)	SES(2)	LCS(2)

Status Zone (58XX)

The status area contains the ending status of the first returned frame in bytes 0 through 3.

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Last Receive Buffer Used		
Word 3	A-Field	N-Field	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2B'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Residual Byte Count: This byte indicates the number of unused bytes in the last receive buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the received data.

A-Field (58XX only): SDLC address in the 58XX response SDLC frame. It should be X'FD'.

N-Field (58XX only): SDLC command in the 58XX response SDLC frame. It should be X'1B'.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The receive buffer always contains the **complete** returned frame(s) with the exception of the leading/trailing flags and the FCS. Each returned frame is preceded by a 1-byte field containing the byte count of the frame. The resulting format is as follows:

- Buffer Prefix (8 bytes)
- Buffer Header (8 bytes, if present)
- Byte count of first returned frame (1 byte)
- First returned frame
- Byte count of second returned frame (1 byte)
- Second returned frame

2. The returned frames have the following format:

- RA1
- RA2/XC1
- RC1
- RC2
- RTST
- I1
- I2
- I3

3. The contents of the XTST/RTST field and of the returned frame(s) is as described in the 386X documentation.
4. If an abnormal ending is detected on the second received frame, the Service Request bit is also set off on the **first** received frame.

Trace Command (X'2C')

The Trace command is used to start the scanner interface trace (SIT). The SIT is a line trace, stored by the scanner into buffers or data areas in CCU storage; it may be called either independently, or along with the control program line trace. The SIT records the following information:

- The IOH/IOHI instruction.
- The parameter area of the PSA issued by the control program.
- The status area of the PSA returned by the scanner.
- The data (if any).
- Checkpoint data, comprising the interface control block (ICB) control and status information. This information is traced at critical entry points in the scanner microcode for each command, and is added to the normal SIT.

The Trace command is issued to both interfaces (half-duplex or duplex line). This command is also used to provide a fresh buffer string to the scanner to accommodate additional trace information. Each scanner limits the number of simultaneous traces on its own lines to four; if this limit is exceeded, the scanner raises a level 2 interrupt to the CCU, and the command is rejected. In addition, only one Trace command at a time may be issued to a given line. If a second trace is issued to the same line, it is rejected.

The Trace command uses a table called the Special Line Vector Table (SLVT). This table contains 32 4-byte (fullword) entries. Each entry contains the address of an associated trace parameter/status area (TPSA).

Note: The default starting address of the SLVT is X'001000'. It may be relocated using the Set Special LVT High/Low Instruction.

During trace operations, the scanner uses a **slot** number specified in the instruction to point to one of the 32 entries of the SLVT, in order to access the associated TPSA.

Trace Initialization

The first Trace command on a given interface is used to start the trace, and must be issued via a Start Line Initial instruction. Subsequent Trace commands (used to provide fresh buffers) must use the Start Line instruction.

Trace Termination

Trace is normally ended by the Stop Trace command (there is one exception, as described under "Special Considerations").

Trace Processing

Trace information is stored into CCU buffer areas. Every IOH or IOHI instruction processed for the interface being traced causes a trace record unit (TRU) to be stored. Each TRU contains the IOH/IOHI, the parameter area of the PSA, the data (if any) as exchanged between the scanner and the line interface, and the status area of the PSA, in that order. Checkpoint data, comprising the interface control block (ICB) control and status information, is also stored.

The scanner moves the above data into the current buffer (or buffer chain) until it is completely filled. TRU recording may be continued by providing a new buffer (or buffer chain) via a second Trace command.

TRU Formats

The TRU field formats are as follows:

IOH/IOHI Field

1. Byte 1 contains the character "I" identifying an IOH/IOHI field.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the byte count (always 5).
4. Byte 4 contains an X'00' pad byte.
5. Bytes 5 and 6 contain the first halfword of the IOH/IOHI instruction.
6. Bytes 7 and 8 contain the second halfword of the IOH/IOHI instruction.

Parameter Field

1. Byte 1 contains the character "P" identifying a parameter field.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the data count (16 for a normal command or 9 for a character mode command).
4. Byte 4 contains an X'00' pad byte.
5. Bytes 5 through 20 (normal mode) or 5 through 12 (character mode) contain the parameter area of the PSA.

Data Field

1. Byte 1 contains the character "R" for received data, or "X" for transmitted data.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the data count (depends on the length of the data burst).
4. Byte 4 contains an X'00' pad byte.
5. Bytes 5 through "n" contain the data burst. The data burst is a maximum of 8 bytes long, rounded to the next even (halfword) count. The true burst count may be found in the scanner status.
6. The remaining bytes contain the scanner status.

Status Field

1. Byte 1 contains the character "S" identifying a status field.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the data count (equal to 12 for a normal mode command or 9 for a character mode command).
4. Byte 4 contains an X'00' pad byte.
5. Bytes 5 through 16 (normal mode) or 5 through 12 (character mode) contain the status area of the PSA.

Checkpoint Data Field

1. Byte 1 contains the character "C" identifying a checkpoint data field.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the byte count (always 5).
4. Byte 4 contains an X'00' pad byte.
5. Bytes 5 and 6 contain the scanner microcode checkpoint entry address.

6. Byte 7 contains the ICB status byte.
7. Byte 8 contains the ICB control byte.

Overrun Field

1. Byte 1 contains one of the characters I, P, R, X, S, or C identifying the type of TRU that the scanner was trying to store when the overrun occurred.
2. Byte 2 contains an X'00' pad byte.
3. Byte 3 contains the byte count (always 1).
4. Byte 4 contains an X'00' pad byte.

Trace PSA Parameter Zone

Word 1	-	Modifiers	Offset	Timer
Word 2	Byte Count	First Buffer Pointer		
Word 3	Slot Identifier		Data Count	Interface
Word 4	Buffer Prefix	Buffer Size	-	-

Modifier Byte: This byte contains a single command modifier bit having the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the trace is in an NCP buffer whose address is contained in the "First Buffer Pointer". If this bit is on, the data is not in an NCP buffer, but in a data area whose address is contained in the "First Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Offset: This is the number of bytes between the end of the buffer prefix and the start of the data. It is only used if modifier bit 0 (NCP-Type Buffer) is 0. The address of the first data byte can be calculated from the Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Note: This offset is only used for the first buffer of a chain; the remaining buffers of this chain are assumed to have a zero offset.

Timer: This is a time-out value. If it expires, the scanner flushes its buffer by cycle stealing the remaining data to the CCU. It then raises a level 2 interrupt to the CCU to signal the time-out. The basic unit is 0.1 second. If the timer field contains all zeros, the timer does not run.

Byte Count: This specifies the effective size of the data area of the first buffer of a chain (if modifier bit 0 = 0), or of the data area (if modifier bit 0 = 1).

First Buffer Pointer: This 3-byte field contains the address where the trace data is to be stored. If modifier bit 0 = 0, it indicates the address of the first NCP-type buffer of a chain; if modifier bit 0 = 1, it indicates the address of the data area itself.

Slot Identifier: This 2-byte field contains the identifier provided by the scanner to the CCU via the Get Line Identification instruction.

Data Count: This is the number of bytes of data to be traced for the interface. It is reinitialized every time that a turnaround occurs on the line, or a new SDLC frame is transmitted or received. The data includes scanner control information, but the count indicates only the number of true data characters. The scanner rounds the data count to the next halfword boundary.

- If the data count is X'00', no data is traced.
- If the data count is X'FF', all data is traced.
- If the data count is X'nn', nn bytes of data are traced.

The data count does not apply to the character mode as all the data is automatically included in the scan interface trace since the PDF field is part of the parameter/status area.

Interface: This byte contains the interface address of the line to be traced.

Buffer Prefix: This field is used only if modifier bit 0 (NCP-Type Buffer) is zero. It specifies the size of the prefix area in the NCP buffer, and contains the link pointer to the next buffer in the chain, the offset, and the data count.

Buffer Size: This field is used only if modifier bit 0 (NCP-Type Buffer) is zero. It specifies the effective data area size within all the buffers of an NCP buffer chain except the first. The effective data area size of the first buffer of the chain is specified in the Byte Count field (buffer length minus prefix size).

Trace PSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Pointer to Last Buffer Used		
Word 3	-	Res. Timer	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2C'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of hardware errors.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Pointer to Last Buffer Used: This 3-byte field indicates the last buffer that was used to hold trace information.

Residual Timer: If the current interrupt is a request for buffer service due to a time-out, this field contains zero. If the current interrupt is not due to a time-out, this field contains the current value of the timer.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. A TRU may be split between two buffers of the same chain, or between two buffers of different chains. In the second case, a new Trace command is required for the second chain.
2. The trace operation is not stopped if the data line is disabled, or if an error condition is detected. The only way to turn off the trace is via a Stop Trace command. The only exception to this rule is if an internal hardware error is detected during the status transfer of the Trace command; however, no level 2 interrupt occurs.
3. If an internal hardware error occurs during the transfer of the trace data from the scanner to the CCU buffer(s), the Trace command is terminated, but the trace **function** remains active. Data transfer is resumed as soon as the scanner receives a new Trace command.
4. If an overrun occurs, data recording inside the scanner is stopped. However, the trace function remains active, and data recording is restarted as soon as the overrun condition disappears. The TRUs lost because of the overrun are replaced by overrun TRUs, with the first byte indicating the type of TRU on which the overrun occurred, and with a byte count of one.
5. For an ending condition with X'D2' or X'D4' in the LCS, the slot identifier returned by the Get Line Identification instruction is the identifier provided in the parameter zone of the Trace PSA.
6. The scanner cycle steals in bursts of 64 bytes as the data is accumulated. If the scanner time-out expires, any remaining data bytes are flushed out by cycle stealing into the CCU buffer; this may mean that a burst of less than 64 bytes has occurred.

Stop Trace Command (X'2D')

The Stop Trace command is used to stop the scanner internal trace on both interfaces of a line.

Parameter Zone

The parameter zone is not used by the Stop Trace command.

TPSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2D'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of hardware errors.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. If an internal hardware error is detected during the status transfer of the Stop Trace command, the trace function is stopped; however, no level 2 interrupt occurs.
2. The command is rejected in the normal way if no SIT was active on this interface.

The command is rejected with command reject, error status type 3, and a level 1 interrupt request if no SIT was active for the specified slot, or if an outstanding trace command was already active for the slot.

Wrap Command (X'2E')

The Wrap command is used to turn on the wrap function. It is always accepted if issued to the even interface, providing that a Set Mode command has been previously issued to the same even interface. If the Wrap command is issued to the odd interface, or if a Set Mode command has not been previously issued, it is rejected. Several different wrap tests may be performed, depending on the setting of the modifier bits.

The diagnostic wrap mode remains in effect until the next Reset-N or Reset-D command for that line; the line then returns to normal operation.

Parameter Zone (Normal Mode or Control Lead Wrap)

Word 1	TCC	Modifiers	Offset (T)*	Offset (R)*
Word 2	Tx Count*	First Transmit Buffer (Modem-Out)*		
Word 3	-	-	Receive Interface ID**	
Word 4	Rx Count*	First Receive Buffer (Modem-In)*		

* Control lead wrap only

** Data wrap only

Parameter Zone (Character Mode)

Word 1	TCC	Modifiers	-	-
Word 2	-	-	-	-
Word 3	-	-	Receive Interface ID	
Word 4	-	-	-	-

Note: For a **control lead** wrap of a Character Mode line, the PSA as defined for normal mode lines must be used.

Modifier Byte: This byte contains command modifier bits that have the following meaning:

Bit 0 - NCP-Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP-Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 4 - Data/Control Leads Wrap: This bit, when off, indicates that a data wrap is required; if on, it indicates a control lead wrap.

Bit 5 - LIC/External:

IBM 3720/3721 only: This bit, when off, indicates that the wrap occurs at the LIC itself.

IBM 3725 only: If on, it indicates that the wrap must be set up externally via a special plug on the cable, or at the modem via the modem switches.

Bit 6 - Cable/Modem Wrap (3725 only): This bit is used when modifier bit 5 (LIC/External Wrap) is set to 1 to indicate an external wrap. This bit, when off, indicates that the wrap must be set up via the special plug on the modem cable. When on, it indicates that the wrap must be set up using the switches on the modem.

Note: If the bit is on, and external clocking was specified in the Set Mode command, the clocking comes from the modem. If the bit is off, a 480-Hz clock is used.

Offset (T): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Transmit Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Offset (R): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Receive Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Transmit Count: This field applies to a control lead wrap only. It contains the transmit byte count.

First Transmit Buffer (Modem-Out): This field applies to a control lead wrap only. It contains the address of the buffer area that contains the sequence of Modem-Out test patterns.

Receive Interface Identification: This field is an LVT address containing the PSA address of the receive interface.

Receive Count: This field applies to a control lead wrap only. It contains the receive byte count.

First Receive Buffer (Modem-In): This field applies to a control lead wrap only. It contains the address of the buffer area in which the sequence of Modem-In test patterns are to be stored.

Status Zone (Normal Mode)

Word 1	SCF	CCMD	SES	LCS
Word 2	Res. Count	Pointer to Last Receive Buffer Used		
Word 3	-	-	-	-

Status Zone (Character Mode)

Word 1	SCF	CCMD	-	LCS
Word 2	LCD/PCF	SDF	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2E'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00' for this command in normal mode; in character mode, it is not used.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred; refer to the end of this chapter for full details.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used. It is only used for normal mode and for a control lead wrap in character mode.

Pointer to Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the last Modem-In pattern received. It is only used for normal mode and for a control lead wrap in character mode.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. Refer to "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. In the case of an external wrap, the wrap must be set up physically (via the special cable plug or the modem switches) **before** the Wrap command is issued.
2. For the Japanese PTT, the external wrap test must be set up at the cable level for V.24 type interfaces, and at the modem level for V.35 type interfaces (Test 1 switch).
3. For data wrap, if a new PSA is to be used, or if the line was operating in half-duplex mode, the Wrap command must be issued via a Start Line Initial instruction. The PSA must contain the identification of the receive interface. When in wrap mode, the line is handled as a duplex line; the control program may then issue commands on both interfaces.

Communication Scanner Special Topics

Modem Control Fields

Modem-In Field

This byte contains the status of the incoming leads from the modem.

EIA/CCITT V.24 (LIC 1), Bell 303 (LIC 2), and CCITT V.35 (LIC 3)

Bit	Meaning
0	Data set ready (DSR)
1	Clear to send (CTS)
2	Ring indicator (RI)
3	Receive line signal detector (RLSD)
4	Test indicator (TI)
5	Received data (RD)
6	(Not used)
7	(Not used)

EIA/CCITT V.25 (LIC 1)

Bit	Meaning
0	Power indicator (PWI)
1	Data line occupied (DLO)
2	Present next digit (PND)
3	Abandon call and retry (ACR)
4	Call originator status (COS)
5	(Not used)
6	(Not used)
7	(Not used)

X.21 (LIC 4)

Bit	Meaning
0	(Not used)
1	Indication (I)
2	Controlled not ready
3	Steady state
4	(Not used)
5	Receive data (R)
6	(Not used)
7	(Not used)

Modem-Out Field

This field contains the status of the leads going to the modem.

EIA/CCITT V.24 (LIC 1), Bell 303 (LIC 2), and CCITT V.35 (LIC 3)

Bit	Meaning
0	Data terminal ready (DTR) (0 = LIC wrap)
1	Request to send (RTS)
2	New sync (NSYNC)
3	Data rate select
4	Modem test
5	Modem out not synchronized
6	(Not used)
7	(Not used)

EIA/CCITT V.25 (LIC 1)

Bit	Meaning
0	Digit signal 8
1	Digit signal 4
2	Digit signal 2
3	Digit signal 1
4	Call request (CRQ)
5	Digit present (DPR)
6	(Not used)
7	(Not used)

X.21 (LIC 4)

Bit	Meaning
0	(Not used)
1	Control (C)
2	(Not used)
3	T.EN (= T.Enable)
4	(Not used)
5	Modem out not synchronized
6	(Not used)
7	(Not used)

Miscellaneous Status Fields

Three status fields, the Status Control Field (SCF), the Secondary Status Field (SES), and the Line Communication Status Field (LCS), have many different meanings, depending on the type of line control used, so they are grouped here for easy reference.

Status Control Field: This byte contains information describing the progress of the operation being performed. The bits of the status control field have the following meanings:

Bit	Meaning
0	Halt/abort
1	Service request
2	Scanner underrun/overrun
3	Modem check
4	Data stored
5	End of message (EOM)
6	Data transmission occurred
7	Receive sequence

Bit 0 - Halt/Abort: This bit indicates that the command was ended prematurely for one of the following reasons:

1. On SDLC lines only, an abort sequence has been detected during a receive operation. The frame is flushed up to an ending condition (idle), and the Service Request bit (bit 1) is set off.
2. A Halt command has been received from the CCU. The Service Request bit (bit 1) is also set on.

Bit 1 - Service Request: This bit indicates that the command ended normally. Buffer service may or may not be required, depending on the state of the "end of message" (EOM) bit (SCF bit 5): if the EOM bit is off, buffer service is required; if the EOM bit is on, the operation is complete and buffer service is not required.

This bit is also set if a Halt command has been executed. In this case, the Halt bit (bit 0) is also set.

Note: After an abort sequence on an SDLC line, this bit is always off.

Bit 2 - Scanner Underrun/Overrun:

1. An underrun can occur only on SDLC lines during a transmit operation. This situation occurs when no byte is available to transmit because the cycle steal request for new data has not yet been satisfied. An abort sequence is transmitted.
2. An overrun can occur only during a receive operation. This situation occurs when the data coming from the interface has nowhere to go because the byte buffer associated with that interface is already full. The action taken by the scanner depends on the type of line, as follows:

SDLC: The frame is flushed up to an ending condition (flag or idle).

NCP BSC: The data is flushed either up to an ending condition (ETB, ETX, ENQ or time-out), or if in ITB mode, until an ITB is received. The overrun bit is set in the EIB; End of Message (EOM) is also set.

EP BSC: If either "EIB Mode" is set or "ITB is Data" is not set, the data is flushed either to an ITB or to an ending condition (ETB, ETX, ENQ or time-out); if "EIB Mode" is set, the overrun bit is set in the EIB; if the data was flushed to an ending condition, EOM is set, but not for ITB.

If "EIB Mode" is not set and "ITB is Data" is set, the data is flushed to an ending condition, and EOM is set. The overrun bit is set in the EIB; End of Message (EOM) is also set.

Bit 3 - Modem Check: This bit indicates that a modem check has been detected.

Bit 4 - Data Stored: This bit is valid only for a receive sequence. It indicates that information has been placed in the buffer or data area specified for this command.

Bit 5 - End of Message (EOM): This bit indicates that the operation initiated by the control program is complete. For 270X EP lines working in normal mode, EOM is always set unless the command ends with a buffer request.

Bit 7 - Receive Sequence: This bit indicates that a line turnaround has occurred during execution of the command, and that the information contained in the PSA status area applies to that part of the command that was executed after the turnaround.

Note: If SCF bits 0 through 3 are all zero, the required status information is contained in the Secondary Status Field (SES). If the SES is also zero, then the required status information is in the Line Communication Status (LCS) field.

Secondary Status Field: This byte identifies errors encountered during the execution of the command. When any bit in this byte is on, the "service request" bit (SCF bit 1) must be off, except for "modem retrain" in NCP BSC. The bits of the secondary status field have the following meanings:

Bit	Meaning
0	Modem retrain
1	Idle detection (SDLC)/format exception (NCP BSC, EP BSC)
2	LPDA reply received, but TI failed to come up/transient error
3	Data check (SDLC, NCP BSC, EP BSC)
4	Flag off boundary (SDLC)/bad pad (NCP BSC)
5	In phase (EP BSC)/TI on (NCP BSC and SDLC)
6	DLE error (NCP BSC)
7	Early flag (SDLC)/length check (NCP BSC)

Bit 0 - Modem Retrain: This bit only applies to NCP operations on SDLC and BSC lines. Modem retrain indicates that a loss of CTS occurred during a transmit operation, but that CTS was recovered before the Enable time-out expired, indicating that the loss was only temporary. If CTS is not recovered before the time-out expires, Modem Retrain is not set; Modem Check is set instead.

Bit 1 - Idle Detect/Format Exception: The meaning of this bit depends on the type of line control:

1. SDLC: The bit signifies "Idle Detect". It indicates that at least 15 consecutive 1 bits have been received. When this bit is on, the "abort" bit (SCF bit 0) is normally on too.

Note: The idle detect bit without an abort bit may occur in the case of an overrun condition (SCF bit 2) and the line is found to be at the "mark" level.

2. NCP BSC: The bit signifies "Format Exception". On a transmit sequence, this bit indicates that the "transmit control" field did not contain a valid final control sequence. The scanner has forced an ENQ character before turning the line around.

On a receive sequence, this bit indicates that the scanner has received a control character in an invalid sequence. The possible causes are as follows:

- a. SOH was not the first character received.
 - b. A control character was received while receiving leading graphics.
 - c. The message started with ITB, ETB, ETX, DLE-ITB, DLE-ETB, or DLE-ETX.
 - d. A bad pad was received.
3. EP BSC: The bit signifies "Format Exception". It indicates that EOT followed by a good pad (or by a bad pad if the "ignore bad pad" option is on) has been received.

Bit 2 - Link Problem Determination Aid (LPDA): This bit indicates that a reply was received, but TI failed to come up.

Bit 3 - Data Check: This bit applies to SDLC, NCP BSC, and EP BSC lines on receive only. It indicates that a CRC or longitudinal redundancy check (LRC)/vertical redundancy check (VRC) has been detected.

Bit 4 - Flag Off Boundary/Bad Pad: The meaning of this bit depends on the type of line control:

1. SDLC: The bit signifies "Flag Off Boundary". It indicates that an SDLC flag character has been received, but not on a correct character boundary.
2. NCP BSC: The bit signifies "Bad Pad". It indicates that the character following EOT was not X'xF'.

Bit 5 - In Phase (EP BSC)/58XX: TI on (NCP BSC and SDLC):

1. EP BSC: The bit signifies "In Phase".

On a Transmit Initial command, it indicates that the command was issued to a line that was receiving; the command is rejected.

On a Receive command, it is set to indicate that the 'In Phase condition' has been detected and a Halt command has been received. It is reset on any condition that causes EOM to be set.

2. NCP BSC and SDLC: The bit signifies that the test indicator (TI) was on, indicating that the failure was due to a disruptive test on a data multiplex 38XX or 386X modem.


Bit 6 - DLE Error: This bit is valid only for NCP BSC lines. It indicates that a DLE character was followed by an invalid character.

Bit 7 - Early Flag (SDLC)/Length Check (NCP BSC):

SDLC: The received frame was too short, that is, less than 4 bytes long.

NCP BSC: While transmitting, an embedded ENQ, ETB, or ETX character was found before the byte count reached zero. This is **not** an error. When this bit is set, the "end of message" bit (SCF bit 5) is also set and the command ends as required for the specific embedded character.

Line Communication Status Byte (LCS): The line communication status byte contains status information relative to the line being serviced. It contains fields indicating an initial and a final status. It also contains an indicator which specifies whether or not leading graphics were the first characters received. The line communication status byte has the following format:



ISF = Initial status field

FSF = Final status field

F = Leading graphics flag/time-out during X.21 clear

Initial Status Field (ISF)

The initial status field indicates essentially the type of line control that is used. The initial status field is decoded as follows:

NCP BSC Only

Bits 0 1 2	Meaning
0 0 0	Control mode - no text received (receive only)
0 0 1	Text mode - STX is first character
0 1 0	Transparent text mode - DLE-STX are first characters
0 1 1	Header mode - SOH is first character

Special

Bits 0 1 2	Meaning
1 0 0	Special status

Errors

Bits 0 1 2	Meaning
1 1 0	Internal box error
1 1 1	Hardware error

Final Status Field (FSF)

The final status field gives further status information. Its interpretation depends on the ISF, as follows:

1. Initial Status = 0xx

FSF	Meaning
0000	Time-out occurred after reception has begun and initial status is not 000
0011	ENQ received
0100	EOT received
0101	DLE/xxx was received (xxx = any valid second character)
0110	Wrong ACK received
0111	NAK received
1001	ETX received
1010	ETB received
1101	RVI received
1110	Positive ACK (0 or 1) received
1111	WACK received

2. Initial Status = 100 (Special)

FSF	Meaning
0000	Time-out (nothing received); ACR, COS, DLO, or PND failed to drop; X.21 time-out on ready for data
0001	Ending condition detected on Start-Stop
0010	X.21 Time-out During Clear
0011	386X/58XX Test Control Active/X.21 time-out on proceed to select
0100	DLE-EOT disconnect sequence received
0101	Lost data
0110	Poll entry too long
1100	EOT transmitted
1101	X.21 call progress signal (CPS) error
1110	Disconnected/X.21 DCE clear received
1111	Connected

Notes:

1. When a special status occurs, the line is set to the disable state.
2. For X.21, if "DTE Clear" or "DCE Clear" confirmation is required, the "X.21 Time-out During Clear" flag (bit 7) is added to the final status to indicate the result of the clear operation. Bit 7 is set to 0 if the clear was successful, and to 1 if it was not.

0000 - Time-out: This condition occurs when a reply to a transmission is expected, and nothing is received within the time-out period.

0000 - ACR, COS, DLO, or PND Failed to Drop: This condition occurs on an ACU interface.

0000 - X.21 Time-out on Ready for Data: This condition occurs on an X.21 call request command if timer T2 or T3 (as defined by the CCITT) has timed out.

0001 - Ending Condition Detected on Start-Stop: An ending condition was detected during Start-Stop operations.

0010 - X.21 Time-out During Clear: This condition occurs when the DTE has initiated a clear operation, but the R = 0, I = OFF condition has not been received from the DCE within 2 seconds.

0011 - 386X/58XX Test Control Active: This condition occurs if the 386X/58XX modem is already in the test mode (TI lead is active).

0011 - X.21 Time-out on Proceed to Select: This condition occurs if the "Proceed to Select" signal is not received within 3 seconds of the "Call Request" signal being sent.

0100 - DLE-EOT Disconnect Sequence: This condition occurs when a DLE/EOT (disconnect) sequence has been received.

0101 - Lost Data: This condition occurs when the line interface buffer has been filled with received data, and no receive command has been issued to accept it. This condition is presented as status to the next command issued. **0110 - Poll Entry Too Long:** On an EP BSC Poll command, a poll entry was longer than 56 bytes.

1100 - EOT Transmitted: EOT has been transmitted as requested in the transmit control byte.

1101 - X.21 Call Progress Signal (CPS) Error: This condition occurs when a non-retriable call progress signal has been received, or if one or more unsuccessful retries have occurred. The last CPS received is available in the status area.

1110 - Disconnected/X.21 DCE Clear Received during Call Request: This is the normal ending status for a "Disable" or "X.21 Clear" command. It also occurs if a DCE Clear indication is received while processing an "X.21 Call Request" command or an SDLC command on an X.21 interface. It is also set when DLE-EOT has been transmitted as requested in the transmit control byte.

1111 - Connected: This is the normal ending status for the 'Enable', 'Dial', 'Monitor Incoming Call', 'X.21 Call Request', and 'X.21 Monitor Incoming Call' commands.

3. Initial Status = 110 (Internal Box Error)

FSF	Meaning
0000	AIO error
0001	Adapter check
0010	Scanner interconnection error
0011	Scanner failed to answer
0100	Scanner internal error
0101	Multiplex failure
0110	Transient counter overflow
0111	LIC/ICF error
1000	No interrupt from scanner
1001	Command rejected
1010	Trace already active
1011	Scanner error reporting path check
1100	Invalid level 2 interrupt
1101	Modem already in test mode
1111	Line not accessible

Notes:

1. For NCP operations, the line is set to the disable state.
2. For NCP operations on duplex lines, the command on the failed interface is ended; the LCS indicates the cause of the error, and a level 2 interrupt is raised to the CCU. The command on the other interface is cleared; no ending status is set, and no interrupt is raised to the CCU.
3. For EP operations, the line is set to the No-Op state.
4. After a hardware error, the only commands accepted for that line are 'Enable', 'Monitor Incoming Call', or 'Dial' (if autocal interface).

0000 - AIO Error: This condition occurs if a hardware error is detected during an adapter initiated operation (cycle steal). **0001 - Adapter Check:** This condition occurs if a hardware error is detected in the scanner hardware.

0010 - Scanner Interconnection Error: This condition occurs if a hardware error is detected at the scanner interconnection.

0011 - Scanner Failed to Answer: This condition occurs if there was no reply to an operation initiated by the scanner microcode.

0100 - Scanner Internal Error: This condition occurs if a hardware error is detected in the scanner hardware.

0101 - Multiplex Failure: This condition occurs if a hardware error is detected in the multiplexer.

0110 - Transient Counter Overflow: This condition occurs if more than 'n' transient errors occur.

0111 - LIC/ICF Error: This condition occurs if a parity check is detected in the interface clock, or if the LIC is not physically present, for an operation initiated by the scanner microcode.

1000 - No Interrupt From Scanner: This condition applies to SDLC lines only. Once reception has started, an NCP-type buffer must be filled within 6 seconds. This error indicates that the scanner has stopped transfer of the received data to the CCU, or that the receive text timer timed out before the current buffer was filled.

1001 - Command Rejected: This condition may occur for three different reasons:

1. The command was issued on the wrong interface of the line (transmit instead of receive, or vice-versa).
2. The command is of the 'Transmit' or 'Receive' type, and the line had not been previously enabled.
3. The command could not be accepted in the current state of the line.

1010 - Trace Already Active: This condition occurs if a scanner internal trace (SIT) is already running for this line.

1111 - Scanner Error Reporting Path Check: This condition occurs if the scanner cannot complete an operation initiated by the scanner microcode, because of an error that cannot be reported.

1100 - Invalid Level 2 Interrupt: This condition occurs if the scanner requested an unexpected level 2 interrupt for this interface.

1101 - Modem Already in Test Mode: This condition occurs if the interface is already in the Modem Test mode and a modem test is requested.

1111 - Line Not Accessible

4. Initial Status = 111 (Hardware Error)

FSF	Meaning
0001	CTS dropped during command/modem retrain
0011	RLSD failed to drop on Disable command (not used by NCP)
0111	DSR dropped during command/external clock error (F5)
1001	TI/CTS failed to come up
1010	DSR failed to come up
1011	No cable installed or wrong cable
1100	TI/DSR and/or CTS failed to drop (on Disable and Transmit Data commands on half-duplex lines without duplex facilities)
1101	X.21 disconnected DCE clear receive, with or without time-out
1110	Autocall check

Notes:

1. For NCP operations, the line is set to the disable state.
2. For NCP operations on duplex lines, the command on the failed interface is ended; the LCS indicates the cause of the error, and a level 2 interrupt is raised to the CCU. The command on the other interface is cleared; no ending status is set, and no interrupt is raised to the CCU.
3. For EP operations, the line is set to the No-Op state.
4. After a hardware error, the only commands accepted for that line are 'Enable', 'Monitor Incoming Call', or 'Dial' (if autocall interface).

0001 - CTS Dropped during Command: This condition occurs if Clear To Send failed during the transmission.

0011 - RLSD Failed to Drop (on Disable Command): This condition occurs if Receive Line Signal Detector failed to drop during a disable command.

0111 - DSR Dropped during Command: This condition occurs if Data Set Ready failed during the command.

1001 - TI/CTS Failed to Come Up: This condition occurs if Clear To Send failed to rise after Request To Send was set, or TI after an LPDA command.

1001 - X.21 DCE Not Ready: During enabling of a leased X.21 line, the DCE was found to be not ready.

1010 - DSR Failed to Come Up: This condition occurs if Data Set Ready failed to rise after Data Terminal Ready was set.

1011 - No Cable Installed: This condition occurs if there is no cable connected to the modem, or if a wrong cable is installed.

1100 - TI/DSR and/or CTS Failed to Drop: This condition occurs only for Disable and Transmit Data commands on half-duplex lines without duplex facilities. It indicates that Data Set Ready and/or Clear To Send failed to fall after Data Terminal Ready was turned off, or TI after TC dropped.

1101 - X.21 Disconnected DCE Clear Receive

1110 - Autocall check: This condition indicates that the autocall unit was unable to accept a dial operation because PWI was down when starting to dial, or COS was received before all dial digits were sent. The status of the interface leads is available to the control program in the status area.

Leading Graphics Flag

The leading graphics flag is used only for NCP BSC Receive and NCP BSC Control commands. It indicates that a non-control character was the first character received. For the "Hardware Error" status configuration, the scanner automatically sets the leading graphics flag to zero. For the "Special" status, the leading graphics flag indicates the result of the DTE Clear or DCE Clear; flag off indicates a successful clear, and flag on an unsuccessful clear.

Wrap Testing

Wrap testing loops the data (or modem control leads) from the transmit interface back into the receive interface. The transmitted and received signals are then compared. This allows the detection of errors in the transmission path to the modem.

Wrap testing is for a specified line and is initiated from the MOSS. Before issuing the wrap, the line must be deactivated from the host for leased lines; switched lines must be disabled.

When the MOSS receives a wrap request from the MOSS operator, it raises a Mailbox In Wrap Test Initialize Request to obtain the line characteristics from the control program. The MOSS then uses the data provided by the MOSS operator to create a Mailbox In Start Wrap Request to the control program. If the MOSS operator has not provided any data, the MOSS constructs the request from information in its own storage.

For BSC wrapping (NCP and EP) the scanner hardware cannot handle the SYN insert timer on the transmit interface and the SYN detection timer on the receive interface at the same time. Therefore, during wrap, only the SYN insert timer on the transmit interface runs.

Wrapping is started by the Wrap command, and stopped by a Reset-N or Reset-D command. The line must first have been initialized correctly by means of a Set Mode command.

The wrap may be set up at the LIC, at the modem cable, or at the modem. Two types of wrap are possible:

1. Data wrap: The data is wrapped back from the transmit to the receive interface.
2. Control lead wrap: The modem control leads are wrapped back from the transmit to the receive interface.

SDLC Data Wrap: The following sequence of commands should be used:

1. Wrap on the transmit interface, specifying "data" and "LIC" or "external". This also forces the line to the duplex mode.
2. SDLC Receive on the receive interface.
3. SDLC Transmit on the transmit interface. Modifier bits 4 (Compare Address) and 6 (Turn Line Around) must both be off. The XA1, XA2, XC1, and XC2 of the SDLC Transmit parameter area are used by the command; the number of address and control fields must be specified in the normal way using modifier bits 2 and 3.
4. Repeat steps 2 and 3 as often as required.
5. End the wrap with a Reset-D or a Reset-N command.

NCP BSC Data Wrap: The following sequence of commands should be used:

1. Wrap on the transmit interface, specifying "data" and "LIC" or "external".
2. NCP BSC Receive on the receive interface.
3. NCP BSC Transmit on the transmit interface. Modifier bits 6 (Turn Line Around) and 7 (Acknowledgment Expected) must both be off.
4. Repeat steps 2 and 3 as often as required.
5. End the wrap with a Reset-D or a Reset-N command.

Notes:

1. Line control characters are not provided in the buffer chain.
2. The transmit control byte is the first character provided by the MOSS in the buffer chain. It must not be transmitted, rather it must be passed to the scanner in the parameter zone of the PSA.
3. ITB/EIB mode is not supported when in wrap mode.

EP BSC Data Wrap: The following sequence of commands should be used:

1. Wrap on the transmit interface, specifying "data" and "LIC" or "external".
2. EP BSC Receive on the receive interface.
3. EP BSC Transmit Initial on the transmit interface.
4. EP BSC Transmit Data on the transmit interface. If modifier bit 5 (Data Chain) is set to zero, the scanner does not turn the line around.
5. If there is only one buffer, repeat steps 2 through 4 as often as required, then end the wrap with a Reset-D or a Reset-N command. If there is more than one buffer, continue as follows:
6. EP BSC Receive Continue on the receive interface.
7. EP BSC Transmit Data on the transmit interface.
8. Repeat steps 6 and 7 as often as required.
9. End the wrap with a Reset-D or a Reset-N command.

Notes:

1. Line control characters must be provided by the MOSS in the buffer chain to the control program. They are returned to the control program as received by the scanner, with the exception of SYN, DLE-SYN, and inserted DLEs.
2. The transmit control byte is the first character provided by the MOSS in the buffer chain. It must not be transmitted, rather it must be passed to the scanner in the parameter zone of the PSA.
3. If the transmit control byte specifies transparent wrap, the last buffer of the pattern must be sent as second transparent write. Transparent ITB is not supported; non transparent ITB is supported.
4. If no ending character is provided, or if is not recognized, the Flush command must be used to recover from the wrap test.

Character Mode Data Wrap: The following sequence of commands should be used:

1. Wrap on the transmit interface, specifying "data" and "LIC" or "external".
2. Write ICW on the receive interface with PCF state X'7' (Receive) for start-stop operation, or X'5' (Monitor for Phase) for BSC operation. In the case of BSC, the PCF state will change automatically to X'7' when synchronization occurs. PCF state X'0' must be used to stop reception when an EOM character is recognized, or the count is exhausted.
3. Write ICW on the transmit interface with PCF state X'9' (Transmit Data).

Note: In the case of external wrap test only, the first byte should be transmitted using PCF state X'8' (Transmit Initial). This is not mandatory, but if PCF state X'8' is not used, the first Write command with PCF state X'9' must supply both the PDF and the SDF.

PCF state X'D' must be used to stop transmission. This state, in wrap mode, only ends the transmission and returns the PCF state to X'0' (No-Op). A level 2 interrupt request is raised, and the interface is left without an outstanding command. The wrap test, however, remains in force.

4. Repeat steps 2 and 3 until all the characters in the buffer chain have been transmitted and received.
5. Repeat as often as required with a new buffer chain.
6. End the wrap with a Reset-D or a Reset-N command.

Notes:

1. Line control characters must be provided by the MOSS in the buffer chain to the control program. They are returned to the control program as received by the scanner. CRC and/or LRC checking should not be done.
2. Leading pad and synchronization characters must be included by the MOSS in the buffer chain.
3. For start-stop and character mode BSC lines, the control program must not send the first character in the buffer chain, but must use it instead to define the EOM character that must be used to complete reception.

Control Lead Wrap: The 1-byte test patterns are stored as a sequence of bytes in NCP buffers or data areas. The scanner alternatively presents one modem-out pattern and then reads it in as a modem-in pattern until the entire buffer chain or data area has been exhausted. The operation is automatic; no Write or Read commands are required.

The following sequence of commands should be used:

1. Wrap test on the transmit interface, specifying "control lead" and "LIC" or "external".
2. Repeat as often as required with a new buffer chain.
3. End the wrap test with a Reset-D or a Reset-N command.

Time-out Values Used

Many different time-out values are used for the different line protocols; some are fixed, and some are set by the Set Mode command.

Time-outs for SDLC:

Type of Time-out	Value
Enable time-out	Set Mode value
Disable time-out	Set Mode value
Reply time-out	Set Mode value
Receive text time-out	Set Mode value
Monitor rise of CTS	Same as enable
Monitor fall of CTS	3 seconds
Modem retrain	Same as enable

Time-outs for NCP BSC:

Type of Time-out	Value
Enable time-out	Set Mode value
Disable time-out	Set Mode value
Reply time-out	Set Mode value
Monitor rise of CTS	Same as enable
Monitor fall of CTS	3 seconds
Modem retrain	Same as enable
Ensure SYN's received during text	3 seconds
Ensure no more than 3 seconds of SYN's	3 seconds
SYN insertion during transmission	1 second

Time-outs for EP BSC:

Type of Time-out	Value
Enable time-out	Fixed (see Enable Cmd)
Disable time-out	Fixed and set mode values
Reply time-out (no control character received on a Receive command or after polling)	3 seconds
Monitor rise of CTS	25.6 seconds*
Monitor fall of CTS	3 seconds
Monitor fall of CTS on 2nd transparent write	1 second
Ensure SYN's received during text	3 seconds
Ensure no more than 3 seconds of SYN's	3 seconds

* 2 or 1 seconds if raised at enable time.

Time-outs for Character Mode:

Type of Time-out	Value
Enable time-out	Set Mode (NCP)/Fixed (EP)
Disable time-out	Set Mode (NCP)/Fixed (EP)

Time-outs for Autocall Interface:

Type of Time-out	Value
Dial time-out (NCP)	Set Mode value
Dial time-out (EP)	51.2 seconds

Scanner Program/Hardware Checks Causing a Level 1 Interrupt

In addition to the program and hardware errors reported in the command status via level 2 interrupts (as described under "Ending Status" for each command), the CCU may be notified that a program check or a hardware check has occurred via a CCU level 1 interrupt request. To obtain information about the check, the control program must issue a Get Error Status instruction, which transfers a 2-byte error status to the CCU. The control program must also reset the check and the interrupt, and perform any necessary recovery actions. The following conditions may cause a level 1 program or hardware check:

1. CCU/scanner problems:

- IOH/IOHI op-code not supported.
- IOH/IOHI rejected because there is an outstanding command for that interface. For example, a second Transmit command has been sent while a Transmit command is already outstanding.

Note: Certain conditions do not cause a program check; the command is simply rejected by setting "command rejected" in the status area. For example, a Transmit Continue command has been issued without a previous Transmit command.

- IOH/IOHI rejected because a Set Mode command has not yet been received for that interface.

2. Scanner Problems:

- Scanner internal errors are usually detected as parity checks, but in some cases, the scanner detects program errors during its own processing.
- Some hardware errors may occur only when handling a given line interface. For example, a parity check may occur when accessing a hardware register associated with a particular line interface. In this case, the error status contains the 5-bit line interface address in addition to information identifying the type of error.

3. Abnormal conditions detected during I/O operations on the CCU to scanner bus. These errors may be detected by the CCU or by the scanner. Errors are related to CCU storage and address checks, invalid sequences, and invalid or timed out IOH/IOHI instructions.

If the check is related to a particular line interface, the scanner freezes operations on the line interface in error, creates the error status, raises a level 1 interrupt, and waits for the control program to get the error status with a Get Error Status instruction. The scanner continues to operate all other line interfaces normally.

If the check is not related to a specific line, a scanner hardstop occurs. The scanner freezes all line interface operations, creates the error status, raises a level 1 interrupt, and waits for the control program to get the error status; IOH/IOHI instructions other than Get Error Status are ignored. All communications on the lines attached to this scanner are blocked. When the CCU has obtained the error status, the scanner informs the MOSS that an error has occurred and ignores all further IOH/IOHI instructions, except those coming from the MOSS (bit 12 of the second halfword of the instruction is a 1 to indicate that the instruction comes from the MOSS). The MOSS may then use Display and Dump commands to collect further information about the error.

Note: To return to the operational state, it is necessary to re-IPL the scanner.

Error Status Bytes: The error status is 2 bytes long, and contains the following information:

- Type of IOH/IOHI check
- Type of scanner check
- Type of CCU/scanner bus check
- The 5-bit line interface address, if the error is associated with a specific line address.

Note: These 16 bits indicate hardware errors and are used by maintenance personnel for fault isolation. Refer to maintenance documentation for full details.

Chapter 6. Token-Ring Subsystem (TRSS)

The Token-Ring Subsystem (TRSS) provides the controller with physical access to a token-ring. The TRSS does not perform any Data Link Control (DLC) or higher level networking functions, it is simply a data transport between the controller and the ring. The TRSS will attempt to deliver all data that the controller requests it to deliver, and will pass to the controller all user data it receives. This chapter describes those functions of the TRSS that are accessible for programming.

Token Ring Addressing

The addressing scheme used in the TRSS consists of five elements. All are contained in the second halfword of the instruction:

0/1 IOC	1	0	0	1	0	0	0	C	C	C	C	0/1 C/M	0/1 T/A	0/1 T	1/0 I/O	
	TRSS address				Group Addr.			Command								
0	1			4	5		7	8				11	12	13	14	15

IOC Bus Address

The IOC bus address is contained in bit 0.

TRS Address

The TRS address is contained in bits 1 through 4. It can take the values 1001 and 0110. The value 0110 indicates a broadcast command to all adapters.

Group Address

The group address is contained in bits 5 through 7, and is always 000.

TRM Address

The TRM address is contained in bit 14.

TIC Address

The TIC address (only used when one of the TICs is addressed, is contained in bit 11, and is part of the command.

Address Decoding - TIC (Bit 13 = 0)

The IOC bus address, the TRM address, and the TIC address are decoded as follows:

Bit															TIC	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14		15
0	1	0	0	1	0	0	0	X	X	X	0	X	0	0	X	1088
0	1	0	0	1	0	0	0	X	X	X	1	X	0	0	X	1089
0	1	0	0	1	0	0	0	X	X	X	0	X	0	1	X	1090
0	1	0	0	1	0	0	0	X	X	X	1	X	0	1	X	1091
1	1	0	0	1	0	0	0	X	X	X	0	X	0	0	X	1092
1	1	0	0	1	0	0	0	X	X	X	1	X	0	0	X	1093
1	1	0	0	1	0	0	0	X	X	X	0	X	0	1	X	1094
1	1	0	0	1	0	0	0	X	X	X	1	X	0	1	X	1095

X : not part of the address.

Address Decoding - TRM (Bit 13 = 1)

The IOC bus address and the TRM address are decoded as follows:

Bit															TRM	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14		15
0	1	0	0	1	0	0	0	X	X	X	X	X	1	0	X	1
0	1	0	0	1	0	0	0	X	X	X	X	X	1	1	X	2
1	1	0	0	1	0	0	0	X	X	X	X	X	1	0	X	5
1	1	0	0	1	0	0	0	X	X	X	X	X	1	1	X	6

X : not part of the address.

Communication Between the TRM and the CCU

Communication between the TRM and the CCU is provided by:

- Interrupts
- Instructions to read/write information from/to the TIC RAM and registers without direct CCU control
- TIC commands that transfer user data frames between the controller and the ring.

Two types of frame are handled by the TIC:

- User frames, also called 'frame format 1'.
- Medium Access Control (MAC) frames that are handled at the physical transmission level.

This chapter describes the format and handling of user frames, and some types of MAC frame report errors and ring problems in the status reports of some TIC commands.

This chapter is organized in the following way:

- Section 1 contains basic information about the TIC.
- Section 2 describes the procedure necessary to initialize the TIC.
- Section 3 describes the instructions.
- Section 4 describes the TIC commands.

Section 1. Basic Information

The TRSS acts as a data transfer device between the controller and the ring. Data is transferred in the form of frames and under the control of TIC commands issued by the program in CCU.

The Token - Free and Captured

The token controls the transmission and, partially, the reception of frames. No frame can be transmitted to the frame without a token. When the ring is in operation, a "free" token is transmitted around the ring. If a station on the ring wants to transmit a frame, it waits until a free token arrives then "captures" it. A bit is changed in the token to show that it is busy, the station appends the frame to the token, and both are transmitted to the destination station. Each station between the source and destination receives the frame, regenerates it, and transmits it onto the ring.

When the frame arrives at the destination, the receiving station copies the frame, changes a bit in the trailer to confirm reception, and transmits the frame back to the source station. The source changes a bit in the token to show that it is free again, strips the frame from the token, and transmits the free token back onto the ring for another station to capture it. Control of the token is, however, transparent to the user and is not discussed further in this manual.

Token Format

The token is part of the frame header, described below, and consists of:

1. A starting delimiter field (one byte).
2. A Physical Control Field 0 (PCF0) (one byte).
3. An ending delimiter (one byte).

Bit 3 of the PCF0 field is used to indicate whether the token is "free" or "captured". The PCF0 field is described in detail below under "Frame Structure".

Frame Structure

A 'frame' is the unit of transmission on the IBM Token-Ring Network. It includes delimiters, control characters, user data, and frame checking characters. It consists of three components:

1. A frame header
2. The user data
3. A frame cyclic redundancy check (CRC) field.

Its structure is as follows:

Header

Field		Size
PCF0	PCF1	2 bytes
To address		6 bytes
From address		6 bytes
Routing Field		18 bytes maximum

User data

Data	user defined length
------	---------------------

Frame CRC

Frame CRC	4 bytes
-----------	---------

The content of these fields is described below.

PCF0 (Physical Control Field 0): The content of PCF0 is:

Bit	Meaning
0	Access priority
1	Access priority
2	Access priority
3	Token indicator
4 to 7	Reserved

The bits of PCF0 have the following significance:

Bits 0 to 2 - Access Priority: These bits select the Access priority for the frame. This value (0-3) must be less than or equal to the Authorized Access Priority for the station.

Bit 3 - Token Indicator: When on, this bit indicates that this is a busy token attached to a frame, that is, a captured token. When off, this bit indicates a free token.

Bits 4 to 7 - Reserved: These bits will be reset to '0000' by the TIC.

PCF1 (Physical Control Field 1): This field is transmitted as specified by the controller.

To Address: This field specifies the destination of the transmitted frame.

From Address: This field specifies the source of the frame. The TIC stores the Node Address for this controller into the six bytes of the From Address field with the exception of byte 0, bit 0.

Routing Field: This must be included if bit 0 of the From Address field is one.

Data: The data field is the user specified data from the controller.

Frame CRC: Each frame is terminated by Cyclic Redundancy Check characters and a frame delimiter. These are appended automatically by the TIC.

Data Transfer Between the TIC and the CCU

The token ring adapter can operate in one of two modes, cycle or burst. In cycle mode, the bus is released after every storage access. In burst mode, the TIC will remain master of the bus until:

- A parity error is detected from TIC RAM.
- A parity error is detected from controller RAM.
- An error occurs on the system bus.
- The system bus is released.
- No more data is to be transferred. The maximum amount of data that can be transferred in each burst is set in the Initialization Parameters, described in Section 2.

Addresses provided to the TIC by the controller are fullwords. The high-order byte is ignored to provide 24-bit addressing.

TIC Buffers

The TIC1 has 2576 bytes of RAM available for a buffer pool of twenty-three 112-byte buffers. The TIC2 has 63504 bytes of RAM available for a buffer pool of 567 112-byte buffers. The first 8 bytes of each buffer are reserved for a buffer header and a frame will occupy as many buffers as are required to hold it, up to the maximum space available. Examples are given below of buffer space required for two different frame sizes.

1. The frame size that will exactly occupy six 112-byte buffers is:

Buffer headers	-	48 bytes (6 x 8 bytes)
Frame header	-	32 bytes
Data field	-	588 bytes
Frame CRC	-	4 bytes

672 bytes (6 x 112-byte buffers)		

2. The frame size that will exactly occupy three 112-byte buffers is:

Buffer headers	-	24 bytes (3 x 8 bytes)
Frame header	-	32 bytes
Data field	-	276 bytes
Frame CRC	-	4 bytes

336 bytes (3 x 112-byte buffers)		

The format of the buffer header is:

Content	Size
Backward Pointer	2 Bytes
Forward Pointer	2 Bytes
Buffer Status	2 Bytes
Data Length	2 Bytes

Backward Pointer: This is the address of the previous buffer in the chain, if there is one, or all zeros if this is the first buffer.

Forward Pointer: This is the address of the next buffer in the chain, if there is one, or all zeros if this is the last.

Buffer Status: This gives the current status of the buffer. There is one status halfword for a transmit buffer and another for a receive buffer. The significance of the bits for a transmit buffer status is:

Bit	Meaning
0	In use
1 to 6	Ignored
7	End of frame
8 to 15	Model PCFE

Bit 0 - In Use: When on, this buffer is in use.

Bits 1 to 6 - Ignored: These bits are ignored.

Bit 7 - End Of Frame: When on, this buffer is the last one in a frame. When off, this buffer is an intermediate buffer in a frame.

Bits 8 to 15 - Model PCFE: This is a model Physical Control Field Extension byte and is only valid if bit 7, End of frame, is set to '1'.

The significance of the bits for a receive buffer is:

Bit	Meaning
0	In use
1 to 6	Ignored
7	End of frame
8 to 15	Ignored

Bit 0 - In Use: When on, this buffer is in use.

Bits 1 to 6 - Ignored: These bits are ignored.

Bit 7 - End of Frame: When on, this buffer is the last one of a frame. This bit is initially reset to '0' in a receive buffer.

Bits 8 to 15 - Ignored: These bits are ignored.

Data Length: This gives the length of the data that occupies this buffer.

The sixteen buffers are used for both reception of frames from the ring and transmission of frames to the ring. When the controller requests a frame transmission, buffers are allocated from the buffer pool one at a time until the frame has been transferred to the TIC. A maximum number of buffers can be specified in the TIC command OPEN. Transmission requires three or more buffers and at least two buffers must be available for frame reception.

The TIC can process a maximum of two transmit frames at one time. One could be queued for transmission while the other is being transferred from the controller, or both could be queued for transmission at the same time. However, the total number of buffers used cannot exceed the transmit buffer count specified in the OPEN command. If it does, then the transmission will be terminated with an error status set.

Additional RAM can be added to the TIC to increase the number of buffers available and, if required, the buffer size. The amount of additional RAM installed is specified with the 'External RAM' parameter of the OPEN command. The buffer size can also be changed with the OPEN command. Refer to the OPEN command description for details of these parameters and limitations of buffer characteristics.

Interrupt Mechanism

TIC to Controller Interrupts: The TIC will interrupt the controller when the status of the TIC, ring, or an unfinished command changes. The controller can read the TIC interrupt register with an instruction to discover the cause of an interrupt. The controller must reset the interrupt with another instruction. An instruction can be used to stop an interrupt from being generated.

Interrupts are provided to the controller by the TIC in an 8-bit interrupt vector. The controller can specify seven values for the interrupt vector to distinguish between different interrupts. If more than one TIC is connected to the controller each TIC can have a different interrupt vector set for it.

Controller to TIC Interrupts: The TIC can be interrupted by writing to the TIC Interrupt Register. When the TIC can respond to the interrupt, it will read the Interrupt Register, service the request, and reset the interrupt.

TIC Check Interrupt: This interrupt is generated when the TIC detects an unrecoverable hardware or software error. The SSB is not altered and the TIC will be closed and waiting for TIC reset interrupt from the controller (Write Interrupt, Bit 1 set to '1'). The Open command will have to be issued again, if it is required, after reset. The reason for the error can be found reading 8 bytes from TIC RAM starting X'05E0'. Use Write Address instruction to write the address into the TIC Address Register, then Read Data Autoincrement instructions to read the 8 bytes to the controller. These bytes contain:

Address	Meaning
X'05E0'	TIC Check
X'05E2'	Parameter 0
X'05E4'	Parameter 1
X'05E6'	Parameter 3

The contents of these addresses are described below.

TIC Check: The bits of the TIC check have the following significance:

Bit	Meaning
0	Parity error
1	Transfer abort - read
2	Transfer abort - write
3	Illegal operation code
4	Parity error
5	Parity error - EXT
6	Parity error - SIF
7	Parity error - PH
8	Parity error - RECV
9	Parity error - XMIT
10	Ring underrun
11	Ring overrun
12	Invalid interrupt
13	Invalid error interrupt
14	Invalid XOP
15	Program check

Bit 0 - Parity Check: When on, the TIC has detected a parity error in data transferred from the controller during an instruction. Parameters 0 - 2 should be ignored.

Bit 1 - Transfer Abort - Read: When on, the TIC has aborted a transfer from the controller. This could be caused by:

- Parity errors in excess of the Parity Abort Threshold set during TIC Initialization (Byte 12, Abort Thresholds of the Initialization Parameters), see Page 6-16. Parameter 0 will contain X'0001'.

- Bus errors in excess of the Bus Error Abort Threshold set during TIC Initialization (Byte 12, Abort Thresholds of the Initialization Parameters), see Page 6-16. Parameter 0 will contain X'0002'.
- The TIC has waited more than 10 seconds (time-out) for a transfer to complete, with or without errors. Parameter 0 will contain X'0000'. Time-out can be disabled by setting Bit 9 of the Open command Parameter List (Disable Time-out) to '1', see Page 6-39.

Parameters 1 and 2 will contain the failing controller address, plus or minus six bytes.

Bit 2 Abort - Write: When on, the TIC has aborted a transfer to the controller. Parameters 0 - 2 will contain the same as for Bit 1, Abort - Read.

Bit 3 - Illegal Operation Code: When on, the TIC has detected an illegal operation code. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 4 - Parity Error: When on, the TIC processor has detected a local bus parity error. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 5 - Parity Error - External Master: When on, the TIC has detected a local bus parity error. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 6 - Parity Error - System Interconnection (SIF) Master: When on, the TIC processor has detected a local bus parity error. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 7 - Parity Error - PH Master: When on, the TIC has detected a local bus parity error. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 8 - Parity Error - Ring Transmit: When on, the TIC processor has detected a local bus parity error while transmitting to the ring. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 9 - Parity Error - Ring Receive: When on, the TIC has detected a local bus parity error while receiving from the ring. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 10 - Ring Underrun: When on, the TIC has detected an underrun on the ring, that is, the data is arriving out of synchronization with the TIC's clocking, and pulses are arriving later than they should. Parameters 0 - 2 should be ignored.

Bit 11 - Ring Overrun: When on, the TIC has detected an overrun on the ring, that is, the data is arriving out of synchronization with the TIC's clocking, and pulses are arriving earlier than they should. Parameters 0 - 2 should be ignored.

Bit 12 - Invalid Interrupt: When on, an unrecognized interrupt has been generated. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 13 - Invalid Error Interrupt: When on, an unrecognized error interrupt has been generated. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 14 - Invalid XOP: When on, an unrecognized XOP request has been generated. Parameters 0 - 2 will contain a copy of the contents of TIC registers R13, R14, R15.

Bit 15 - Program Check: When on, a software error has been detected by the TIC. Parameter 0 will contain the abend code, and Parameter 1 will contain the address at which the error occurred.

Parameter 0, 1, 2. These bytes contain will contain a copy of TIC registers R13, R14, R15, depending on the error that has occurred, see the error descriptions above.

Instruction Set

Instructions are used to transfer data and addresses and set interrupts between the controller and the TRM or one of the TICs.

TRM Instructions: Instructions to the TRM have bit 13 of the second halfword of the instruction set to 1. The following instructions address the TRM:

- Get line ID.
- Get TRM control register.
- Set TRM control register.
- Get TIC control register.
- Set TIC control register.
- Read line ID base.
- Load line ID base.
- Read buffer/extended buffer.
- Write buffer/extended buffer.
- Programmed reset to TRM.
- Get level 2 error status TIC 1/2.
- Get level 1 error status.

TIC Instructions: Instructions to the TICs have bit 13 of the second halfword of the instruction set to 0. The following instructions address the TICs:

- Write interrupt.
- Read interrupt.
- Write data.
- Read data.
- Write data autoincrement.
- Read data autoincrement.
- Write address.
- Read address.

Each of these instructions is described in detail in Section 3.

TIC Commands

TIC commands are used to transfer frames between the controller and the ring, and for address, status and error handling. This can be done with the following set of commands:

- Open.
- Transmit.
- Transmit Halt.
- Receive.
- Set Group Address.
- Set Functional Address.
- Read Error Log.
- Read TIC.
- IMPL Enable.

Each of these commands is described in detail in Section 4.

System Command Block

Commands are passed to the TIC for execution in the form of a System Command Block (SCB). It is of a formatted 6-byte block containing the command code and, optionally, the address of command parameters or buffers. The command is only executed after a Write Interrupt is executed with bit 3 set to '1' in its parameter halfword. The address of the SCB in the controller's storage is passed to the TIC in the Initialization Parameters during TIC initialization described in Section 2 of this chapter. There is only one SCB per TIC.

Some commands use less than the six bytes but the TIC always reads the full six bytes. Its structure is:

SCB Address	Content
+ 0	Command
+ 2	Address
+ 4	Address

Command Halfword: This contains the command code, in hexadecimal, given to the TIC.

Address: This contains, depending on the command, a pointer to command parameters or buffer queues. The address must be a fullword, the high-order byte being ignored by the TIC. The address field for some commands contains parameters, and other commands require only the command halfword. However, this field must always be present regardless of what it contains.

System Status Block

The System Status Block (SSB) provides the controller with the status of the ring, reasons for command reject, and the status of commands issued to the TIC. Note that it does not provide the status of frames, this is provided in the CSTAT field of the TIC commands, Transmit and Receive. The address of the SSB in the controller's storage is passed to the TIC in the Initialization Parameters during TIC Initialization, see Section 2. There is only one SSB per TIC.

The format of the SSB is:

SSB Address	Content
+0	Command
+2	Status 1
+4	Status 2
+6	Status 3

Command: Used by the TIC to identify the status type. The value in this field can be:

Value	Status Type
X'0001'	Ring status (described in detail below)
X'0002'	Command reject status
X'0003' to X'000C'	The status of a TIC command passed by the controller for execution. The value equals the command code whose status is being reported in this SSB.

Status 0, 1, 2: This is the status of the command. Its significance is given in the description of each command.

When the status has been processed by the program in the controller, issue a Write Interrupt with halfword value X'A000' (Interrupt TIC, bit 0, and SSB Clear, bit 2, set to '1') to reset the TIC-to-controller interrupt, and to inform the TIC that the SSB is available for additional status posting.

Ring Status

The SSB will be loaded with the status of the ring when any status condition changes. The ring status contained in the SSB is always the last reported status. The status could change, however, faster than the controller could respond to a previous Ring Status interrupt.

The SSB will be loaded with Ring Status as follows:

SSB Address	Content
+0	X'0001'
+2	Ring Status

The bits of Ring Status have the following significance:

Bit	Meaning
0	Signal loss
1	Hard error
2	Soft error
3	Transmit beacon
4	Lobe wire fault
5	Auto-removal error 1
6	Reserved
7	Remove received
8	Counter overflow
9	Single station
10	Ring recovery
11 to 15	Reserved

Bit 0 - Signal Loss: When on, the receive signal is no longer present on the ring.

Bit 1 - Hard Error: When on, the TIC is transmitting or receiving beacon frames to/from the ring.

Bit 2 - Soft Error: When on, the TIC has transmitted a Soft Error Report MAC frame.

Bit 3 - Transmit Beacon: When on, the TIC is transmitting beacon frames to the ring.

Bit 4 - Lobe Wire Fault: When on, the TIC has detected an open or short circuit in the lobe data path. The TIC will be closed and put in the same state as that after initialization. The Open command will have to be issued again.

Bit 5 - Auto-removal Error 1: When on, the TIC has detected an internal hardware error following the Beacon Auto-removal process and has removed the controller from the ring. The TIC will be closed and put in the same state as that after initialization. The Open command will have to be issued again.

Bit 6 - Reserved: This bit will be reset to '0'.

Bit 7 - Remove Received: When on, the TIC has received a Remove MAC frame. The TIC will be closed and put in the same state as that after initialization. The Open command will have to be issued again.

Bit 8 - Counter Overflow: When on, an attached product counter has been incremented from 254 to 255.

Bit 9 - Single Station: When on, this controller is the only station on the ring. This bit will be reset to '0' when another station signals its presence on the ring.

Bit 10 - Ring Recovery: When on, there is an error on the ring and recovery is taking place. This bit will be reset to '0' when the ring is usable again.

Bits 11 to 15 - Reserved: These bits will be reset to '0'.

Section 2. TIC Initialization Procedure

The TIC must be initialized before it can be used, and after a TIC Reset has occurred. The procedure is given below. Initialization parameters must be given during this procedure and are specified following this procedure. Each of the instructions used in this procedure are described in detail in Section 3.

Note: The TIC Address Register must have been initialized to X'0000' prior to the execution of the TIC reset.

Initialization Procedure

The initialization procedure is:

1. Execute the Read Interrupt instruction, described on Page 6-28, repeatedly until the **Initialize, Test, and Error** bits of the Read Interrupt Initialization halfword are as follows:
 - a. If Initialize = '1', Test = '0', and Error = '0', proceed to step 2 below. Bits 12 to 15 will be reset to '0000'.
 - b. If Test = '1', and Error = '1', the internal diagnostics have detected an unrecoverable hardware error. Bits 12 to 15 define the error that occurred.
 - c. If neither of the above occurs within 3 seconds (for a TIC1) or 5 seconds (for a TIC2) of a TIC Reset, there is a hardware error. Reset the TIC and retry the initialization. If this condition persists after three retries there is a hardware error that needs the attention of a hardware service representative.
2. Set the TIC Address Register to X'0200' using the Write Address instruction.
3. Load the Initialization Parameters using Write Data Autoincrement instructions. You can check that the parameters have been correctly loaded by setting the TIC Address Register back to X'0200' and reading the first 22 bytes.
4. Execute a Write Interrupt instruction (Execute) with the halfword set to X'9080' to interrupt the TIC. The SCB is not used.
5. Execute Read Interrupt instructions repeatedly until the Initialize, Test, and Error bits of the Initialization halfword are as follows:
 - a. If Initialize = '0', Test = '0', and Error = '0', then initialization has completed without error. Bits 12 to 15 will be reset to '0000'. The SCB should contain X'0000C1E2D48B' and the SSB should contain X'FFFFD1D7C5D9C3D4'.
 - b. If Error = '1', the initialization has failed. Bits 12 to 15 will define the reason for failure. The initialization procedure must be restarted from TIC Reset.
 - c. If neither of the above occurs within 3 seconds (for a TIC1) or 5 seconds (for a TIC2) of a TIC Reset, there is a hardware error. Reset the TIC and retry the initialization. If this condition persists after three retries there is a hardware error that needs the attention of a hardware service representative.

Initialization Parameters

The Initialization Parameters consist of 22 bytes of information that must be passed to the TIC using Write Data Autoincrement instructions. **All 22 bytes must be passed.**

Initialization Parameters

Byte	Meaning
0	Initialization options
2	Command Transmit
4	Receive Ring
6	SCB Clear TIC Check
8	Receive burst size
10	Transmit burst size
12	Abort thresholds
14	SCB address
16	SCB address
18	SSB address
20	SSB address

Initialization Options: The bits of the Initialization Options have the following meaning:

Bit	Meaning
0	1
1	Parity enable
2	Parity enable
3	Burst SCB/SSB
4	Burst list
5	Burst list status
6	Burst receive data
7	Burst transmit data
8	Speed select
9	Modified token release
10	Non-FID2 offset
11 to 15	Reserved

Bit 0 - Reserved: This bit must always be set to '1'.

Bits 1 and 2 - Parity Enable: These bits should be set to '11' if the controller bus provides **odd** parity. Parity checking is then performed on transfers from the controller to the TIC. If parity checking is not required, then these bits should be reset to '00'.

Bit 3 - Burst SCB/SSB: When set to '1', the TIC will transfer the SCB from the controller and the SSB to the controller in Burst Mode. The burst sizes are:

- 6 bytes for SCB read.
- 2 bytes for clear of SCB command.
- 8 bytes for SSB write.

When reset to '0', transfers are in Cycle Mode.

The parameters for the Read TIC instruction will be transferred to the TIC in the same mode as that specified for the SCB.

Bit 4 - Burst List: When set to '1', the TIC will transfer Transmit and Receive lists from the controller in Burst Mode. The burst size will be less than or equal to 26, as specified in List Size of the Open Parameters. When reset to '0', the lists will be transferred in Cycle Mode.

Bit 5 - Burst List Status: When set to '1', the TIC will transfer List Status data to the controller in Burst Mode. The burst sizes are:

- 2 bytes for Transmit CSTAT.
- 4 bytes for Receive CSTAT and Frame Size.

When reset to '0', the List Status will be transferred in Cycle Mode.

Bit 6 - Burst Receive Data: When set to '1', the TIC will transfer to the controller in Burst Mode:

- Received data.
- Data returned by the TIC command Read TIC.
- Data returned by the TIC command Read Error Log.

The burst size is specified in Receive Burst Size in bytes 8 and 9 of the Initialization Parameters.

When reset to '0', data will be transferred in Cycle Mode.

Bit 7 - Burst Transmit Data: When set to '1', the TIC will transfer from the controller in burst mode:

- Transmit data.
- Open Parameters for the Open TIC command.

When reset to '0', data will be transmitted in Cycle Mode.

Bit 8 - Speed Select (TIC2 only): When set to '1', the TIC operates at a ring speed of 16 Mbps; when set to '0', the TIC operates at a ring speed of 4 Mbps.

For TIC1, this bit is reserved and must be reset to '0'.

Bit 9 - Modified Token Release (TIC2 only): When set to '1', the TIC selects Early Token Release when operating at 4 Mbps ring speed, and Normal Token Release when operating at 16 Mbps ring speed.

When reset to '0', the TIC selects Normal Token Release when operating at 4 Mbps ring speed, and Early Token Release when operating at 16 Mbps ring speed.

For TIC1, this bit is reserved and must be reset to '0'.

Bit 10 - Non-FID2 Offset (TIC2 only): When set to '1', the TIC stores non-FID2 information frames at an address that is 20 bytes prior to the address given in the receive list.

When reset to '0', the TIC stores non-FID2 information frames at the address given in the receive list.

For TIC1, this bit is reserved and must be reset to '0'.

Bits 11 to 15 - Reserved: These bits must be reset to '0'.

Command Status Vector: This byte should contain the interrupt vector that the TIC will send to the controller when the SSB is updated with the command status and command reject status of all TIC commands except Transmit and Receive.

Transmit Command Status Vector: This byte should contain the interrupt vector value that the TIC will send to the controller when the SSB is updated with Transmit command status.

Receive Command Status Vector: This byte should contain the interrupt vector value that the TIC will send to the controller when the SSB is updated with Receive command status.

Ring Status Vector: This byte contains the interrupt vector value that the TIC will send to the controller when the SSB is updated with Ring status.

SCB Clear Vector: This byte should contain the interrupt vector value that the TIC will send to the controller when the SCB interrupt is generated.

TIC Check Vector: This byte should contain the interrupt vector value that the TIC will send to the controller when the TIC check interrupt is generated.

Receive Burst Size: This halfword should contain the count of the maximum number of bytes that the TIC will transfer to the controller in Burst Mode for each transfer. If the count is specified as zero, the TIC will set the burst size to the amount of data to be transferred. This parameter is ignored if bit 6 of Initialization Options, Burst Receive Data above, is set to '0'. The count must be an even value.


Transmit Burst Size: This halfword should contain the count of the maximum number of bytes that the TIC will transfer from the controller in Burst Mode for each transfer. If the count is specified as zero, the TIC will set the burst size to the amount of data to be transferred. This parameter is ignored if bit 7 of Initialization Options, Burst Transmit Buffer above is set to '0'. The count must be an even value.

Abort Thresholds: This halfword should contain the count of the number of times the TIC is to retry an operation if it is terminated with Bus Error or Parity error. The high-order byte (bits 0 to 7) contains a count for bus errors, and the low-order byte (bits 8 to 15) contains a count for parity errors. If the count is '1' then failed operations will not be retried. Both counts must be non-zero.

SCB Address: This fullword should contain the address in the controller's RAM of the System Command Block.


SSB Address: This fullword should contain the address in the controller's RAM of the System Status Block.

The instruction code is:



Get TRM Control Register: Moves the contents of the TRM control register to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction.

The instruction code is:



The format of the halfword to be transferred is:

Bit	Meaning
0	Reset TRM
1	High priority
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)
8 to 15	(Not used)

The bits of this register have the following meaning:

Bit 0 - Reset TRM: This bit is set:

- By the program, when the TRM is reset using the TRM instruction 'Programmed Reset to TRM'.
- By a power on reset.
- By a tag reset.


The bit can be reset by means of a 'Set TRM Control Register' instruction with bit 0 (Reset TRM Bit) set to 0.

Note: The Reset TRM bit is only an indicator of a previous reset; setting this bit by program does NOT perform a reset function.

Bit 1 - High Priority: This bit gives the TRM high priority in the level 2 interrupt and cycle steal request mechanisms.

Set TRM Control Register: Moves the contents of the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction to the TRM.

The instruction code is:



The format of the halfword to be transferred is:

Bit	Meaning
0	Set/reset reset TRM bit
1	Set/reset high priority
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)
8 to 15	(Not used)


The bits of this register have the following meaning:

Bit 0 - Set/Reset Reset TRM Bit: When this bit is 0, it resets the Reset TRM bit; when 1, it sets it.

Bit 1 - Set/Reset High Priority: When this bit is 0, it resets the high priority bit; when 1, it sets it.

Get TIC Control Register: Moves the contents of the TIC control register to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction.

The instruction code is:



The format of the halfword to be transferred is:

Bit	Meaning
0	Reset TIC
1	Inhibit interrupt
2	Inhibit transfer
3	MOSS control
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)
8 to 15	(Not used)

The bits of this register have the following meaning:

Bit 0 - Reset TIC: This bit is set:

- By the program, using the Set TIC Control Register instruction.
- By a power on reset.
- By a tag reset.

The bit can be reset by means of a 'Set TIC Control Register' instruction with bit 0 (Reset Reset TIC Bit) set to 0.

Note: A programmed Reset TRM does not affect this bit.

Bit 1 - Inhibit Interrupt:


Note: A programmed Reset TRM does not affect this bit.

Bit 2 - Inhibit Transfer: This bit, when on, causes the TRM to ignore the TIC request.

Bit 3 - MOSS Control: This bit, when on, switches a level 2 interrupt to a MOSS interrupt. The MOSS error status register is used to log errors instead of the level 2 error status register.

Set TIC Control Register: Moves the contents of the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction to the TRM.

The instruction code is:



The format of the halfword to be transferred is:

Bit	Meaning
0	Set/reset reset TIC bit (TIC 1)
1	Set/reset inhibit interrupt (TIC 1)
2	Set/reset inhibit transfer (TIC 1)
3	Set/reset MOSS control (TIC 1)
4	Set/reset reset TIC bit (TIC 2)
5	Set/reset inhibit interrupt (TIC 2)
6	Set/reset inhibit transfer (TIC 2)
7	Set/reset MOSS control (TIC 2)
8 to 15	(Not used)

The bits of this register have the following meaning:

Bit 0 - Set/Reset Reset TIC Bit (TIC 1): When this bit is 0, it resets the Reset TIC bit; when 1, it sets it.

Bit 1 - Set/Reset Inhibit Interrupt (TIC 1): When this bit is 0, it resets the inhibit interrupt bit; when 1, it sets it.

Bit 2 - Set/Reset Inhibit Transfer (TIC 1): When this bit is 0, it resets the inhibit Transfer bit; when 1, it sets it.

Bit 3 - Set/Reset MOSS Control (TIC 1): When this bit is 0, it resets the MOSS control bit; when 1, it sets it.

Bit 4 - Set/Reset Reset TIC Bit (TIC 2): When this bit is 0, it resets the Reset TIC bit; when 1, it sets it.


Bit 5 - Set/Reset MOSS Control (TIC 2): When this bit is 0, it resets the inhibit interrupt bit; when 1, it sets it.

Bit 6 - Set/Reset Inhibit Transfer (TIC 2): When this bit is 0, it resets the inhibit Transfer bit; when 1, it sets it.

Bit 7 - Set/Reset Inhibit Interrupt (TIC 2): When this bit is 0, it resets the MOSS control bit; when 1, it sets it.


Read Line ID Base: Moves the contents of the line ID base register to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction.

The instruction code is:




Load Line ID Base: Moves the contents of the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction to the line ID base register.

The instruction code is:



Read Buffer/Extended Buffer: These are buffers located between the IOC bus and the TRM. The buffer register consists of two bytes, which are moved to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction. The extended buffer register consists of a single byte, which is moved to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction.


The instruction code is:



Bit 11 = 0 - buffer; bit 11 = 1 - extended buffer.

Write Buffer/Extended Buffer: Writes the buffer or the extended buffer.


The instruction code is:



Bit 11 = 0 - buffer; bit 11 = 1 - extended buffer.

Programmed Reset to TRM: This instruction executes a function; there are no registers involved. It is used to reset the TRM, however, no reset is forced to the attached TICs.


The instruction code is:



Note: Bit 0 of the TRM control register (Reset TRM) is set to 1 by this instruction.

Get Level 2 Error Status TIC 1/2: Moves the contents of the level 2 error status register to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction. If the instruction completes without error, the error status register is reset.

The instruction code is:




Bits 10 and 11 = 01 - TIC 1; bits 10 and 11 = 10 - TIC 2.

Refer to the hardware documentation for the meaning of the bits of the level 2 error status.

Get Level 1 Error Status: Moves the contents of the level 1 error status register to the register designated by R1 (IOH) or R (IOHI) in the first halfword of the instruction. If the instruction completes without error, the error status register is reset.

The instruction code is:




Refer to the hardware documentation for the meaning of the bits of the level 1 error status.

TIC Instructions

Instructions to the TICs have bit 13 of the second halfword of the instruction set to 0. The following instructions address the TICs:

Instruction	Bits 8 to 11	Bit 15
Write data	0 0 0 A	0
Read data	0 0 0 A	1
Write data autoincrement	0 1 0 A	0
Read data autoincrement	0 1 0 A	1
Write address	1 0 0 A	0
Read address	1 0 0 A	1
Write interrupt	1 1 0 A	0
Read interrupt	1 1 0 A	1


Where A is part of the token ring address. All transfers are in halfwords. Each instruction is described in detail in the following paragraphs with the instruction code for the IOH/IOHI halfword given in this form:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

Write Interrupt: This instruction transfers a halfword to the TIC interrupt register and is used to interrupt the TIC and reset the TIC-to-controller interrupt.

The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

The format of the halfword to be transferred is:

Bit	Meaning
0	Interrupt TIC
1	TIC reset
2	SSB clear
3	Execute TIC command
4	SCB request
5	Receive continue
6	Receive valid
7	Transmit valid
8	Reset controller interrupt
9 to 15	Reserved

Bit 0 - Interrupt TIC: When on, the TIC will be interrupted. When off, it has no effect. Bits 2 to 8 specify the interrupt requested but are examined only when the TIC has been interrupted. A '0' value for any of these bits has no effect, only a '1' is serviced. Any or all interrupt requests can be issued at any time.

Bit 1 - TIC Reset: Setting this bit to '1' with bits 2 to 7 also set to '1' will force the TIC to reset. After reset, the TIC should be re-initialized according to the instructions in "TIC Initialization" in Section 2. TIC Reset will also result in the execution of diagnostics.

Bit 2 - SSB Clear: When set, it indicates to the TIC that the SSB is available for the TIC to post additional status information. SSB Clear should be used with Interrupt TIC when clearing a TIC-to-controller interrupt.

Bit 3 - Execute: Setting this bit will cause the TIC to execute a TIC command specified in the SCB. All parameters, addresses, or lists, associated with the TIC command must have been prepared before this instruction is executed.

Bit 4 - SCB Request: Setting this bit will cause the TIC to interrupt the controller when the SCB is available for another command. The TIC will return an SCB Clear interrupt code which can be read by the Read Interrupt instruction.

For Transmit and Receive TIC commands this will occur when the first Transmit or Receive List is read into the TIC. For other commands, the interrupt will be generated after the command has completed and the SSB has been updated. The SSB is not altered when the SSB Clear interrupt is generated.

When the interrupt is recognized, the controller should examine the Command halfword of the SSB. If it is zero, the SSB is free for use. If it is not zero, an Execute interrupt was issued or the SCB was altered in preparation for an Execute subsequent to the SCB request.

Note: If SCB Request is desired, it is recommended that either the SCB Request be issued coincident with Execute or that the SCB alteration and Execute be performed only in response to SSB Clear.

Bit 5 - Receive Continue: When set, it indicates to the TIC that buffers have been added to the Receive List chain.

Bit 6 - Receive Valid: When set, it indicates to the TIC that the condition that caused a suspension of Receive List processing has been rectified. This interrupt is used when the TIC command Receive has had its List Valid bit changed from '0' to '1'.


Bit 7 - Transmit Valid: When set, it indicates to the TIC that the condition that caused suspension of Transmit List processing has been rectified. This interrupt is used when the TIC command Transmit has had its List Valid bit changed from '0' to '1'.

Bit 8 - Reset Controller Interrupt: When '0', it resets the TIC-to-controller interrupt. A value of '1' has no effect. Bit 0, Interrupt TIC, and bit 2, SSB Clear, must always be set to '1' when this bit is reset to '0'.

Bits 9 to 15 - Reserved: These bits are ignored by the TIC but nevertheless must always be sent.

Read Interrupt (Normal): This instruction is used to read the TIC interrupt register and should be executed after TIC-to-controller interrupt if interrupt vectors are not used. The content of the interrupt register is written into a CCU register specified in the IOH/IOHI instruction.

The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

The TIC transfers a halfword as follows:

Bit	Meaning
0	TIC interrupt
1	TIC reset
2	SSB clear
3	Execute
4	SCB request
5	Receive continue
6	Receive valid
7	Transmit valid
8	Interrupt controller
9 to 11	Reserved
12	Interrupt code 0
13	Interrupt code 1
14	Interrupt code 2
15	Reserved

Bit 0 - TIC Interrupt: When on, there is a current controller-to-TIC interrupt outstanding. When off, there is no interrupt outstanding.

Bits 1 to 7: These bits show the state of the interrupt requests that were issued by the Write Interrupt instruction.

Bit 8 - Interrupt Controller: When on, the TIC-to-controller interrupt request has been set. This bit is reset when the interrupt request has been reset by the controller.

Bits 9 to 11 - Reserved: These bits will be reset to '0'.

Bits 12 to 14 - Interrupt Code: These bits define the reason for the TIC-to-controller interrupt. The lower the code value, the higher is the interrupt priority. The bits are presented serially by priority if multiple interrupts are pending. If bit 8 is '0' then no interrupt is pending and bits 12 to 14 should be ignored.

The interrupt codes have the following value:

Code	Meaning
000	TIC check
001	IMPL force
010	Ring status
011	SCB clear
100	Command status
101	Receive status
110	Transmit status

000 - TIC Check: The TIC has encountered an unrecoverable hardware or software error.

001 - IMPL Force: The TIC has received an IMPL Force MAC frame and an IMPL Enable command has been issued.

010 - Ring Status: The SSB has been updated with a Ring status.

011 - SCB Clear: This code will be set when, following an SCB Request interrupt, the SCB is clear.

100 - Command Status: The SSB command status has been updated. This does not apply to commands Receive or Transmit.

101 - Receive Status: The SSB has been updated with Receive Command status.

110 - Transmit Status: The SSB has been updated with Transmit Command status.

Bit 15 - Reserved: This bit will be reset to '0'.

Read Interrupt (Initialization): This has the same operation as Read Interrupt (Normal) except that it returns a different halfword. This halfword is returned **only** during the initialization phase.

The bits of the initialization halfword have the following significance:

Bit	Meaning
0 to 8	Ignored
9	Initialization
10	Test
11	Error
12	Error code 0
13	Error code 1
14	Error code 2
15	Error code 3

Bits 0 to 8 - Ignored: These bits should be ignored, they have no significance for initialization.

Bit 9 - Initialization: When on, the TIC bring-up diagnostics have completed and the TIC is starting the initialization sequence. This will be reset when initialization has completed or there has been an error.

Bit 10 - Test: When on, the bring-up diagnostics have started following TIC reset. This bit is reset when bit 9, Initialization, is set to '1'.

Bit 11 - Error: When on, then either the bring-up diagnostics have detected an error, or an error has occurred during initialization. Bits 12 to 15 define the error.

Bits 12 to 15 - Error Code: This is a 4-bit code that defines the error that occurred. If bit 10, Test, is set to '1', then this code applies to the Bring-up diagnostics. If bit 10 is '0', then this code applies to the initialization phase.

Bring-up Error Codes:

Code	Meaning
0000	Initial test error
0001	ROS CRC error
0010	RAM error
0011	Instruction test error
0100	XOP test error, interrupt test error
0101	PH hardware error
0110	SIF register error

Initialization Error Codes:

Code	Meaning
0001	Invalid parameter length
0010	Invalid options
0011	Invalid receive burst size
0100	Invalid transmit burst size
0101	Invalid abort thresholds
0110	Invalid SCB address
0111	Invalid SSB address
1000	Parity error
1001	Time-out
1010	Parity error
1011	Bus error
1100	Parity error
1101	TIC check

0001 - Invalid Parameter Length: 22 bytes were not passed for the Initialization Parameters.

0010 - Invalid Options: In the initialization parameters, Transfer Mode is not '1', or the Parity Enable bits are not equal, or the Reserved bits are not all '0'.

0011 - Invalid Receive Burst Size: Receive burst size is odd.

0100 - Invalid Transmit Burst Size: Transmit burst size is odd.

0101 - Invalid Abort Thresholds: Either the Bus error or Parity error count is zero.

0110 - Invalid SCB Address: The SCB address is odd.

0111 - Invalid SSB Address: The SSB address is odd.

1000 - Parity Error: A parity error was detected during a controller Write operation.

1001 - Time-out: A test transfer took more than 10 seconds to complete.

1010 - Parity Error: A parity error was detected in a test transfer from the controller and the transfer was tried, unsuccessfully, the number of times specified in the Abort Thresholds of the Initialization Parameters.


1011 - Bus Error: The controller has detected a bus error during a test transfer and the transfer was tried, unsuccessfully, the number of times specified in the Abort Thresholds of the Initialization Parameters.

1100 - Data Error: The initialize test has failed because of a data compare error.

1101 - TIC Check: The TIC has detected an unrecoverable hardware error. The error can be read from TIC RAM, see Page 6-9.

Read Data: This instruction is used to read a halfword from the TIC from a location previously loaded in the TIC Address Register by a Write Address instruction.

The instruction code is:




For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

The halfword will be written into the register specified in the IOH/IOHI instruction.

After the TIC has been initialized, many TIC RAM locations can be accessed by Read instructions. The parameters and their addresses are described in Read TIC Command. Only the contents of RAM addresses X'0000' to X'07FF' can be read with a Read Data instruction.

Read Data Autoincrement: This instruction is the same as Read Data except that the Address Register is automatically incremented so that the next location can be read.

The instruction code is:




For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

Write Data: This instruction writes a halfword from the controller to the TIC. The TIC address is specified by loading the TIC Address Register with a Write Address instruction.

The Write Data instruction is ignored after the TIC has been initialized as described in the TIC Initialization procedure in Section 2.


The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

Write Data Autoincrement: This instruction is the same as Write Data except that the Address Register is automatically incremented so that the next location can be written.


The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

Read Address: This instruction reads the TIC Address Register and places the content into the register specified in the IOH/IOHI instruction.


The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

Write Address: This instruction is used to load an address into the TIC Address Register for the Write Data, Write Data Autoincrement, Read Data, and Read Data Autoincrement instructions.

The instruction code is:



For bits 0 to 7, and 12 to 14, refer to the description of the IOH/IOHI instruction on Page 2-33.

The TIC Address Register is 16 bits, but only bits 5 to 14 can be set or reset by the controller. All 16 bits can be read.

Notes:

1. Bits 0 to 4, and bit 15 are set by the TIC.
2. Bit 15 will always be '0'
3. During initialization, bits 0 to 4 will be '00001'. After initialization, bits 0 to 4 will be '00000'.
4. After TIC Check interrupt, bits 0 to 4 will be '00000'.
5. When bits 0 to 4 are '00000', a read of TIC RAM will be restricted to addresses X'0000' to X'07FF'.

TIC Freeze/Dump Procedure

In order to dump the TIC message buffers and to determine the TIC type, the adapter must be frozen. To freeze a TIC, use the Write Address instruction to write X'00AA' to the TIC Address Register and then issue a hardware reset to the TIC.

Once the TIC is frozen, the Read Interrupt command is used to determine the card type. The bits of the Read Interrupt register have the following meaning when the TIC is frozen:

Bit	Meaning
0 to 14	Reserved
15	TIC Type

Bits 0 to 14 - Reserved: These bits must be reset to '0'.

Bit 15 - TIC type: When this bit is reset to '0', the TIC is a type 1; when set to '1', the TIC is a type 2.

The TIC RAM can be dumped while the TIC is frozen by issuing Step commands to the TIC Interrupt Register. After the Freeze command is issued, the high order 5 bits are set to B'00000' and the first 2K of RAM can be read using the Read Data command. By issuing the Step command to the TIC Interrupt register (Write Interrupt X'FF00'), the high order 5 bits are incremented by one and the next 2K of RAM can be read. The Step command can be used sequentially until all RAM has been dumped.

Section 4. TIC Commands

The following commands can be issued from the controller:

Command	Code
Open	X'0003'
Transmit	X'0004'
Transmit Halt	X'0005'
Receive	X'0006'
Close	X'0007'
Set Group Address	X'0008'
Set Functional Address	X'0009'
Read Error Log	X'000A'
Read TIC	X'000B'
IMPL Enable	X'000C'

A TIC command is executed as follows:

1. Prepare any data areas, load addresses, or construct Transmit/Receive Lists as appropriate to the TIC command.
2. The command code and any addresses must be written into the SCB.
3. A Write Interrupt instruction must be executed with Bit 3 (Execute) set to '1'.
4. Status information relevant to the command will be written into the SSB following the execution, successful or otherwise, or rejection, of the command.

Command Rejection

If a command code other than those listed above is issued, or an individual command error is detected, the SSB will contain the reason for rejection.

SSB Address	Content
+0	X'0002'
+2	Reject reason
+4	Invalid command

Reject Reason: This is a 2-byte field whose bits define the reject.

The bits of Reject Reason have the following significance:

Bit	Meaning
0	Illegal command
1	Address error
2	TIC open
3	TIC closed
4	Same command
5 to 15	Reserved

Bit 0 - Illegal Command: When on, an illegal command code has been put into the SCB.

Bit 1 - Address Error: When on, an address supplied in the SCB is odd.

Bit 2 - TIC Open: When on, a command was issued that can only be executed when the TIC is closed.

Bit 3 - TIC Closed: When on, a command was issued that can only be executed when the TIC is open.

Bit 4 - Same Command: When on, a command has been issued that is currently being executed.

Bits 5 to 15 - Reserved: These bits will always be reset to '0'.

Invalid Command: This is the code of the command that was rejected.

Open (X'0003')

The Open command must be used before any communication can begin. During the processing of this command the TIC will be enabled to receive frames. The TIC will also suspend all processing of interrupt requests, except Reset, from the time the Open is issued until successful completion. A Receive command must be issued immediately after the Open command has completed successfully. To change any options in a current Open command, a Close command must be issued followed by another Open with the new options. The Open command will be rejected with command reject status set in the SSB if the TIC is already open.

System Command Block: The SCB for an Open command is:

SCB Address	Content
+0	X'0003'
+2	Address
+4	Address

X'0003': Is the Open command code.

Address: Is a fullword pointer to the Open Parameter list in controller storage.

Open Parameter List:

Bit	Meaning
0	Open options
2	Node address
4	Node address
6	Node address
8	Group address
10	Group address
12	Functional address
14	Functional address
16	Receive list size
18	Transmit list size
20	Buffer size
22	External RAM start address
24	Transmit buffer minimum count
26	Transmit buffer maximum count
28	Product identifier address
30	Product identifier address

Open Options: The bits of the Open options bytes have the following significance:

Bit	Meaning
0	Wrap interface
1	Disable hard error
2	Disable soft error
3	Pass TIC MAC frames
4	Pass Attention MAC frames
5	Pad routing field
6	Frame hold
7	Contender
8	Pass Beacon MAC frame
9	Disable time-out
10 to 15	Not used

Bit 0 - Wrap Interface: When this bit is on, all user data transmitted to the ring will be re-input to the TIC as if it was received data. The data is transmitted on the lobe from the attached controller to the wiring concentrator. This can be used for system interface testing, system interface testing, or lobe media testing. A Close command must be issued to terminate Wrap mode.

Bit 1 - Disable Hard Error: When this bit is on, the ring status Hard Error and Transmit Beacon interrupts will not be generated. The bits in ring status will always be set.

Bit 2 - Disable Soft Error: When this bit is on, the ring status Soft Error interrupts will not be generated. The bits in ring status will always be set.

Bit 3 - Pass TIC MAC Frames: When on, MAC frames will be passed to the controller as if they were normal data frames. When off, the TIC will respond negatively to all unsupported TIC class MAC frames.

Bit 4 - Pass Attention MAC Frames: When on, all Attention MAC frames that are not equal to the last Attention MAC frame will be passed to the controller as normal receive data. When off, no Attention MAC frames are passed to the controller.

Bit 5 - Pad Routing Field: When on, the TIC will pad the routing field of the received frame to 18 bytes. If no routing field is present in the received frame, then the entire field will be padded to 18 bytes. If the current buffer's data count is less than 32 bytes the frame will be passed as if this bit was not on.

Bit 6 - Frame Hold: When on, the TIC will wait for receive frame completion before the frame is passed to the controller.

Bit 7 - Contender: When on, the TIC will participate in Monitor Contention if it has an option to do so.

Bit 8 - Pass Beacon MAC Frame: When on, the TIC will pass Beacon MAC frames to the controller. After passing the Beacon MAC frame, the next Beacon MAC frame will be passed only if the source address or the Beacon type changes.

Bit 9 - Disable Time-out: When this bit is on, the time-out will be ignored.

Bits 10 to 15: These bits are not used.

Node Address: This 6-byte parameter is set to the TIC's node address on the ring. When the node address is not zero the following checks are made:

1. Byte 0, bits 0 and 1 must equal X'01'.
2. Byte 2, bit 0 must equal X'0'.

If these checks fail the TIC will set 'Node Address Error' in the SSB.

Group Address: This fullword parameter is used to set a Group Address and allows the TIC to receive frames that are sent to either the Node Address with Address Modifier, or the Group Address. Group Address can be any value and bit 0 is ignored by the TIC. If a Group Address is not required, this parameter must be set to X'00000000'.

Functional Address: This fullword parameter is used to set a Functional Address and allows the TIC to receive frames that are sent to the Node Address with Address Modifier, the Group Address, or the Functional Address. Bits 0 and 31 are ignored by the TIC. If a Functional Address is not required, this parameter must be set to X'00000000'.

Receive List Size: This halfword decimal parameter is used to limit the number of bytes that the TIC will read of the Receive List from the controller. This parameter must be 0, 14, 20, or 26. If set to zero, the TIC will use the default value 26.

Transmit List Size: This halfword decimal parameter is used to limit the number of bytes that the TIC will read of the Transmit List from the controller. This parameter must be 0, 14, 20, 26. If set to zero, the TIC will use the default value 26.

Buffer Size: This halfword parameter sets the buffer size in the TIC. The size specified for the buffer must be exactly divisible by 8. The Buffer Size must be greater than or equal to X'60' (= 96 decimal) and the three low-order bits must be X'000'. If set to zero, the TIC will use the default value X'70' (= 112 decimal). If the buffer pool is 1792 bytes, that is, no external RAM is installed, it is recommended that:

- Buffer Size is set to 112.
- Transmit Buffer Count is set to 6.
- The maximum data length is restricted to 588 bytes.

External RAM Start Address: This halfword parameter must be used to define the start address of external RAM for use as transmit and/or receive buffers, if any is installed, or set to zero if there is none. When external RAM is used, the external RAM addresses must be within the range X'2000' to X'C000'. The external RAM start address must be on an 8-byte boundary minus two bytes (bits 13 and 14 are X'11'). If internal TIC RAM is not to be used for transmit/receive buffers, then bit 15 must be set to one.

External RAM End Address: This halfword parameter defines the highest address in the external RAM. If the External RAM Start Address parameter is zero, then this end address will be ignored.

Transmit Buffer Minimum Count: This 1-byte parameter defines the number of TIC buffers to be reserved as transmit buffers. Note that the buffers will never be used as receive buffers. If zero, no buffers will be allocated for transmit operations. This parameter must be less than or equal to the Transmit Maximum Buffer Count parameter described in the next paragraph.

Transmit Buffer Maximum Count: This 1-byte parameter defines the maximum number of TIC buffers to be reserved as transmit buffers. This parameter must be less than or equal to the total number of buffers minus two so that there are always at least two buffers available for receive buffers. When this parameter is set to zero, the TIC will use a default value of 6.

The Transmit Buffer Count and the Buffer Size parameter are used to calculate the maximum frame size that the TIC can transmit.

Product ID Address: This fullword parameter contains the address of the controller's Product ID. Eighteen bytes are read from the address specified.

System Status Block: When the Open command completes the SSB will contain the following:

SSB Address	Content
+0	X'0003'
+2	Open Completion

The bits of Open Completion have the following significance:

Bit	Meaning
0	TIC open
1	Node address error
2	List size error
3	Buffer size error
4	External RAM error
5	Transmit count error
6	Open error
7	Zero
8	Open phase C0
9	Open phase C1
10	Open phase C2
11	Open phase C3
12	Open error C0
13	Open error C1
14	Open error C2
15	Open error C3

Bit 0 - TIC Open: When on, the Open command has completed successfully and all other bits will be zero.

Bit 1 - Node Address Error: When on, an error has been found in the Node Address parameter of the Open command options, or the BIA if the Node Address parameter was zero.

Bit 2 - List Size Error: When on, either the Receive list or Transmit list size was equal to 0, 14, 20, or 26 decimal.

Bit 3 - Buffer Size Error: When on, the buffer size was specified as one of the following:

- Negative
- Not greater than or equal to X'60' (96 decimal)
- The three low-order bits are not '000'
- There are not at least two buffers.

Bit 4 - External RAM Error: When on, one of the following errors has occurred:

- The start address specified is not within the range X'2000' to X'C000'.
- The address is not properly aligned.
- An error has been detected in the RAM that does not cause a parity error.

Bit 5 - Transmit Buffer Count Error: When on, the number of buffers minus the Transmit Buffer Count is not greater than or equal to two.

Bit 6 - Open Error: When on, an error has been detected during processing of the Open command. Bits 8 to 15, described below specify the reason.

Bit 7 - Reserved: This bit will be reset to zero.

Bits 8 to 11 - Open phase: These bits indicate the phase during which an error, defined by bits 12 to 15, was detected:

Code	Meaning
0001	Lobe media test
0010	Physical insertion
0011	Address verification
0100	Roll call poll
0101	Request parameters

Bits 12 to 15 - Open Error Code: These bits are set if a ring-related error occurred during processing of the Open command:

Code	Meaning
0001	Function failure
0010	Signal loss
0011	Wire fault
0100	Frequency error
0101	Time-out
0110	Ring failure
0111	Ring beaconing
1000	Duplicate node address
1001	Request parameters
1010	Remove received
1011	IMPL force received

Transmit (X'0004')

The Transmit command is used to transmit frames to other nodes on the ring. The command will be rejected with command reject status set in the SSB if:

- The TIC is not open.
- There is already a Transmit command being executed.
- The address passed in the SCB is not halfword aligned.

The address of user data in controller storage is passed to the TIC by the controller in the form of a Transmit List. This list contains the address and length of user data that are to comprise the frame to be transmitted. More than one data address can be stated in the list, thus creating a chain of user data for transmission in one frame. Note that one Transmit List chain can only be used to transmit one frame, but several Transmit Lists can be used to transmit a single frame.

System Command Block: The SCB for a Transmit command is:

SCB Address	Content
+0	X'0004'
+2	Address
+4	Address

X'0004': Is the Transmit command code.

Address: Is a fullword pointer to the Transmit List chain. The address must be halfword aligned.

Transmit List Chain:

Byte	Meaning
0	Forward pointer
2	Forward pointer
4	Transmit CSTAT
6	Frame size
8	1 Data count
10	Data address
12	Data address
14	1 Data count
16	Data address
18	Data address
20	0 Data count
22	Data address
24	Data address

Forward Pointer: This is an **even** fullword address to the next Transmit List in the chain. When this address is **odd** then this Transmit List is the last in the chain. The TIC will continue to read Transmit Lists until it reaches one that contains an odd address forward pointer. It will then wait until the last frame is transmitted onto the ring. If the controller updates the forward pointer before the last frame is transmitted, then the TIC will continue. When the last frame has been transmitted, the Transmit command will complete and another must be issued for the next transmission. The controller must update the forward pointer from the most significant to the least significant byte to ensure that the address is valid before changing it from an odd to an even address. Whole frames should be added to the chain, not lists that define partial frames. Transmit Lists must be halfword aligned, the TIC will not alter this parameter.

Note: The controller can create a chain comprising a fixed number of Transmit Lists, set the Forward Pointer of the last list to the address of the first list, then manipulate the List Valid bit of the Transmit CSTAT request to initiate transmission.

When the TIC reads a Start of Frame list with the List Valid bit reset to '0', it will suspend processing until a Transmit Valid interrupt request is issued by the controller, see Write Interrupt instruction. The controller is **not** informed of this suspension. The Transmit Valid interrupt **must** be issued when changing one or more List Valid bits from '0' to '1' when the list is on the Transmit chain.

The Transmit Valid interrupt can be issued at any time and the TIC will ignore the interrupt if it is not waiting for a List Valid bit transition.

If the fixed-Transmit-chain technique is used and more than one list is used to transmit a single frame, then lists that do not have Start of Frame set to '1' should have their List Valid bit reset to '0'. Since the TIC does not alter the CSTAT for lists that are not Start of Frame, revalidation of the Start of Frame list would also release the remaining frame lists if the List Valid bits were initially set to '1'.

Frame Size: This is the total number of bytes to be transmitted including the header for this frame but excluding the frame check and delimiter bytes. This parameter is only valid for a Transmit List that has Start of Frame set to '1' in its Transmit CSTAT. However, Frame Size must be included in **all** Transmit Lists. This parameter is not altered by the TIC.

Data Count: This is the number of bytes to be transmitted from the data address defined in the next parameter, Data Address. There can be a maximum of three Data Count/Data Address parameter pairs for any Transmit List. Bit 0 of Data Count must be set to:

- '1' to indicate there is a following Data Count/Data Address pair.
- '0' to indicate that this Data Count/Data Address is the last pair in **this** Transmit List.

The sum of all Data Count parameters in all Transmit Lists used for a frame must equal the Frame Size parameter. Data Count can be an odd or even quantity. The TIC will not alter this parameter.

Data Address: This is the address of the data to be transmitted, and can be odd or even. The TIC will not alter this parameter.

Note: If the TIC is to read data from an even controller address to an odd TIC RAM address (due to an odd Data Count for example), it will transfer a single byte and transfer the remaining data starting at the next odd controller address.

Transmit CSTAT: This is a command status halfword that is set up by the controller when the Transmit List is created and overwritten by the TIC with a completion status when the Transmit Command has completed.

Transmit CSTAT Request: The controller must set the bits of this parameter as follows:

Bit	Meaning
0	List valid
1	Frame complete
2	Start of frame
3	End of Frame
4	Frame interrupt
5 to 15	Reserved

The bits of the Transmit List CSTAT request have the following significance:

Bit 0 - List Valid: The TIC will wait until this bit is set to '1' before processing this Transmit List. The controller must issue a Transmit Valid interrupt request when it changes the List Valid bit from '0' to '1'. This bit is ignored unless this List is an anticipated Start of Frame, that is, it follows an End of Frame or is the first List of this command.

Bit 1 - Frame Complete: This bit should always be reset to '0' for a CSTAT request.

Bit 2 - Start of Frame: This bit must be set to '1' if this Transmit List is the first of the frame to be transmitted.

Bit 3 - End of Frame: This bit must be set to '1' if the Transmit List is the last for the frame to be transmitted.

Bit 4 - Frame Interrupt: If this bit is set to '1' then the TIC will interrupt when this frame has been transmitted rather than wait until all frames in the chain have been transmitted. This bit is only valid if Start of Frame has been set to '1' in this Transmit List.

Bits 5 to 15 - Reserved: These bits are ignored.

Transmit CSTAT Completion: The TIC will return status information to the CSTAT in the Transmit List that contains Start of Frame = '1' when the frame has been transmitted. This status information is relevant to this frame only (status information for the **Transmit command** is returned into the SSB on completion of the command). The CSTAT in the following Transmit Lists for the frame will not be altered.

The CSTAT for completion is:

Bit	Meaning
0	List valid
1	Frame complete
2	Start of frame
3	End of frame *
4	Frame interrupt *
5	Transmit error
6	Reserved *
7	Reserved *
8	PCFE 0 (ARI)
9	PCFE 1 (FCI)
10	PCFE2
11	PCFE3
12	PCFE4 (ARI)
13	PCFE5 (FCI)
14	Zero
15	Zero

* These bits (3, 4, 6, and 7) will be the same as they were in the CSTAT request.

The significance of the changed bits is as follows:

Bit 0 - List Valid: This bit will be reset to '0'.

Bit 1 - Frame Complete: This bit will be set to '1'.

Bit 2 - Start of Frame: This bit will be '1'.

Bit 5 - Transmit Error: This bit will be set if there has been a frame transmit or strip process error.

Bits 8 to 15 - Stripped PCFE: These bits contain a copy of the PCFE byte returned when the transmitted frame has been stripped off the ring (when Bit 5, Transmit Error is set to '1' ignore the PCFE bits). Bits 13 and 14 will be reset to '0'.

System Status Block: When the Transmit command completes, the SSB will contain the following:

SSB Address	Content
+0	X'0004'
+2	Transmit completion
+4	List address
+6	List address

Transmit Completion: The two bytes of transmit completion report the status of the completed frame:

Bit	Meaning
0	Command complete
1	Frame complete
2	List error
3 to 7	Reserved
8	Frame size
9	Transmit threshold
10	Odd address
11	Start of frame
12	Unauthorized priority
13	Unauthorized MAC
14	Zero
15	Zero

The bits of Transmit Completion have the following significance:

Bit 0 - Command Complete: When on, this bit indicates:

- The command has completed and the List Address field of the same SSB contains the address of the last Transmit List processed.
- The command was terminated by a Transmit Halt command and no frames have been transmitted. In this case the List Address will contain X'00000000'.

Note that Command Complete and Frame Complete (described below) will not be set at the same time.

Bit 1 - Frame Complete: When on, a frame has been transmitted and Frame Interrupt (bit 4 of the CSTAT request) was set.

Since frames on the Transmit Chain can be transmitted faster than the controller can respond to interrupts and faster than the TIC can cause the interrupts, the Frame Complete interrupt can report the completion of more than one frame at a time. If lists with Frame Interrupt set are mixed with lists that do not have this set, then Frame Complete can include both types of frame.

List Address in the same SSB will contain the address of the last Transmit List of the last frame that was transmitted.

Bit 2 - List Error: When on, there has been an error in one of the lists that comprise a frame. Bits 8 to 13 define the error. List Address in the same SSB contains the address of the list that starts the frame in which the error occurred. This bit will not be set until all other transmit status bits have been posted. The CSTATs of error lists will not be altered by the TIC. Neither Command Complete nor Frame Complete will be set if List Error has been set.

The Transmit command will be terminated and the controller must issue another Transmit command to continue transmission.

Bits 3 to 7 Reserved: These bits will be reset to '0'.

Bit 8 - Frame Size: When on, this bit indicates either:

- The Frame Size parameter in the Transmit List does not equal the sum of the Data Counts in all the Transmit Lists of the frame, or
- The Frame Size is less than the required header plus one byte of data.

Bit 9 - Transmit Threshold: When on, a Frame Size has exceeded the Buffer Count specified in the Open command.

Bit 10 - Odd Address: When on, a forward pointer with an odd address was found in a Transmit List that was not an end of frame.

Bit 11 - Start Of Frame: When on, Start of Frame was set for a Transmit List that is not an anticipated Start of Frame, or it was not set on an anticipated Start of Frame.

Bit 12 - Unauthorized Access Priority: When on, the requested access priority has not been authorized.

Bit 13 - Unauthorized MAC Frame: When on, it indicates that the controller tried to send a MAC frame and one of the following errors was set:

- The TIC is not authorized to send a MAC frame with the specified source class.
- The MAC frame has a source class of 0.
- The MAC frame PCF ATTN field is greater than 1.

Bits 14 and 15 - Reserved: These bits will be reset to '0'.

Transmit Halt (X'0005')

This command is used to interrupt the processing of a Transmit List chain. When this command is executed, the TIC will terminate the transmit chain as soon as possible. Any frames queued will be purged and the Transmit command terminated with the Command Complete bit set in the Transmit command's SSB. If a Transmit command is not being executed, then Transmit Halt will be ignored.

System Command Block: The SCB for a Transmit Halt Command is:

SCB Address	Content
+0	X'0005'
+2	Ignored
+4	Ignored

X'0005': Is the Transmit Halt command.

Ignored: This fullword is read by the TIC but is ignored for command execution.

System Status Block: There is no SSB for Transmit Halt command.

Receive (X'0006')

This command is used to receive frames from other nodes on the ring. Receive command is normally issued once only after an Open command because received data is added dynamically, that is when it arrives, to a Receive List chain. If you have had to Close then Open again to change Open options, you will have to issue another Receive command. The Receive command will be rejected with Command Reject status set in the SSB when:

- The TIC has not been opened with an Open command,
- There is already a Receive command executing, or
- The address passed in the SCB is not halfword aligned.

The data portion of the received frame is transferred to the controller as received from the ring. The frame check and delimiter bytes are not transferred.

The controller must create a chained Receive List and pass the first address in the SCB of the Receive command. A single Receive List cannot be used to receive more than one frame, but several Receive Lists can be used to receive a single frame.

Rerouting Received Data: To reroute a received frame or part of a frame according to the content of a frame header, proceed as follows:

1. Set the Frame Hold bit in the Open command options to '1'.
2. Create a Receive List that has an odd Forward Pointer and one Data Count/Data Address pair sufficient to hold the desired header.
3. The TIC will use the list and interrupt with Receive Suspended set in the Receive command SSB, leaving the CSTAT unchanged. (If the entire frame is less than or equal to the Data Count, a Frame Complete interrupt will be set if this has been requested in the Receive command CSTAT request).
4. After Receive Suspended has been set, the controller can examine the frame's header and determine the frame's new destination. Frame Size will not be updated by the TIC and is not valid.
5. Create additional lists to receive the data followed by another header list with an odd Forward Pointer.
6. Issue a Receive Continue interrupt request.
7. When the frame has been transferred, a Frame Complete interrupt will occur if this has been requested.
8. Create a Transmit List chain for the received frame and transmit it with the Transmit Command.

System Command Block: The SCB for a Receive command is:

SCB Address	Content
+0	X'0006'
+2	Address
+4	Address

X'0006': Is the Receive command code.

Address: Is a fullword pointer to the Receive List chain. The address must be halfword aligned.

Receive List Chain:

Byte	Meaning
0	Forward pointer
2	Forward pointer
4	Receive CSTAT
6	Frame size
8	1 Data count
10	Data address
12	Data address
14	1 Data count
16	Data address
18	Data address
20	0 Data count
22	Data address
24	Data address

Forward Pointer: This is a fullword pointer to the next Receive List in the chain. When this address is **odd** then this is the last Receive List in the chain. The TIC will write a received frame into the address, or addresses if more than one is given, specified in the Receive List then check the Forward Pointer. If it is odd, the TIC will interrupt the controller with a request to place additional lists on the chain. The Receive command will not be terminated. The TIC will wait for a Receive Continue interrupt request to resume the receive operation, see the instruction 'Write Interrupt'. The controller must update the Forward Pointer from the most significant to least significant byte to ensure that the address is valid before changing to an even address. Receive Lists must be halfword aligned, the TIC will not alter this parameter.

Note: The controller can create a chain comprising a fixed number of Receive Lists, set the Forward Pointer of the last list to the address of the first list, then manipulate the List Valid bit of the Receive CSTAT request to initiate reception.

When the TIC reads a list with the List Valid bit reset to '0', it will suspend processing until a Receive Valid interrupt request is issued by the controller, see the instruction 'Write Interrupt'. The controller is **not** informed of this suspension. The Receive Valid interrupt **must** be issued when changing one or more List Valid bits from '0' to '1' when the list is on the Receive chain.

The Receive Valid interrupt can be issued at any time and the TIC will ignore the interrupt if it is not waiting for a List Valid bit transition.

If the fixed-Receive-chain technique is used and more than one list is used to receive a single frame, caution must be used when validating the lists. Since the TIC does not alter the CSTAT for lists that are not Start of Frame or End of frame, revalidation of the Start of Frame list would also release the lists that are for the middle of the frame.

Frame Size: This is the total number of bytes in the received frame. The TIC will store this count in the Receive List that starts a new frame. Frame Size is not altered by the TIC unless the list starts a new frame. Frame Size includes the header and data field but excludes the frame check and delimiter bytes.

Data Count: This is the number of bytes that can be stored at the address given in the Data Address parameter specified next. There can be a maximum of three Data Count/Data Address pairs for any Receive List. Bit 0 of Data Count must be:

- '1' to indicate there is a following Data Count/Data Address pair.
- '0' to indicate that this Data Count/Data Address is the last in this Receive List.

A Data Count of 0 is allowed. Data Count can be odd or even. The TIC will not alter this parameter.

If the Pad Routing Field is specified in the Open options, then the first Data Count in a Receive List used to receive the start of a frame must be at least 32 so that the full header can be received. If the Data Count is less than 32 in this case then Pad Routing Field will be void.

Data Address: This is the address for the received data. Data Address can be odd or even. The TIC will not alter this parameter.

Note: If the TIC is to write data to an even controller address (due to an odd Data Count for example), it will transfer a single byte then transfer the remaining data at the next odd controller address. Thus it takes two transfer operations to transfer the data.

Receive CSTAT: This is the command status halfword that is set up by the controller when the Receive List is created and overwritten by the TIC to report frame completion.

Receive CSTAT Request: The controller must set the bits of this parameter as follows:

Bit	Meaning
0	List Valid
1	Frame Complete
2	Start of frame
3	End of frame
4	Frame interrupt
5	Interframe wait
6 to 15	Reserved

Bit 0 - List Valid: The TIC will wait for this bit to be '1' before placing data in the current Receive List. The controller must issue a Receive Valid interrupt request when changing List Valid bits from '0' to '1'. This bit is examined in every Receive List.

Bit 1 - Frame Complete: This bit should always be reset to '0' for a CSTAT request.

Bit 2 - Start Of Frame: This bit should always be reset to '0' for a CSTAT request.

Bit 3 - End Of Frame: This bit should always be reset to '0' for a CSTAT request.

Bit 4 - Frame Interrupt: This bit must be set to '1' if you want the TIC to interrupt when a frame has been received. This bit is ignored for a list that does not start a frame.

Bit 5 - Interframe Wait: This bit must be set to '1' if you want the TIC to interrupt when a frame has been received **and** you want the TIC to go into a Receive Suspend state. Receiving will not continue until the controller issues a Receive Continue interrupt request. The next list to be processed is the one addressed by the forward pointer of the **last** list with the End of frame bit set to '1'. The Receive Completion bit of the SSB will report Frame Complete. When Interframe Wait bit is set, then Frame Interrupt bit will be ignored. Interframe Wait is ignored for a list that does not start a frame.

Bits 6 to 15 - Reserved: These bits are ignored.

Receive CSTAT Completion: When a frame has been transferred to the controller, the CSTATs for the lists that start and end a frame are updated by the TIC with status information about the frame. The CSTAT for completion is:

Bit	Meaning
0	List valid
1	Frame complete
2	Start of frame
3	End of frame
4	Non-FID2 I-frame received
5 to 7	Reserved
8	PCFE 0 (ARI)
9	PCFE 1 (FCI)
10	PCFE 2
11	PCFE 3
12	PCFE 4 (ARI)
13	PCFE 5 (FCI)
14	Address Match 0
15	Address Match 1

The significance of these bits is as follows:

Bit 0 - List Valid: This bit will be reset to '0'.

Bit 1 - Frame Complete: This bit will be set to '1'.

Bit 2 - Start Of Frame: When on, this Receive List is the start of frame.

Bit 3 - End Of Frame: When on, this Receive List is the end of frame.

Bit 4 - Non-FID2 I-frame received (TIC2 only): When set to '1', this Receive List contains a non-FID2 I-frame. The frame begins at the address which is 20 bytes prior to the address given in the Receive list. Non-FID2 I-frame processing only occurs if it was requested in the Initialization Options (bit 11).

For TIC1, this bit is reserved and must be reset to '0'.

Bits 5 to 7 - Reserved: These bits will be reset to '0'.

Bits 8 to 13 - Received PCFE: When Start of frame is reset to '0', these bits will also be reset. When Start of frame is set to '1', these bits will contain the high-order six bits of the received PCFE.

Bits 14 and 15 - Address Match: When Start of frame is reset to '0', these bits will also be reset. When Start of frame is set to '1', these bits will indicate the reason that the To-Address field in the frame header was matched by the TIC.

The Address Match codes are:

Code	Match Reason
00	Node address match
01	Group address match
10	Functional address match
11	Other reason (for example broadcast frame)

System Status Block:

SSB Address	Content
+0	X'0006'
+2	Receive completion
+4	List address
+6	List address

Receive Completion: The two bytes of Receive Completion report the status of the completed frame, as shown in the following table:

Bit	Meaning
0	Frame complete
1	Receive suspended
2 to 15	Reserved

The bits of Receive completion have the following significance:

Bit 0 - Frame Complete: When on, a frame has been received and the Frame Interrupt bit of CSTAT has been set to '1'. Since frames can be received and transferred to the controller faster than the controller can respond to the interrupts and/or faster than the TIC can cause the interrupts, the Frame Complete interrupt can report the completion of more than one frame.

List Address of the SSB will contain the address of the last Receive List of the last frame transferred to the controller.

If lists with Frame Interrupt set are mixed with lists that do not, then Frame Complete can include both types of frame.

This bit will not be set with Receive Suspended.

Bit 1 - Receive Suspended: When on, the TIC has detected an odd address in the Forward Pointer of a Receive List. List Address will contain the address of the list that has an odd Forward Pointer. The controller must update the Forward Pointer and issue a Receive Continue interrupt request, using the Write Interrupt instruction, to continue.

Receive Suspended will not be set with Frame Complete.

Note: The Receive Continue interrupt request, see the instruction 'Write Interrupt', can be issued at anytime but the TIC will ignore the interrupt if it is not waiting for a Forward Pointer transition from odd to even.

Bits 2 to 15 - Reserved: These bits will be reset to '0'.

Close (X'0007')

This command is used to end communication with the ring, or to stop the Open Wrap command. All frames in the TIC at the time this command is issued will be purged.

System Command Block: The SCB for a Close command is:

SCB Address	Content
+0	X'0007'
+2	Ignored
+4	Ignored

X'0007': Is the Close command code.

Ignored: This fullword is reset by the TIC but is ignored for command execution.

System Status Block: When the command completes, the SSB will contain the following:

SSB Address	Content
+0	X'0007'
+2	Close completion

The bits of Close Completion have the following significance:

Bit	Meaning
0	TIC closed
1 to 15	Reserved

Bit 0 - TIC Closed: When on, the Close command has completed and the TIC is closed for further operation. An Open command will have to be issued if operation is to continue.

Bits 1 to 15 - Reserved: These bits will be reset to '0'.

Set Group Address (X'0008')

This command is used to change the group address of the TIC after an Open command has been executed. The command will be rejected with Command Reject status if the TIC is not open.

System Command Block: The SCB for command is:

SCB Address	Content
+0	X'0008'
+2	Group address
+4	Group address

X'0008': Is the Set Group Address command code.

Group address: This is a fullword parameter giving the new group address for the TIC. Bit 0 of this address is ignored.

System Status Block: When the Set Group Address command completes, the SSB will contain the following:

SSB Address	Content
+0	X'0008'
+2	Set Group completion

The bits of Set Group completion have the following significance:

Bit	Meaning
0	Command complete
1 to 15	Reserved

Bit 0 - Command Complete: When on, the Set Group Address command has completed.

Bits 1 to 15 - Reserved: These bits will be reset to '0'.

Set Functional Address (X'0009')

This command is used to change the functional address of the TIC after an Open command has been executed. The command will be rejected with Command Reject status if the TIC is not open.

System Command Block: The SCB for the Set Functional Address command is:

SCB Address	Content
+0	X'0009'
+2	Functional address
+4	Functional address

X'0009': Is the Set Functional Address command code.

Functional Address: This is a fullword parameter giving the new functional address for the TIC. Bit 0 of this address is ignored.

System Status Block: When the Set Functional Address command completes, the SSB will contain the following:

SSB Address	Content
+0	X'0009'
+2	Set Functional Address completion

The bits of Set Functional Address completion have the following significance:

Bit	Meaning
0	Command complete
1 to 15	Reserved

Bit 0 - Command Complete: When on, the Set Functional Address command has completed.

Bits 1 to 15 - Reserved: These bits will be reset to '0'.

Read Error Log (X'000A')

The Read Error Log command is used to read **and reset** the TIC Error Log. After command completion, the Error Log will be all zeros. Each byte of the Error Log contains a count of the number of times that each error has occurred.

System Command Block: The SCB for command is:

SCB Address	Content
+0	X'000A'
+2	Address
+4	Address

X'000A': Is the Read Error Log command code.

Address: Is the address the 14-byte error log will be written to.

TIC Error Log: The Error Log is as follows:

Byte	Meaning
0	Line error
1	Internal error
2	Burst error
3	ARI/FCI error
4	Abort delimiter
5	Reserved
6	Lost frame
7	Receive congestion
8	Frame copied error
9	Frequency error
10	Token error
11	Reserved
12	Bus error
13	Parity error

Bytes 0 to 11 are isolating/non-isolating error counters, bytes 12 and 13 are controller errors.

System Status Block: When the Read Error Log command completes, the SSB will contain the following:

SSB Address	Content
+0	X'000A'
+2	Error log completion

The bits of Error Log completion have the following significance:

Bit	Meaning
0	Command complete
1 to 15	Reserved

Bit 0 - Command Complete: When on, the Read Error Log command has completed.

Bits 1 to 15 - Reserved: These bits are reset to '0'.

Read TIC (X'000B')

The Read TIC command is used to transfer the contents of TIC storage to the controller.

System Command Block: The SCB for command is:

SCB Address	Content
+0	X'000B'
+2	Address
+4	Address

X'000B': Is the Read TIC command code.

Address: Is a fullword pointer to the controller storage area that is to receive the contents of TIC storage. Before the command is executed this controller area must contain the parameters specified in Read TIC Buffer below. The TIC will take these parameters and write the desired contents into this area, overwriting the command parameters.

Read TIC Buffer: The buffer transferred to the controller has the following structure:

Byte	Meaning
0	Data count
2	Data address
4 to n	Data area

Data Count: This halfword parameter specifies the number of bytes to be read from the TIC.

Data Address: This halfword contains the address of the data in the TIC to be read. Bit 15 is reset by the TIC to '0'. The address specified is **not** checked for valid extents; if the address is outside the limits of installed storage, a TIC Check error may occur.

TIC Storage: Storage locations are defined by five halfword base pointers. These pointers must be read after initialization has completed with no errors. The base pointers start at location X'0A00'. The pointers are read using the Read TIC or Read TIC commands. After the pointers have been read, parameters associated with the pointers must be read using the Read TIC command. The TIC will prevent the Read Data command from reading storage below the address X'0800'.

The pointers and their associated parameters are shown below:

X'200' - pointer to BIA

X'202' - pointer to microcode

X'204' - pointer to TIC addresses, as follows:

Offset	Length	Content
0	6	TIC node address
6	4	TIC group address
10	4	TIC functional address

X'206' - pointer to TIC parameters, as follows:

Offset	Length	Content
0	4	TIC physical address
4	6	Upstream node address
10	4	Upstream physical address
14	6	Last poll address
20	2	Authorized environment
22	2	Transmit access priority
24	2	Source class authorization
26	2	Last attention code
28	6	Last source address
34	2	Last beacon type
36	2	Last major vector
38	2	Ring status
40	2	Soft error timer value
42	2	Front end error counter
44	2	Reserved
46	2	Monitor error code
48	2	Beacon transmit type
50	2	Beacon receive type
52	2	Frame correlator save
54	6	Beaconing station NUAN
60	4	Reserved
64	4	Beaconing station physical address

X'208' - pointer to MAC buffer.

System Status Block: When the command completes, the SSB will contain the following:

SSB Address	Content
+0	X'000B'
+2	Read Completion

The bits of Read completion have the following significance:

Bit	Meaning
0	Command complete
1 to 15	Reserved

Bit 0 - Command Complete: When on, the command has completed and the required TIC data has been transferred to the controller.

Bits 1 to 15 - Reserved: These bits will be reset to '0'.

IMPL Enable (X'000C')

This command is used to enable the TIC to process an IMPL Force MAC frame. If this is received after the command has been issued, then:

1. The TIC will be closed.
2. A data byte will be written to a specified location.
3. The controller will be interrupted with a specified interrupt vector.

The TIC will then be in the same state as after initialization so the Open command will have to be reissued. IMPL Enable command will have to be reissued if it is required.

If this command has not been issued then this frame will be rejected.

System Command Block: The SCB for IMPL Enable command is:

SCB Address	Content
+0	X'000C'
+2	Data Vector
+4	System address

X'000C': Is the IMPL Enable command code.

Data: This byte will be written to the controller at the address specified by System Address.

Vector: This byte specifies the interrupt vector to be used when the IMPL Force interrupt code is generated. When both Data and Vector are X'00', the IMPL Force procedure will be disabled.

System Address: the Data byte will be written to the controller location specified by this parameter. The high-order byte of the address must be X'00'. The maximum value allowed for this parameter is 64k. If System Address is X'0000', the data will not be written.

System Status Block: When the command completes, the SSB will contain the following:

SSB Address	Content
+0	X'000C'
+2	IMPL Completion

The bits of IMPL Completion have the following significance:

Bit	Meaning
0	Command complete
1 to 15	Reserved

Bit 0 - Command Complete: When on, the IMPL command has completed.

Bit 1 to 15 - Reserved: These bits will be reset to '0'.



Chapter 7. High-Performance Transmission Subsystem

This chapter gives the reader a basic understanding of how the high-performance transmission subsystem (HPTSS) operates, and how to program it.

The HPTSS is an adapter dedicated to controlling one of two high-speed telecommunication lines. It is controlled by means of the IOH and IOHI instructions, which are used only to initiate operations. After the instruction has been issued to the scanner, a Direct Memory Access (DMA) is used to transfer control information and data between the CCU and the HPTSS at high speed. The operation continues without further intervention by the program until all the control information and data have been transferred. An interrupt then informs the CCU that the operation has completed. HPTSS interrupts are at two different levels:

- At level 2 if the operation was completed.
- At level 1 if the HPTSS detects an internal hardware error during operation.

HPTSS Functions

The HPTSS provides physical interface drivers and receivers for two V.35, and/or X.21 communication interfaces. Two separate connectors provide a connection to the 3745 tail gate. The interface is logically selected depending on the cable installed. Both the V.35 and X.21 interface meet the appropriate CCITT recommendation approved in 1984.

Low level data link control and data buffer chaining are provided under the control of the hardware.

The next layer of function supported by the HPTSS hardware for the communication interface is the data link control layer. SDLC (or HDLC Frame-level) full-duplex, leased-line, clear channel operation is provided by the HPTSS hardware. The following data link control functions are performed by the hardware:

Transmit	Receive
Serialization	Deserialization
Flag generation	Flag detection
Zero insertion	Zero deletion
CRC generation	CRC calculation
Underrun	Overrun
Clock detection	Abort detection
Data buffering	Idle detection
	Data buffering
	Address compare
	Echo suppression

Sequence count checking and the retry mechanisms are done by the control program.

Data management function has also been integrated into the HPTSS hardware. Because of the high transmission speed, the hardware is required to perform the data buffer chaining by a direct memory access (DMA) transfer directly into the 3745 CCU storage. During a data transfer the control program is not involved unless more data buffers are required or an error occurs. The 3745 control program initiates the operation giving the hardware a starting buffer address and the hardware informs the control program when the transfer is complete.

The DMA interface is the mechanism that the HPTSS uses to transfer data between the 3745 memory and the HPTSS internal storage. Since the control program manages the transmit and receive operation to the communication line, the HPTSS always requests use of the DMA interface. The storage control hardware issues grants to the HPTSS, but the HPTSS controls the CCU memory address and the direction of the transfer. The HPTSS also provides a burst count mechanism to ensure equal utilization and maximum throughput of the DMA interface if all adapters request service at the same time. Since each adapter cannot place a DMA request to the storage control after its burst transfer of data is complete because other adapter requests are active, each adapter is serially serviced until all outstanding requests have been serviced.

Line Addressing

The line addressing scheme used in the HPTSS consists of four elements:

1. IOC bus address
2. HPTSS address
3. Group address
4. Line interface address.

The first three are in the first byte of the second halfword of the instruction:

0/1 IOC	0	0/1	0/1	0	0	0	0/1	I	I	I	I	0/1 C/M	0	0	0/1 0/I
	0	1		4	5		7	8			11	12	13	14	15

IOC Bus Address

The IOC bus address is defined by bit 0 of byte 1 of the second halfword of the instruction (Register or Immediate):

If bit 0 = 0, IOC bus 1 is indicated.

If bit 0 = 1, IOC bus 2 is indicated.

HPTSS Address

The HPTSS Address consists of bits 1 through 4 of byte 1 of the second halfword of the instruction (Register or Immediate). It can take the values 0100, 0010, and 0110. The value 0110 indicates a broadcast transmission to all scanners.

Group Address

The group Address consists of bits 5 through 7 of byte 1 of the second halfword of the instruction (Register or Immediate). Bits 5 and 6 are always 0.


Address Decoding

Bits 0 through 7 of byte 1 of the second halfword are decoded together to select an HPTSS as follows:

HPTSS	Byte 1 Bit								Line Number	IOC Bus
	0	1	2	3	4	5	6	7		
1	0	0	0	1	0	0	0	0	1024/1025	1
2	0	0	1	0	0	0	0	0	1026/1027	1
3	0	0	0	1	0	0	0	1	1028/1029	1
4	0	0	1	0	0	0	0	1	1030/1031	1
5	1	0	0	1	0	0	0	0	1032/1033	2
6	1	0	1	0	0	0	0	0	1034/1035	2
7	1	0	0	1	0	0	0	1	1036/1037	2
8	1	0	1	0	0	0	0	1	1038/1039	2

Line Interface (LI) Address

The line interface address is a 2-bit field which is decoded to address one of the two lines of an HPTSS. It is contained in bits 14 and 15 of the register addressed by the R1-field of an IOH instruction, or by the R-field of an IOHI instruction, as follows:



The high-order bit, 14, selects one of the two lines, while bit 15 selects the transmit or the receive interface.

Reserved Storage Areas

The section "Reserved Storage Areas" in Chapter 5, pages 5-5 through 5-8 also applies to the HPTSS.

Instructions

The IOH and IOHI instructions are used to move control information between the CCU and the HPTSS. Only four basic instructions are used to control the HPTSS:

- Start line.
- Start line initial.
- Get line identification.
- Set line vector table high/low.
- Set special line vector table high/low.

Of these instructions, Set Line Vector Table High/Low, Set Special Line Vector Table High/Low, and Get Line Identification, are identical to those described in Chapter 5.

Note: In the instruction descriptions which follow, the instruction may be indifferently IOH or IOHI. The IOHI instruction is shown for convenience.

Start Line Instruction

First halfword

0	0	0	0	0	R	0	1	1	1	0	0	0	0
0				4	5		7	8					15

Second halfword

0/1	0	0/1	0/1	0	0	0	0/1	0	0	0	0	0/1	0	0	0
IOC		HPTSS	Address		Group	Addr.		Start	Line		C/M			Out	
0	1			4	5		7	8		11	12	13	14	15	

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

Out = 0: start line is an output operation

Contents of register R (field of first halfword)

Command							0	0	0	0	0	0	Address		
0						7	8						13	14	15

The high-order bit, 14, selects one of the two lines, while bit 15 selects the transmit or the receive interface.

The instruction transfers the contents of register R into the command/address register of the scanner addressed by the second halfword of the instruction, and executes the command on the addressed line. The operation proceeds as shown in Figure 5-2 on page 5-10.

Start Line Initial Instruction

The Start Line Initial instruction is functionally very similar to the Start Line instruction. The only difference in structure occurs in the second halfword of the instruction:

0/1 IOC	0	0/1	0/1	0	0	0	0/1	0	0	0	0	1	0/1 C/M	0	0	0	Out
0	1			4	5		7	8				11	12	13	14	15	

The Start Line Initial instruction is required on two occasions only:

1. After scanner IML. At this time, the scanner has no means of knowing the address of a particular program status area (PSA). The Start Line Initial instruction must be used when a line is addressed for the first time, in order to provide the scanner with this information. Once the line has been initialized, the scanner keeps the PSA address(es) in its own storage.
Note: If a Start Line Initial instruction is used after this time, no program damage can result, but the operation is slowed down by the extra calculation and DMA operations required.
2. After a dynamic switchover to a new PSA. To do this, the CCU first stops all operations on the line in question, loads the corresponding LVT entry with the new PSA address(es), and issues a Start Line Initial instruction to the line.

Command Description

The commands used by the HPTSS are the same as for the TSS, but not all are used, and there are many differences in operation. For convenience, these commands are repeated below, but only as they apply to the HPTSS. Bits not used by the HPTSS are ignored.

The following commands are used by the HPTSS:

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Change	X'06'
Flush Data	X'09'
Reset-D	X'0B'
Reset-N	X'0C'
SDLC Transmit Control	X'10'
SDLC Transmit Data	X'11'
SDLC Receive	X'13'
SDLC Receive Continue	X'14'
Trace	X'2C'
Stop Trace	X'2D'
Wrap	X'2E'
Halt	X'F0'
Halt Immediate	X'F1'

The following commands for the HPTSS work in the same way as for a low-speed scanner:

- Change
- Flush Data.

For details, refer to Chapter 5.

For consistency in the descriptions that follow, each command is broken down into:

1. A brief description of the purpose of the command.
2. The parameter/status area (PSA) in graphic form, followed by a detailed description of the individual bytes.
3. The data area (if any) in graphic form, followed by a detailed description of the individual bytes.
4. Any special notes, conditions, and limitations.

Note: In the tables that follow, byte 0 of the parameter zone is the trace correlation counter (TCC). This byte is not used by the HPTSS, but only by the control program when tracing the interface.

Set Mode Command (X'01')

The Set Mode command is used to personalize the line interface. It must be the first command issued to each line after IPL. If any other command is issued first, it is rejected and a level 1 interrupt is raised.

Note: There is one exception to this rule: a Halt Immediate command is not rejected if it is received before a Set Mode command. It is simply ignored.

The Set Mode command uses a data area to transfer information supplementary to that contained in the PSA. The data includes:

- Data link control and transmission protocol information
- Buffer information
- Address checking information
- Timer information.

The Set Mode command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, or to a line that has not been previously initialized by a Start Line Initial, the command is rejected. It may be issued at any time as long as no other command is outstanding. Set Mode must be issued to all lines regardless of protocol and mode.

When one line of a scanner has been selected, a Set Mode command to the second line of the same scanner is rejected. To select the second line, the active line must first be put into the disabled state via a Disable or Reset-D command.

Note: An internal box error also puts the line into the disabled state.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Set Mode Data Address (Bytes X, 0, 1)		
Word 3	Transmit ID		Receive ID	
Word 4	-	-	-	-

Byte Count: This is the number of bytes of Set Mode data to be transferred (16 bytes).

Set Mode Data Address (Bytes X, 0, 1): These three bytes contain the starting address of the supplementary control information for the Set Mode command.

Transmit ID/Receive ID: These are two halfwords, each containing an identifier that is used by the control program to locate the PSA for that line.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): Contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'01'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to Chapter 5 for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Modem-In and Modem-Out Fields: These fields are described in detail in this chapter under "Modem Control Fields".

Ending Status

The ending status is contained in the SCF, the SES, the LCS, and the ELCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Set Mode Data Area

The Set Mode data area is a zone of 16 contiguous bytes containing supplementary information about a specific line. It has the following configuration:

Byte	Meaning			
0/3	Disable Time-out		Control 0	Control 1
4/7	Control 2	Control 3	Buffer size	-
8/11	Secondary station address		Response time-out	
12/15	Enable time-out		-	-

The meaning of the individual fields is:

Bytes 0 and 1 - Disable Time-out Value: These 2 bytes contain the time-out value of a timer which is started after having dropped the DTR signal in order to monitor the dropping of the DSR signal from the modem. The time-out value is in increments of 0.1 second.

Byte 2: Control Byte 0

Bit	Meaning
0	(Not used)
1	(Not used)
2	(Not used)
3	Transmit two flags
4	(Not used)
5	Echo mode
6	Transmit flags
7	Primary station

The bits of control byte 0 have the following meanings:

Bit 3 - Transmit Two Flags: This bit, when on, indicates that two flags must be transmitted before the A-field.

Bit 5 - Echo Mode: This bit, when on, indicates that the SDLC echo suppression mode is on.

Bit 6 - Transmit Flags between Frames (SDLC only): This bit, when on, indicates that continuous flags must be transmitted once the frame has been sent. If the bit is off, continuous idle characters (X'FF') must be transmitted.

Bit 7 - Primary/Secondary Station: On SDLC lines this bit, when on, indicates that the controller is the primary station on the line. If the bit is off, it indicates that the controller is the secondary station.

Byte 3: Control Byte 1

Bit	Meaning
0	(Not used)
1	(Not used)
2	(Not used)
3	NRZI
4	(Not used)
5	(Not used)
6	(Not used)
7	X.21 mode

The bits of control byte 1 have the following meanings:

Bit 3 - Non-Return-to-Zero-Inverted (NRZI): When on, this bit indicates that on an SDLC link, the data is to be transmitted in non-return-to-zero-inverted mode.

Bit 7 - X.21 Mode: This bit is forced by hardware, depending on the type of cable that is plugged into the HPTSS at the tailgate. It is not sent by NCP as part of the Set Mode data.

Byte 4: Control Byte 2

The bits of control byte 2 have the following meanings:

Bits 0-3 - Not Used

Bits 4-7 - Buffer Prefix Size Field: The bits of this field specify the size of the prefix area of control program buffers. The prefix may contain a link pointer to the next buffer in a chain, an offset, and a byte count. The buffer prefix may be set to any value between 0 and 15 bytes, but is normally 8 bytes long.

Byte 5: Control Byte 3

The bits of control byte 3 have the following meanings:

Bits 0 through 4 - Line Speed: These bits set the speed of the internal clock for the line when the HPTSS is cabled for local attachment. They are decoded as follows:

Bits 0 1 2 3 4	Speed
0 1 1 1 1	245.76 kilobits per second
1 0 0 0 0	1.47456 million bits per second
1 0 0 0 1	1.84320 million bits per second

Note: If neither B'10000' nor B'10001' is specified, the default speed, 245.76 kbps, is used.

Bits 5 through 7 - Not Used:

Byte 6 - Buffer Size: This byte contains the maximum size of the data area available in a control program buffer for receive operations. The scanner uses this value for all receive buffers in a chain, except the first.

Byte 7 - Not Used

Bytes 8 and 9 - SDLC Secondary Station Address: This 2-byte field is used when searching for an address match on the link.

Bytes 10 and 11 - Reply Time-out Value: This 2-byte field is used to set a timer which is started when the 'Answer Requested' modifier is set for an SDLC Transmit, SDLC Transmit Control, or SDLC Receive command. If a time-out occurs, no reply was received, and a time-out status is returned to the control program. The time-out value is in increments of 0.1 second.

Bytes 12 and 13 - Enable Time-out Value: These 2 bytes contain the time-out value of a timer which is started after having raised the DTR signal, in order to monitor for the rise of the DSR signal from the modem. It is also used to monitor for CTS after raising RTS if CTS is not already on when a Transmit command is issued. The time-out value is in increments of 0.1 second.

Bytes 14 and 15 - Not Used

Enable Command (X'02')

The Enable command is used to prepare the line for data transfer. It must be issued to a line before any data transfer commands can be executed on that line.

The effect of the Enable command depends on the nature of the interface:

1. CCITT V.35:

Data terminal ready (DTR) is turned on, and the enable time-out is started. The modem should respond with data set ready (DSR). For a primary station, request to send (RTS) is turned on before the enable command is ended. Clear to send (CTS) is not monitored on the Enable command.

2. X.21:

The DTE is set to the Send Data state (C = ON, T = 1). The modem should reply with one of the following:

- I = OFF, R = 1 (DCE Ready)
- I = ON, R = X (Don't care - DCE Receive Data state)

If the correct modem responses occur, the line is initialized for reception. However, reception is not started until the first Receive command is issued.

The Enable command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected. It is also rejected if no Set Mode command has been previously received.

An Enable command must be executed before any data transfer commands are issued.

Modem or internal errors occurring after completion of the Enable command are stacked in the scanner and are passed on to the control program in the ending status of the next command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'02'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: A good enable is indicated by X'9E'. X'D2' means that the command was rejected. If it contains any other combination of bits, a hardware error has occurred. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Modem-In and Modem-Out Fields: These fields are described in detail in this chapter under "Modem Control Fields".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Disable Command (X'03')

The Disable command is used to reset a line, the associated modem, and the scanner control block information. The line is placed in the disabled state, and an Enable command must be issued before it may be used to transfer data again.

For V.35 lines, all modem out leads are turned off.

For X.21 lines, the DTE is set to the Ready state (C = OFF, T = 1).

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'03'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: A good disable is indicated by X'9C'. X'D2' means that the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Modem-In and Modem-Out Fields: These fields are described in detail in this chapter under "Modem Control Fields".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The Set Mode data is not affected by the Disable command.
2. A Set Mode command is not required before the next Enable command.
3. After a Disable command, a new Set Mode command may be used to select the other line of the same HPTSS.

Reset-D Command (X'0B')

Reset-D means "Reset and Disable". The command is used to set the line to the disabled state. If a wrap is in progress, it is terminated. The line must have been previously initialized by means of a Set Mode command, and there must be no outstanding command on either interface.

If the NCTE Wrap mode is active, the DTE Ready state is set (C = OFF, T = 1) to drop the NCTE out of the wrap mode. A 5-second delay then occurs to allow the NCTEs to drop out of the wrap mode.

For V.35, all modem leads are dropped; for X.21, DTE Ready (C = OFF, T = 1) is presented.

This command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected. This command is also rejected if a Set Mode command has not previously been issued.

The Reset-D command does not wait for a change in the modem leads before ending the command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0B'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Modem-In and Modem-Out Fields: These fields are described in detail in this chapter under "Modem Control Fields".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

A Set Mode command may be issued after a Reset-D to select the other line of the same HPTSS.

Reset-N Command (X'0C')

Reset-N means "Reset and No-Op". The command is used to set the line to the enabled No-Op state. The enabled No-Op state implies that the HPTSS is no longer transmitting or receiving, and the modem interface is no longer being monitored for changes. If a wrap is in progress, it is terminated. The line must have been previously initialized by means of a Set Mode command, and there must be no outstanding command on either interface.

If the NCTE Wrap mode is active, the DTE Ready state is set (C = OFF, T = 1) to drop the NCTE out of the wrap mode. A 5-second delay then occurs to allow the NCTEs to drop out of the wrap mode.

For V.35, DTR and RTS are set on; for X.21, DTE Transfer State (C = ON, T = 1) is presented.

This command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected. This command is also rejected if a Set Mode command has not previously been issued.

The Reset-N command does not wait for a change in the modem leads before ending the command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Modem-In	Modem-Out
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'0C'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Modem-In and Modem-Out Fields: These fields are described in detail in this chapter under "Modem Control Fields".

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

Unlike the Reset-D and Disable commands, the Reset-N command does not release the currently selected line. A Reset-D or Disable command must be issued to allow the other line of the same HPTSS to be activated.

SDLC Transmit Control Command (X'10')

The SDLC Transmit Control command is used to transmit control information only. The command is used as follows:

1. To transmit supervisor frames (RR, RNR, REJ).
2. To transmit non-sequenced (unnumbered) frames without information fields.

After the frame is transmitted, the scanner transmits continuous flags or continuous ones, depending on the Set Mode data.

If a reply is expected, the Transmit Control command on the transmit side should be preceded by a Receive command on the receive side to ensure that the reply is received.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected.

Parameter Zone

Word 1	TCC	Modifiers	-	-
Word 2	-	-	-	-
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits that have the following meanings:

Bits 0 and 1 - Not Used

Bit 2 - Two-Byte Address: This bit, if on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, if on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only), and is located in the second byte of Word 3.

Bit 4 - Not Used

Bit 5 - Answer Requested: This bit, when on, indicates that once the frame has been transmitted, the Reply Timer is started to indicate that a response is expected within a given period of time.

Bit 6 - Drop RTS: Indicates that RTS must be dropped as soon as the frame has been transmitted.

Bit 7 - Not Used

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a possible 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a possible 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'10'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Time-out: If the reply time-out is started, it runs until the scanner receives a Receive command interrupt for 'end of message' or 'buffer request'.

Note: This differs from the low-speed scanners, which stop the reply timer when the first data byte of the reply is received. These scanners then start a receive text timer, which is refreshed each time an NCP buffer is filled. This receive text timer is not used by the HPTSS. At the speeds for which the HPTSS is designed, any SDLC frame should be completely received well within the 100 ms resolution of the reply and receive text timers.

2. Echo Mode: If byte 2, bit 5 of the Set Mode data is on (echo mode), the SDLC echo suppression mode is entered. The echo suppression mode reduces the possibility of receiving frames echoed back to the sender (usually by the network), as follows:
 - If Primary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 0.
 - If Secondary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 1.

When receiving this address, if Address Compare is specified in the Receive command modifiers:

- If Primary Station and byte 0, bit 0 of the received address is 1, normal processing continues; if byte 0, bit 0 is 0, the frame is flushed.

- If Secondary Station and byte 0, bit 0 of the received address is 0, normal processing continues; if byte 0, bit 0 is 1, the frame is flushed.

Note: The All Stations address (X'FF') is always accepted and transmitted as is.

SDLC Transmit Data Command (X'11')

The SDLC Transmit Data command is used to transmit data from a primary station to a secondary station, and conversely. The command is used as follows:

1. To send non-sequenced (unnumbered) frames with information fields.
2. To send information frames with or without the Poll/Final bit.

Note: The entire SDLC frame MUST be contained in the first NCP buffer chain. When a pointer of zero is detected in the Buffer Prefix area, the end of data for the frame has been reached.

After the frame is transmitted, the scanner transmits continuous flags or continuous ones, depending on the Set Mode data.

If a reply is expected, the Transmit Control command on the transmit side should be preceded by a Receive command on the receive side to ensure that the reply is received.

Buffer Processing

- If the first transmit buffer address (in the First Buffer Pointer) is not zero and the Byte Count is not zero, then all data in the chain of NCP buffers is transmitted, until an NCP Buffer Link Pointer of zero is detected.
- If the first transmit buffer address is not zero and the Byte Count is zero, then the first buffer is skipped. Data in all buffers chained to the first is transmitted, until an NCP Buffer Link Pointer of zero is detected.
- For buffers after the first, the Offset and Count are taken from the Buffer Prefix and the Prefix Length is taken from the Set Mode Data.

If the Drop RTS modifier is on, RTS is turned off at the end of the transmission.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Transmit Buffer Pointer		
Word 3	XA1	XA2/XC1	XC1	XC2
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, and the command is rejected, since the HPTSS only supports NCP-type buffers for SDLC data transfer.

Bit 1 - Not Used

Bit 2 - Two-Byte Address: This bit, when on, indicates that the SDLC address field (XA field) in the parameter area is 2 bytes long (XA1 and XA2), and that the expected address field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC address field is 1 byte long (XA1 only).

Bit 3 - Two-Byte Control: This bit, when on, indicates that the SDLC control field (XC field) in the parameter area is 2 bytes long (XC1 and XC2), and that the expected control field in the receive frame is also 2 bytes long. If the bit is off, it indicates that the SDLC control field is 1 byte long (XC1 only), and is located in the second byte of Word 3.

Bit 4 - Not Used

Bit 5 - Answer Requested: This bit, when on, indicates that once the frame has been transmitted, a response is expected within a given period of time.

Bit 6 - Drop RTS: This bit, when on, indicates that RTS must be dropped as soon as the frame has been transmitted.

Bit 7 - Not Used

Offset: This is the number of bytes between the end of the transmit buffer prefix (of the transmit buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes of transmit data to be transferred.

First Transmit Buffer Pointer: This 3-byte field contains the address of the buffer where the data to be transmitted is stored.

SDLC Transmit Address 1 (XA1): This byte contains the SDLC station address to be used in the frame being transmitted (first byte of a possible 2-byte station address).

SDLC Transmit Address 2 (XA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Transmit Control 1 (XC1): This byte contains the SDLC control byte to be used in the frame being transmitted (first byte of a possible 2-byte control field).

SDLC Transmit Control 2 (XC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'11'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Time-out: If the reply time-out is started, it runs until the scanner receives a Receive command interrupt for 'end of message' or 'buffer request'.

Note: This differs from the low-speed scanners, which stop the reply timer when the first data byte of the reply is received. These scanners then start a receive text timer, which is refreshed each time an NCP buffer is filled. This receive text timer is not used by the HPTSS. At the speeds for which the HPTSS is designed, any SDLC frame should be completely received well within the 100 ms resolution of the reply and receive text timers.

2. Echo Mode: If byte 2, bit 5 of the Set Mode data is on (echo mode), the SDLC echo suppression mode is entered. The echo suppression mode reduces the possibility of receiving frames echoed back to the sender (usually by the network), as follows:
 - If Primary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 0.
 - If Secondary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 1.

When receiving this address, if Address Compare is specified in the Receive command modifiers:

- If Primary Station and byte 0, bit 0 of the received address is 1, normal processing continues; if byte 0, bit 0 is 0, the frame is flushed.
- If Secondary Station and byte 0, bit 0 of the received address is 0, normal processing continues; if byte 0, bit 0 is 1, the frame is flushed.

Note: The All Stations address (X'FF') is always accepted and transmitted as is.

SDLC Receive Command (X'13')

The SDLC Receive command is used to pass the address of the first buffer in a receive data buffer chain to the scanner, and to place the scanner in the ready to receive mode.

Buffer Processing

- If the first receive buffer address (in the First Buffer Pointer) is zero and the Byte Count is zero, then no buffer was provided to the HPTSS by the control program. If data is received under these conditions, a 'buffer request' status is provided to the control program.
- If the first receive buffer address is zero and the Byte Count is not zero, then data is placed in the chain of NCP buffers beginning at address zero and continuing until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the first receive buffer address is not zero and the Byte Count is zero, then the first buffer is skipped. Data is placed in the second and subsequent buffers in the chain until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the first receive buffer address is not zero and the Byte Count is not zero, then data is placed in the chain of NCP buffers until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- For buffers after the first, the Offset is assumed to be zero. The count and the prefix length for these buffers are taken from the Set Mode Data.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	RA1	RA2	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the buffer is not an NCP-type buffer, and the command is rejected, since the HPTSS only supports NCP-type buffers for SDLC data transfer.

Bit 1 - Not Used

Bit 2 - Two-Byte Address: This bit, if on, indicates that the expected address field in the receive frame is 2 bytes long. If the bit is off, it indicates that the expected SDLC address field is 1 byte long.

Bit 3 - Two-Byte Control: This bit, if on, indicates that the expected control field in the receive frame is 2 bytes long. If the bit is off, it indicates that the expected SDLC control field is 1 byte long.

Bit 4 - Compare Address: This bit, if off, indicates that the address field (1 or 2 bytes) in the received SDLC frame must be compared to the address in the parameter area, if primary, or to the address specified by the Set Mode command (data area, bytes 10 and 11), if secondary. If a mismatch occurs, the received frame is rejected. An **All Parties** address (X'FF') is always accepted, however.

Bit 5 - Answer Requested: This bit, when on, indicates that a response is expected within a given period of time.

Bits 6 and 7 - Not Used

Offset: This is the number of bytes between the end of the receive buffer prefix (of the receive buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

SDLC Receive Address 1 (RA1): This byte is used by primary stations only. It contains the SDLC station address to be compared against the address in the frame being received (first byte of a 2-byte station address).

SDLC Receive Address 2 (RA2): This byte is used by primary stations only. It contains the second byte of the SDLC station address when a 2-byte station address is used.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'13'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This three-byte field indicates the last buffer that was used to hold the data.

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a possible 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a possible 2-byte control field). If there is only one address byte, RC1 is placed in byte 2 of Word 3.

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Address Compare: If Address Compare is requested in the modifier bits, the address bytes used for the comparison are obtained as follows:
 - If primary station, from the PSA.
 - If secondary station, from the set mode data.
2. Time-out: If the reply time-out is started, it runs until the scanner receives a Receive command interrupt for 'end of message' or 'buffer request'.

Note: This differs from the low-speed scanners, which stop the reply timer when the first data byte of the reply is received. These scanners then start a receive text timer, which is refreshed each time an NCP buffer is filled. This receive text timer is not used by the HPTSS. At the speeds for which the HPTSS is designed, any SDLC frame should be completely received well within the 100 ms resolution of the reply and receive text timers.

3. Echo Mode: If byte 2, bit 5 of the Set Mode data is on (echo mode), the SDLC echo suppression mode is entered. The echo suppression mode reduces the possibility of receiving frames echoed back to the sender (usually by the network), as follows:
 - If Primary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 0.
 - If Secondary Station and Echo mode are specified by the Set Mode command, byte 0, bit 0 of the transmitted address is forced to 1.

When receiving this address, if Address Compare is specified in the Receive command modifiers:

- If Primary Station and byte 0, bit 0 of the received address is 1, normal processing continues; if byte 0, bit 0 is 0, the frame is flushed.
- If Secondary Station and byte 0, bit 0 of the received address is 0, normal processing continues; if byte 0, bit 0 is 1, the frame is flushed.

Note: The All Stations address (X'FF') is always accepted and transmitted as is.

SDLC Receive Continue Command (X'14')

The SDLC Receive Continue command is used to assign additional buffers, when the scanner informs the CCU that data is being received for which no buffer is currently available.

Buffer Processing

- If the first receive buffer address (in the First Buffer Pointer) is zero and the Byte Count is zero, then no buffer was provided to the HPTSS by the control program. If data is received under these conditions, a 'buffer request' status is provided to the control program.
- If the first receive buffer address is zero and the Byte Count is not zero, then data is placed in the chain of NCP buffers beginning at address zero and continuing until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the first receive buffer address is not zero and the Byte Count is zero, then the first buffer is skipped. Data is placed in the second and subsequent buffers in the chain until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the first receive buffer address is not zero and the Byte Count is not zero, then data is placed in the chain of NCP buffers until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- For buffers after the first, the Offset is assumed to be zero. The count and the prefix length for these buffers are taken from the Set Mode Data.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains a single modifier bit which has the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the buffer is not an NCP-type buffer, and the command is rejected, since the HPTSS only supports NCP-type buffers for SDLC data transfer.

Bit 1 - Not Used

Bits 2 to 7 - Not Used

Offset: This is the number of bytes between the end of the receive buffer prefix (of the receive buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Last Receive Buffer Used		
Word 3	RA1	RA2/RC1	RC1	RC2

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'14'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data received.

SDLC Receive Address 1 (RA1): This byte contains the SDLC station address received in the current frame (first byte of a possible 2-byte station address).

SDLC Receive Address 2 (RA2): This byte contains the second byte of the SDLC station address when a 2-byte station address is used.

SDLC Receive Control 1 (RC1): This byte contains the SDLC control byte received in the current frame (first byte of a possible 2-byte control field). If there is only one address byte, RC1 is placed in byte 2 of word 3.

SDLC Receive Control 2 (RC2): This byte contains the second byte of the SDLC control field when a 2-byte control field is used.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Trace Command (X'2C')

The Trace command is used to start the scanner interface trace (SIT). The SIT is a line trace, stored by the scanner into buffers or data areas in CCU storage; it may be called either independently, or along with the control program line trace. The SIT records the following information:

- The IOH/IOHI instruction.
- The parameter area of the PSA issued by the control program.
- The transmit and receive HPTSS control words.
- The status area of the PSA returned by the scanner.
- The data, if any (up to 40 bytes per SDLC frame).
- Checkpoint data (if Checkpoint Trace has been activated from the MOSS), comprising the interface control block (ICB) control and status information. This information is traced at critical entry points in the scanner microcode for each command, and is added to the normal SIT. The default is Checkpoint Trace on.

The Trace command may be issued to either interface. To trace both interfaces of a line, two separate Trace commands must be issued. This command is also used to provide a fresh buffer string to the scanner to accommodate additional trace information.

Each scanner limits the number of simultaneous traces on its own lines to two; if this limit is exceeded, the scanner raises a level 2 interrupt to the CCU, and the command is rejected.

In addition, only one Trace command at a time may be issued to a given interface. If a second trace is issued to the same interface, it is rejected with 'Trace Already Active' (X'D4') in the LCS.

If the first Trace command is not issued as a Start Line Initial IOH, or if a Trace command is already active, a CCU Level 1 interrupt is set.

The Trace command uses a special vector table called the Special Line Vector Table (SLVT). This table contains 32 four-byte (fullword) entries. Each entry contains the address of an associated trace parameter/status area (TPSA).

Note: The default starting address of the SLVT is X'001000'. The SLVT can be relocated using the Set SLVT High/Low instructions. Refer to Chapter 5 for these instructions.

During trace operations, the scanner uses a **slot** number specified in the instruction to point to one of the 32 entries of the SLVT, in order to access the associated Trace Parameter/Status Area (TPSA).

Trace Initialization

The first Trace command on a given interface is used to start the trace, and must be issued via a Start Line Initial instruction. Subsequent Trace commands (used to provide fresh buffers) must use the Start Line instruction.

Trace Termination

Trace is normally ended by the Stop Trace command. A Trace command is not stopped if the data line is disabled, nor by error conditions detected on the line. A Trace command is stopped by Internal Box errors, as described below under "Special Considerations".

Trace Processing

Trace information is stored into CCU buffer areas. Every IOH or IOHI instruction processed for the interface being traced causes a Trace Record Unit (TRU) to be stored. Each TRU contains an IOH/IOHI, the parameter area of a PSA, a control word, the data (if any) as exchanged between the scanner and the line interface, or the status area of the PSA. If Checkpoint Trace has been activated from the MOSS, checkpoint data, comprising the interface control block (ICB) control and status information, is also stored.

The scanner moves the above data into the current buffer (or buffer chain) until it is completely filled. TRU recording may be continued by providing a new buffer (or buffer chain) via a second Trace command.

TRU Formats

The TRU field formats are as follows:

IOH/IOHI Field

Byte 1 contains the character "I" identifying an IOH/IOHI field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always five).

Byte 4 contains an X'00' pad byte.

Bytes 5 and 6 contain the first halfword of the IOH/IOHI instruction.

Bytes 7 and 8 contain the second halfword of the IOH/IOHI instruction.

Parameter Field

Byte 1 contains the character "P" identifying a parameter field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count (n - 3)

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the parameter area of the PSA.

Control Word Field

Bytes 1 and 2 contain the characters "CX" for the transmit control word, or "CR" for the receive control word.

Byte 3 contains the data count (equal to 13).

Byte 4 contains an X'00' pad byte.

Bytes 5 through 16 contain the control word.

Data Field

Byte 1 contains the character "R" for received data, or "X" for transmitted data.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count, $n - 1$ (depends on the length of the data).

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the data, up to a maximum of 40.

The next to last byte contains the actual number of data bytes; the last byte contains an X'00' pad byte.

Status Field

Byte 1 contains the character "S" identifying a status field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count ($n - 3$).

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the status area of the PSA.

Checkpoint Data Field

Byte 1 contains the character "C" identifying a checkpoint data field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always five).

Byte 4 contains an X'00' pad byte.

Bytes 5 and 6 contain the scanner microcode checkpoint entry address.

Byte 7 contains the ICB status byte.

Byte 8 contains the ICB control byte.

Overrun Field

Byte 1 contains one of the characters I, P, R, X, S, or C identifying the type of TRU that the scanner was trying to store when the overrun occurred.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always one).

Byte 4 contains an X'00' pad byte.

Trace PSA Parameter Zone

Word 1	-	Modifiers	Offset	Timer
Word 2	Byte Count	First Buffer Pointer		
Word 3	Slot Identifier		Data Count	Interface
Word 4	Buffer Prefix	Buffer Size	-	-

Modifier Byte: This byte contains command modifier bits having the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the trace data is to be placed in an NCP buffer whose address is contained in the "First Buffer Pointer". If this bit is on, the data is not in an NCP buffer, but in a data area whose address is contained in the "First Buffer Pointer". In this case, the buffer prefix and buffer offset are not used.

Bits 1 to 7 (Not Used)

Offset: This is the number of bytes between the buffer address contained in the first buffer pointer and the start of the trace data. It is used only if modifier bit 0 (NCP Type Buffer) is 0. This offset is used only for the first buffer of a chain; the remaining buffers of this chain are assumed to have a zero offset.

Timer: This is the maximum time that the scanner will wait before ending the Trace command. If it expires, the scanner sets a level 2 interrupt request for buffer service. The basic unit is 0.1 second. If the timer field contains all zeros, the timer does not run.

Byte Count: This specifies the effective size of the data area of the first buffer of a chain (if modifier bit 0 = 0), or of the data area (if modifier bit 0 = 1).

First Buffer Pointer: This 3-byte field contains the address where the trace data is to be stored. If modifier bit 0 = 0, it indicates the address of the first NCP-type buffer of a chain; if modifier bit 0 = 1, it indicates the address of the data area itself.

Slot Identifier: This 2-byte field contains the identifier provided by the scanner to the CCU via the Get Line Identification instruction.

Data Count: This is the maximum number of bytes of data to be traced per SDLC frame. The maximum is D'40'.

Interface: This byte contains the interface address of the line to be traced.

Buffer Prefix: This field is used only if modifier bit 0 (NCP Type Buffer) is zero. It specifies the size of the prefix area in the NCP buffer, which contains the link pointer to the next buffer in the chain, the offset, and the data count.

Buffer Size: This field is used only if modifier bit 0 (NCP Type Buffer) is zero. It specifies the effective data area size within all the buffers of an NCP buffer chain except the first. The effective data area size of the first buffer of the chain is specified in the Byte Count field.

Trace PSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Pointer to Last Buffer Used		
Word 3	-	Res. Timer	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2C'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of command reject, trace active, and hardware errors.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Pointer to Last Buffer Used: This 3-byte field indicates the last buffer that was used to hold trace information.

Residual Timer: If the current interrupt is a request for buffer service due to a time-out, this field contains zero. If the current interrupt is not due to a time-out, this field contains the current value of the timer.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Both the transmit and receive interfaces of a line are traced into the same SIT buffer.
2. A trace record unit (TRU) may be split between two buffers of the same chain, or between two buffers of different chains. In the second case, a new Trace command is required for the second chain.

3. If an Internal Box error occurs during the transfer of the trace data from the scanner to the CCU buffer(s), the Trace command is terminated, but the trace **function** remains active. Data transfer is resumed as soon as the scanner receives a new Trace command.
4. If an Internal Box error is detected during the status transfer of the Trace command, the trace function is stopped, however, no level 2 interrupt occurs.
5. If an overrun occurs, data recording inside the scanner is stopped. However, the trace function remains active, and data recording is restarted as soon as the overrun condition disappears. The TRUs lost because of the overrun are replaced by a single overrun TRU, with the first byte indicating the type of TRU on which the overrun occurred, and with a byte count of one.

Stop Trace Command (X'2D')

The Stop Trace command is used to stop the scanner internal trace (SIT) on a specific interface.

The command is rejected with a level 1 type 3 error status of Command Reject if no SIT was active for the specified slot, or if an outstanding Trace command was active on that slot.

The command is also rejected with a level 2 status if no SIT was active on the line interface.

Parameter Zone

The parameter zone is not used by the Stop Trace command.

TPSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2D'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of command reject or hardware errors.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. If an internal hardware error is detected during the status transfer of the Stop Trace command, the trace function is stopped; however, no level 2 interrupt occurs.
2. The Stop Trace command must not be issued asynchronously. That is, NCP must only issue a Stop Trace command after the scanner has raised a CCU Level 2 interrupt with status for a Trace command.

Wrap Command (X'2E')

The Wrap command is used to turn on the wrap function. It is always accepted if issued to the even interface, providing that a Set Mode command has been previously issued to the same even interface. If the Wrap command is issued to the odd interface, or if a Set Mode command has not been previously issued, it is rejected.

Note: If a new PSA is used, the Wrap command must be issued as a Start Line Initial instruction.

Several different wrap tests may be performed, depending on the setting of the modifier bits:

- Internal Wrap: Either the data or the control leads are wrapped, depending on Modifier bit 4. Modifier bit 6 must be off; Modifier bit 2 is ignored. The clock speed is 1.8432 million bps.
- External Wrap: Either the data or the control leads are wrapped, depending on Modifier bit 4. Modifier bit 6 must be off; Modifier bit 2 is ignored. If the wrap is done at the modem level, the modem clock is used; if at the cable level, the direct attachment clock speed (specified by the Set Mode command) is used.
- Network Channel Termination Equipment (NCTE) Wrap: executes X.21 loop 2 and loop 3 tests. Bit 2 selects local or remote NCTE wrap; bits 4 and 5 are ignored.

Notes:

1. If a data wrap is specified, an attempt is made to enable the line, and the command is ended. This only sets up the data wrap; the transmission and reception of data must be done using the SDLC Transmit and SDLC Receive commands.
2. The diagnostic wrap mode remains in effect until the next Reset-N or Reset-D command for that line; the line then returns to normal operation.
3. If a Halt or Halt Immediate command is received during the execution of the wrap, the command is terminated. However, a Reset-N or Reset-D command is still required to return the line to the normal mode of operation.

Parameter Zone

Word 1	TCC	Modifiers	Offset (T)*	Offset (R)*
Word 2	Tx Count*	First Transmit Buffer (Modem-Out)*		
Word 3	-	-	Receive Interface ID**	
Word 4	Rx Count*	First Receive Buffer (Modem-In)*		

* Control lead wrap only

** Data wrap only

Modifier Byte: This byte contains command modifier bits that have the following meanings:

Bit 0 - NCP Type Buffer (Control Leads Wrap Only): This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is contained in the "First Transmit Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 1 - NCP Type Buffer (Control Leads Wrap Only): This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, but in a data area whose address is

contained in the "First Receive Buffer Pointer" (in this case, the buffer prefix and buffer offset are not used).

Bit 2 - NCTE Local/Remote: This bit, if off, indicates that the NCTE is local; if on, the NCTE is remote.

Bit 3 - Received Line Signal Detector (RLSD): This bit, when on, indicates that the communication interface is receiving a carrier from the remote location.

Bit 4 - Data/Control Leads Wrap: This bit, when off, indicates that a data wrap is required; if on, it indicates a control lead wrap.

Bit 5 - Internal/External: This bit, when off, indicates that the wrap occurs inside the scanner; if on, it indicates that the wrap must be set up externally via a special plug on the cable or tailgate, or at the modem via the modem switches.

Bit 6 - NCTE Wrap: This bit, when off, indicates that a normal wrap is to be done; when on, it indicates that an NCTE wrap is to be done.

Bit 7 - Not Used

Transmit Count: This field applies to a Control Lead wrap only. It contains the transmit byte count.

Offset (T): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Transmit Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

Offset (R): This is the number of bytes between the end of the buffer prefix and the start of the data. The address of the first data byte can be calculated from the First Receive Buffer Pointer contained in word 2, plus the offset, plus 8 bytes for the length of the NCP buffer prefix.

First Transmit Buffer (Modem-Out): This field applies to a Control Lead wrap only. It contains the address of the buffer area that contains the sequence of Modem-Out test patterns.

Receive Interface Identification: This field is an LVT address containing the PSA address of the receive interface.

Receive Count: This field applies to a Control Lead wrap only. It contains the receive byte count.

First Receive Buffer (Modem-In): This field applies to a Control Lead wrap only. It contains the address of the buffer area in which the sequence of Modem-In test patterns are to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Pointer to Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2E'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Pointer to Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the last Modem-In pattern received.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. For a data wrap, the Wrap command only sets the line into the wrap mode. The actual transmission and reception of data must be done using the normal Transmit and Receive commands.
2. For a control leads wrap, the Wrap command does the actual transmission and reception.

Halt Command (X'F0)

The Halt command requires no parameters, so that no cycle stealing occurs from the PSA area in CCU storage. It is used to terminate an outstanding command:

- If no command is active when the Halt command is issued, it becomes the outstanding command.
Note: This is different from previous communication controllers, and from the 3745 transmission subsystem, where the Halt command is simply ignored. This means that consecutive Halt commands without an intervening CCU Level 2 interrupt now cause a CCU Level 1 command reject interrupt.
- If a command is active when the Halt command is issued, it is terminated, and the Halt bit (bit 0), Service Request bit (bit 1), and the EOM bit (bit 5) are set in the SCF. The status area is transferred to CCU storage, and a CCU level 2 interrupt request is raised. The status area shows any conditions that occurred before the current command was terminated by the Halt command.
- Trace and Stop Trace commands must not be halted, because the result is unpredictable.
- A Halt command issued to a Set Mode, Disable, Change, Flush, Reset-D, or Reset-N is ignored.

If a Halt command is issued to a line before the first Set Mode command for that line, it is rejected at level 1.

Parameter Zone

The parameter zone has no meaning for the Halt command.

Status Zone

Word 1	SCF	Halted cmd.	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Note: The information contained in the status zone refers to the command that was halted, and not to the Halt command itself.

Status Control Field (SCF): This byte contains information which describes the progress of the command. See "Ending Status" below. Refer to the end of this chapter for full details of this field.

Halted Command Field: Contains the code for the command that was halted.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a Box Error occurs.

Ending Status

The ending status depends only on the command being halted.

Special Considerations

Two commands may be outstanding, one for the transmit interface, the other for the receive interface. The Halt command affects only one of the interfaces, as defined in the Halt command. If the commands on both interfaces must be terminated, **two** Halt commands are required.

Effects of the Halt Command

Set Mode Command: The Halt command is ignored and Set Mode command processing is completed. The Halt bit is not set in the SCF.

Change Command: The Halt command is ignored and Change command processing is completed. The Halt bit is not set in the SCF.

Enable Command: Enable command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

If the line was in the receive mode, all current data and all queued data is purged; all related statuses except Modem Check in the SCF, and Internal Box Error in the LCS are also purged.

Note: Issuing a Halt command while an Enable command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Disable command to stabilize the modem interface.

Disable Command: The Halt command is ignored and Disable command processing is completed. The Halt bit is not set in the SCF.

Flush Command: The Halt command is ignored and Flush command processing is completed. The Halt bit is not set in the SCF.

Reset-D Command: The Halt command is ignored and Reset-D command processing is completed. The Halt bit is not set in the SCF.

Reset-N Command: The Halt command is ignored and Reset-N command processing is completed. The Halt bit is not set in the SCF.

Wrap Command: Wrap command processing is stopped. All modem-out leads are dropped, the line is set to the No-Op state, and the command is ended with a halt status.

Note: Issuing a Halt command while a Wrap command is pending may leave the modem interface in an unstable condition. For this reason, the next command issued to the scanner should be a Reset-N or a Reset-D command to stabilize the modem interface.

All SDLC Transmit Type Commands: Transmission is immediately stopped, but RTS does not drop. The interface is set to the No-Op state, and the command ends with the current status ORed with the Halt bit (bit 0), the Service Request bit (bit 1), and the EOM bit (bit 5).

All SDLC Receive Type Commands: All current data and all queued data is purged; all related statuses except Modem Check in the SCF, and Internal Box Error in the LCS are also purged. The interface is set to the No-Op state, and the command ends with the current status ORed with the Halt bit (bit 0), the Service Request bit (bit 1), and the EOM bit (bit 5).

Halt Command: The second Halt command is rejected and a CCU Level 1 interrupt occurs.

Halt Immediate Command: Halt Immediate command processing is completed. The Halt bit is set in the SCF for the Halt command.

Halt Immediate Command (X'F1)

The Halt Immediate command is used to terminate an outstanding command, and does not raise a CCU Level 2 interrupt. It may be issued to the scanner at any time. All commands may be halted; however, Trace and Stop Trace should not be halted, because the result is unpredictable.

- The Halt Immediate command requires no parameters, so that no DMA or cycle stealing occurs from the PSA area in CCU storage. It does not create an outstanding command condition in the scanner, so that the control program may issue a Halt Immediate command and follow it immediately with another Halt Immediate command. This behavior is different from the simple Halt command.
- If no command is outstanding to both the CCU and the scanner when the Halt Immediate command is issued, it is ignored; no status is returned and no CCU level 2 interrupt occurs.
- If a command is outstanding to both the CCU and the scanner when the Halt Immediate command is issued, the following sequence of events occurs:
 1. The scanner ignores the contents of the parameter area which is considered to be available to the CCU control program to set up the parameters for the next command after the Halt Immediate.
 2. Any pending status is discarded. No DMA or cycle stealing to CCU storage occurs, and no level 2 interrupt is set. At this point there is no command outstanding.

Note: In some cases, an outstanding command may already have been terminated by the scanner, and a level 2 interrupt request posted to the CCU at the moment that the Halt Immediate command was issued, but not yet treated by the control program. The line ID is still waiting in the scanner.

In this case, the line identification already queued in the scanner is invalidated. A new Line ID formed by adding X'80' to the lower halfword of the special LVT address, replaces the old Line ID.

Parameter and Status Zones

The parameter and status zones have no meaning for the Halt Immediate command.

Ending Status

The ending status has no meaning for the Halt Immediate command.

Special Considerations

1. The Halt Immediate command stops the command in progress on one interface only. If the commands on both interfaces must be terminated, **two** Halt Immediate commands are required.
2. If the command that was halted by the Halt Immediate command was about to raise a Modem Check or an Internal Box Error, it is only raised on the **next** command.
3. A Halt Immediate command should not be used to stop Receive commands if the control program has provided buffers to be filled by the scanner. The integrity of the data in these buffers could be compromised if the control program were to release these buffers into the buffer pool before the scanner is stopped.

The Halt command should be used in this case. When the CCU Level 2 interrupt is received for the Halt status, the control program can be sure that the scanner is stopped, and that any buffers used by the Receive command may be released.

Effect of Halt Immediate Command

Set Mode Command: Set Mode command processing is completed, and the line remains in the No-Op state. The modem interface is not monitored, and any pending status is ignored.

Change Command: Change command processing is completed, and the line is set to the No-Op state. The modem interface is not monitored, and any pending status is ignored.

Enable Command: Enable command processing is stopped. The line is set to the No-Op state; any pending status is ignored. The modem interface is not monitored, and the modem-out leads are unchanged.

Disable Command: Disable command processing is stopped. The modem interface is not monitored, and any pending status is ignored. The modem-out leads are unchanged.

Flush Command: Flush command processing is stopped and the line is set to the No-Op state. The modem interface is not monitored, and any pending status is ignored.

Reset-D Command: Reset-D command processing is completed and the line is set to the No-Op state. The modem interface is not monitored, and any pending status is ignored.

Reset-N Command: Reset-N command processing is completed and the line is set to the No-Op state. The modem interface is not monitored, and any pending status is ignored.

Wrap Command: Wrap command processing is stopped and the line is set to the No-Op state. The modem interface is not monitored, and any pending status is ignored.

All SDLC Transmit-Type Commands: Transmission is immediately stopped. The interface is set to the No-Op state, and any pending status is ignored.

All SDLC Receive-Type Commands: Reception is immediately stopped. The interface is set to the No-Op state, and any pending status is ignored.

Halt Command: Halt command processing is stopped. The interface is set to the No-Op state, and any pending status is ignored.

Halt Immediate Command: The Halt Immediate command is ignored.

HPTSS Special Topics

Modem Control Fields

Modem-In Field

This byte contains the status of the incoming leads from the modem.

CCITT V.35

Bit	Meaning
0	Data set ready (DSR)
1	Clear to send (CTS)
2	(Not used)
3	Receive line signal detector (RLSD)
4	(Not used)
5	Received data (RD)
6	(Not used)
7	(Not used)

X.21

Bit	Meaning
0	(Not used)
1	Indication (I)
2	(Not used)
3	(Not used)
4	(Not used)
5	Receive data (R)
6	(Not used)
7	(Not used)

Modem-Out Field

This field contains the status of the leads going to the modem.

CCITT V.35

Bit	Meaning
0	Data terminal ready (DTR)
1	Request to send (RTS)
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)

X.21

Bit	Meaning
0	(Not used)
1	Control (C)
2	T.EN (= T.Enable) enable transmission of data bits
3	T.EN (= T.Enable) enable transmission of data bits
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)

Miscellaneous Status Fields

Four status fields, the Status Control Field (SCF), the Secondary Status Field (SES), the Line Communication Status Field (LCS), and the Extended Line Communication Status field (ELCS) have many different meanings, depending on the type of line control used, so they are grouped here for easy reference.

Status Control Field: This byte contains information describing the progress of the operation being performed. The bits of the status control field have the following meanings:

Bit	Meaning
0	Halt/abort
1	Service request
2	Scanner underrun/overflow
3	Modem check
4	Data stored
5	End of message (EOM)
6	Data transmission occurred
7	(Not used)

Bit 0 - Halt/Abort: This bit indicates that the command was ended prematurely for one of the following reasons:

1. An abort sequence has been detected during a receive operation. The frame is flushed up to an ending condition (idle), and the Service Request bit (bit 1) is set off.
2. A Halt command has been received from the CCU. The Service Request bit (bit 1) is also set on.

Bit 1 - Service Request: This bit indicates that the command ended normally. Buffer service may or may not be required, depending on the state of the "end of message" (EOM) bit (SCF bit 5): if the EOM bit is off, buffer service is required; if the EOM bit is on, the operation is complete and buffer service is not required.

This bit is also set if a Halt command has been executed. In this case, the Halt bit (bit 0) is also set.

Note: After an abort sequence, this bit is always off.

Bit 2 - Scanner Underrun/Overflow:

1. An underrun can occur only on SDLC lines during a transmit operation. This situation occurs when no byte is available to transmit because the DMA request for new data has not yet been satisfied. An abort sequence is transmitted.
2. An overrun can occur only during a receive operation. This situation occurs when the data coming from the interface has nowhere to go because the byte buffer associated with that interface is already full. The frame is flushed up to an ending condition (flag or idle).

Bit 3 - Modem Check: This bit indicates that a modem check has been detected.

Bit 4 - Data Stored: This bit is valid only for a receive sequence. It indicates that information has been placed in the buffer or data area specified for this command.

Bit 5 - End of Message (EOM): This bit indicates that the operation initiated by the control program is complete.

Bit 6 - Data Transmitted: This bit is turned on whenever any data has been transmitted, even if the complete transmission of all data was not successful.

Bit 7 - Not Used.

Note: If SCF bits 0 through 3 are all zero, the required status information is contained in the Secondary Status Field (SES). If the SES is also zero, then the required status information is in the Line Communication Status (LCS) field.

Secondary Status Field: This byte identifies errors encountered during the execution of the command. When any bit in this byte is on, the "service request" bit (SCF bit 1) must be off, except for "modem retrain" in NCP BSC. The bits of the secondary status field have the following meanings:

Bit	Meaning
0	Modem retrain
1	Idle detection
2	(Not used)
3	Data check
4	Flag off boundary
5	(Not used)
6	(Not used)
7	Early flag

Bit 0 - Modem Retrain: For V.35 lines, this bit indicates that a loss of CTS occurred during a transmit operation, but that CTS was recovered before the Enable time-out expired, indicating that the loss was only temporary. If CTS is not recovered before the time-out expires, Modem Retrain is not set; Modem Check is set instead. For X.21 lines, this bit indicates that a DCE Not Ready or a DCE Controlled Not Ready condition occurred during a transmit operation, but that the condition was cleared before a 20-second timer expired, indicating that the loss was only temporary. If the condition is not cleared before the time-out expires, Modem Retrain is not set; Modem Check is set instead.

Bit 1 - Idle Detect: This bit indicates that at least 15 consecutive 1 bits have been received. When this bit is on, the "abort" bit (SCF bit 0) is usually on too.

Note: The idle detect bit without an abort bit may occur in the case of an overrun condition (SCF bit 2) and the line is found to be at the "mark" level.

Bit 2 - Not Used

Bit 3 - Data Check: This bit applies to lines on receive only. It indicates that a CRC check has been detected.

Bit 4 - Flag Off Boundary: This bit indicates that an SDLC flag character has been received, but not on a correct character boundary.


Bit 5 - Not Used

Bit 6 - Not Used

Bit 7 - Early Flag:

This bit indicates that the received frame was too short, that is, less than 4 bytes long.

Line Communication Status Byte (LCS): The line communication status byte contains status information relative to the line being serviced. It contains fields indicating an initial and a final status. The line communication status byte has the following format:



ISF = Initial status field
 FSF = Final status field

Initial Status Field (ISF)

The initial status field is decoded as follows:

Special

Bits	Meaning
0 1 2	Special status

Errors

Bits	Meaning
1 1 0	Internal box error
1 1 1	Hardware error

Final Status Field (FSF)

The final status field gives further status information. Its interpretation depends on the ISF, as follows:

1. Initial Status = 100 (Special)

FSF	Meaning
0000	Time-out (nothing received)
1110	Disconnected
1111	Connected

0000 - Time-out: This condition occurs when a reply to a transmission is expected, and nothing is received within the time-out period.

1110 - Disconnected: This is the normal ending status for a "Disable" command.

1111 - Connected: This is the normal ending status for the 'Enable' command.

2. Initial Status = 110 (Internal Box Error)

FSF	Meaning
0000	AIO error
0001	Adapter check
0010	Scanner interconnection error
0011	Scanner failed to answer
0100	Scanner internal error
1001	Command rejected
1010	Trace already active
1100	Invalid level 2 interrupt
1110	ELCS field is valid
1111	Line not accessible

Notes:

1. The line is set to the disable state.
2. The command on the failed interface is ended; the LCS indicates the cause of the error, and a level 2 interrupt is raised to the CCU. The command on the other interface is cleared; no ending status is set, and no interrupt is raised to the CCU.
3. After a hardware error, the only command accepted for that line is 'Enable'.

0000 - AIO Error: This condition occurs if a hardware error is detected during an adapter initiated operation (cycle steal).

0001 - Adapter Check: This condition occurs if a hardware error is detected in the scanner hardware.

0010 - Scanner Interconnection Error: This condition occurs if a hardware error is detected at the scanner interconnection.

0011 - Scanner Failed to Answer: This condition occurs if there was no reply to an operation initiated by the scanner microcode.

0100 - Scanner Internal Error: This condition occurs if a hardware error is detected in the scanner hardware.

1001 - Command Rejected: This condition may occur for three different reasons:

1. The command was issued on the wrong interface of the line (transmit instead of receive, or vice-versa).
2. The command is of the 'Transmit' or 'Receive' type, and the line had not been previously enabled.
3. The command could not be accepted in the current state of the line.

1010 - Trace Already Active: This condition occurs if a scanner internal trace (SIT) is already running for this line.

1100 - Invalid Level 2 Interrupt: This condition occurs if the scanner requested an unexpected level 2 interrupt for this interface.

1110 - ELCS Field is Valid: Additional status information may be found in the ELCS field.

1111 - Line Not Accessible This line cannot be used because the other HPTSS line is enabled.

3. Initial Status = 111 (Hardware Error)

FSF	Meaning
0001	CTS dropped during command
0111	DSR dropped during command (V.35)/Permanent DCE Not Ready (X.21)
1001	CTS failed to come up
1010	DSR failed to come up
1011	No cable installed
1101	X.21 disconnected DCE clear receive, with or without time-out

Notes:

1. The line is set to the disable state.
2. The command on the failed interface is ended; the LCS indicates the cause of the error, and a level 2 interrupt is raised to the CCU. The command on the other interface is cleared; no ending status is set, and no interrupt is raised to the CCU.
3. After a hardware error, the only command accepted for that line is 'Enable'.

0001 - CTS Dropped during Command: This condition occurs if Clear To Send failed during the transmission.

0111 - DSR Dropped during Command (V.35)/Permanent DCE Not Ready (X.21): On V.35 lines, this condition occurs if Data Set Ready failed during the command. On X.21 lines, this condition occurs if a permanent DCE Not Ready condition occurs during the command.

1001 - CTS Failed to Come Up: This condition occurs if Clear To Send failed to rise after Request To Send was set.

1010 - DSR Failed to Come Up: This condition occurs if Data Set Ready failed to rise after Data Terminal Ready was set.

1011 - No Cable Installed: This condition occurs if there is no cable connected to the tailgate.

1101 - X.21 DCE Not Ready: During enabling of a leased X.21 line, the DCE was found to be not ready.

Extended Line Communication Status Byte (ELCS)

The ELCS contains status information relating to DMA errors. The ELCS byte is valid if the Final Status Field for an internal box error is 1110. The possible contents of the ELCS byte are:

All models except 130, 150, and 170

ELCS	Type	Meaning
02	A	SCTL/DMA internal error
04	E	SCTL/DMA interconnection error
06		Combination of types F and G
08		DMA time-out on write
0A	1	DMA interconnection error on write
10	C	SCTL/DMA storage protect address exception
12	B	SCTL/DMA logical error
14	F	SWDMA main bus parity check
16		Combination of types F and H
18	4	DMA time-out on read
1A	2	DMA interconnection error on read
22	D	Storage unrecoverable error/SCTL internal error
24		Combination of types E and F
28	G	SWDMA parity check on primary/secondary bus
2A	5	DMA driver fault
34		Combination of types E, F, and G
3A	6	DMA burst count error
44		Combination of types 2, E, F, and G
4A	H	SWDMA driver fault
5A		Combination of types 1, E, F, and G
6A		Combination of types 2 and G
7A		Combination of types 2 and H
9A		Combination of types 5, E, F, and G
AA		Combination of type 6 with any of types A, B, C, D, E, F, G, and H
BA		Combination of any of types 1, 2, 3, 4, 5, 6 with any of types A, B, C, D, E, F, G, and H which are not listed above

Models 130, 150, and 170

ELCS	Type	Meaning
02	A	SCTL/DMA internal error
04	E	SCTL/DMA interconnection error
06		Combination of types F and G
08	3	DMA time-out on write
0A	1	DMA interconnection error on write
10	C	SCTL/DMA storage protect address exception
12	B	SCTL/DMA logical error
14	F	DMA main bus parity check
16		Combination of types F and H
18	4	DMA time-out on read
1A	2	DMA interconnection error on read
22	D	Storage unrecoverable error/SCTL internal error
24		Combination of types E and F
3A	6	DMA burst count error
AA		Combination of type 6 with any of types A, B, C, D, E, and F
BA		Combination of any of types 1, 2, 3, 4, 5, 6 with any of types A, B, C, D, E, and F which are not listed above

Wrap Testing

Wrap testing loops the data (or modem control leads) from the transmit interface back into the receive interface. The transmitted and received signals are then compared. This allows the detection of errors in the transmission path to the modem.

Wrap testing is for a specified line and is initiated from the MOSS. Before issuing the wrap, the line must be deactivated from the host.

When the MOSS receives a wrap request from the MOSS operator, it raises a Mailbox In Wrap Test Initialize Request to obtain the line characteristics from the control program. The MOSS then uses the data provided by the MOSS operator to create a Mailbox In Start Wrap Request to the control program. If the MOSS operator has not provided any data, the MOSS constructs the request from information in its own storage.

Wrapping is started by the Wrap command, and stopped by a Reset-N or Reset-D command. The line must first have been initialized correctly by means of a Set Mode command.

The wrap may be set up internal to the scanner, at the tailgate, or through the modems. Two types of wrap are possible:

1. Data wrap: The data is wrapped back from the transmit to the receive interface.
2. Control lead wrap: The modem control leads are wrapped back from the transmit to the receive interface. This applies only to internal and tailgate wraps.

SDLC Data Wrap: The following sequence of commands should be used:

1. Wrap on the transmit interface, specifying "data" and "internal", "tailgate", or "modem".
2. SDLC Receive on the receive interface.
3. SDLC Transmit on the transmit interface.
4. Repeat steps 2 and 3 as often as required.
5. End the wrap with a Reset-D or a Reset-N command.

Control Lead Wrap: The 1-byte test patterns are stored as a sequence of bytes in NCP buffers or data areas. The scanner alternatively presents one modem-out pattern and then reads it in as a modem-in pattern until the entire buffer chain or data area has been exhausted. The operation is automatic; no Write or Read commands are required.

The following sequence of commands should be used:

1. Wrap test on the transmit interface, specifying "control lead" and "internal" or "tailgate".
2. Repeat as often as required with a new buffer chain.
3. End the wrap test with a Reset-D or a Reset-N command.

Time-out Values

Type of Time-out	Value
Enable time-out	Set Mode value
Disable time-out	Set Mode value
Reply time-out	Set Mode value
Monitor rise of CTS	Same as enable
X.21 modem retrain	20 seconds
V.35 modem retrain	Same as enable (but see note)

Note: V.35 modem retrain: the Enable time-out value is used if it is less than or equal to 25.2 seconds. A retrain timer of 25.2 seconds is forced if the enable time-out exceeds this value. If the enable time-out is not a multiple of 400ms, the Modem Retrain timer is rounded to the next higher 400ms increment.

Scanner Program/Hardware Checks Causing a Level 1 Interrupt

In addition to the program and hardware errors reported in the command status via level 2 interrupts (as described under "Ending Status" for each command), the CCU may be notified that a program check or a hardware check has occurred via a CCU level 1 interrupt request. To obtain information about the check, the control program must issue a Get Error Status instruction, which transfers a 2-byte error status to the CCU. The control program must also reset the check and the interrupt, and perform any necessary recovery actions. The following conditions may cause a level 1 program or hardware check:

1. CCU/scanner problems:

- IOH/IOHI op-code not supported.
- IOH/IOHI rejected because there is an outstanding command for that interface. For example, a second Transmit command has been sent while a Transmit command is already outstanding.

Note: Certain conditions do not cause a program check; the command is simply rejected by setting "command rejected" in the status area. For example, a Transmit Continue command has been issued without a previous Transmit command.

- IOH/IOHI rejected because a Set Mode command has not yet been received for that interface.

2. Scanner Problems:

- Scanner internal errors are usually detected as parity checks, but in some cases, the scanner detects program errors during its own processing.
- Some hardware errors may occur only when handling a given line interface. For example, a parity check may occur when accessing a hardware register associated with a particular line interface. In this case, the error status contains the 5-bit line interface address in addition to information identifying the type of error.

3. Abnormal conditions detected during I/O operations on the CCU to scanner bus. These errors may be detected by the CCU or by the scanner. Errors are related to CCU storage and address checks, invalid sequences, and invalid or timed out IOH/IOHI instructions.

If the check is related to a particular line interface, the scanner freezes operations on the line interface in error, creates the error status, raises a level 1 interrupt, and waits for the control program to get the error status with a Get Error Status instruction. The scanner continues to operate all other line interfaces normally.

If the check is not related to a specific line, a scanner hardstop occurs. The scanner freezes all line interface operations, creates the error status, raises a level 1 interrupt, and waits for the control program to get the error status; IOH/IOHI instructions other than Get Error Status are ignored. All communications on the lines attached to this scanner are blocked. When the CCU has obtained the error status, the scanner informs the MOSS that an error has occurred and ignores all further IOH/IOHI instructions, except those coming from the MOSS (bit 12 of the second halfword of the instruction is a 1 to indicate that the instruction comes from the MOSS). The MOSS may then use Display and Dump commands to collect further information about the error.

Note: To return to the operational state, it is necessary to re-IPL the scanner.

Error Status Bytes: The error status is 2 bytes long, and contains the following information:

- Type of IOH/IOHI check
- Type of scanner check
- Type of CCU/scanner bus check
- The 5-bit line interface address, if the error is associated with a specific line address.

Note: These 16 bits indicate hardware errors and are used by maintenance personnel for fault isolation. Refer to maintenance documentation for full details.



Chapter 8. Ethernet Subsystem

This chapter gives the reader a basic understanding of how the Ethernet subsystem (ESS) operates, and how to program it.

The ESS consists of from one to eight Ethernet LAN Adapters (ELA) each capable of controlling one or two Ethernet local-area networks. An ELA is controlled by means of the IOH and IOHI instructions, which are used only to initiate operations. After the instruction has been issued to the scanner, a Direct Memory Access (DMA) is used to transfer control information and data between the CCU and the ELA at high speed. The operation continues without further intervention by the program until all the control information and data have been transferred. An interrupt then informs the CCU that the operation has completed. ELA interrupts are at two different levels:

- At level 2 if the operation was completed
- At level 1 if the ELA detects an internal hardware error during operation.

The ESS supports both Ethernet V.2 and ISO 802.3 frames.

For general information about Ethernet frames, consult *TCP/IP Tutorial and Technical Overview*, GG24-3376.

ELA Functions

An ELA provides physical interface drivers and receivers for two Ethernet local-area networks. Two separate connectors provide a connection to the 3745 tailgate. The interface corresponds to the ISO 802-3 specification.

Buffer chaining is provided under the control of the hardware. Because of the high transmission speed, the hardware is required to perform data buffer chaining by a direct memory access (DMA) transfer directly into the 3745 CCU storage. During a data transfer the control program is not involved unless more data buffers are required or an error occurs. The 3745 control program initiates the operation giving the hardware a starting buffer address and the hardware informs the control program when the transfer is complete.

The DMA interface is the mechanism that the ELA uses to transfer data between the 3745 memory and the ELA internal storage. Since the control program manages the transmit and receive operation to the communication line, the ELA always requests use of the DMA interface. The storage control hardware issues grants to the ELA, but the ELA controls the CCU memory address and the direction of the transfer. The ESS also provides a burst count mechanism to ensure equal utilization and maximum throughput of the DMA interface if all adapters request service at the same time. Since each adapter cannot place a DMA request to the storage control after its burst transfer of data is complete because other adapter requests are active, each adapter is serially serviced until all outstanding requests have been serviced.

Line Addressing

The line addressing scheme used in the ESS consists of four elements:

1. IOC bus address
2. ESS address
3. Group address
4. Line interface address.

The first three are in the first byte of the second halfword of the instruction:

0/1	0	0/1	0/1	0	0	0	0/1	I	I	I	I	0/1	0	0	0/1	
IOC	ELA Address			Group Addr.			Instruction				C/M			0/I		
0	1			4	5		7	8				11	12	13	14	15

IOC Bus Address

The IOC bus address is defined by bit 0 of byte 1 of the second halfword of the instruction (Register or Immediate):

If bit 0 = 0, IOC bus 1 is indicated.

If bit 0 = 1, IOC bus 2 is indicated.

ESS Address

The ESS address consists of bits 1 through 4 of byte 1 of the second halfword of the instruction. (Register or Immediate). It can take the values 0100, 0010, and 0110. The value 0110 indicates a broadcast transmission to all scanners.

Group Address

The group address consists of bits 5 through 7 of byte 1 of the second halfword of the instruction (Register or Immediate). Bits 5 and 6 are always 0.

Address Decoding

Bits 0 through 7 of byte 1 of the second halfword are decoded together to select an ELA as follows:

ELA	Byte 1 Bit							Line Number	IOC Bus	
	0	1	2	3	4	5	6			7
1	0	0	0	1	0	0	0	0	1056/1057	1
2	0	0	1	0	0	0	0	0	1058/1059	1
3	0	0	0	1	0	0	0	1	1060/1061	1
4	0	0	1	0	0	0	0	1	1062/1063	1
5	1	0	0	1	0	0	0	0	1064/1065	2
6	1	0	1	0	0	0	0	0	1066/1067	2
7	1	0	0	1	0	0	0	1	1068/1069	2
8	1	0	1	0	0	0	0	1	1070/1071	2

Line Interface (LI) Address

The line interface address is a 2-bit field which is decoded to address one of the two lines of an ELA. It is contained in bits 14 and 15 of the register addressed by the R1-field of an IOH instruction, or by the R-field of an IOHI instruction, as follows:

Command	0	0	0	0	0	0	0	Address
0								13 14 15
	7	8						

The high-order bit, 14, selects one of the two lines, while bit 15 selects the transmit or the receive interface.

Reserved Storage Areas

The section "Reserved Storage Areas" in Chapter 5, pages 5-5 through 5-8 also applies to the ESS.

Instructions

The IOH and IOHI instructions are used to move control information between the CCU and the ESS. Only five basic instructions are used to control the ESS:

- Start line
- Start line initial
- Get line identification
- Set line vector table high/low
- Set special line vector table high/low.

Of these instructions, Set Line Vector Table High/Low, Set Special Line Vector Table High/Low, and Get Line Identification, are identical to those described in Chapter 5.

Note: In the instruction descriptions which follow, the instruction may be indifferently IOH or IOHI. The IOHI instruction is shown for convenience.

Start Line Instruction

First halfword

0	0	0	0	0	R	0	1	1	1	0	0	0	0
0				4	5	7	8						15

Second halfword

0/1 IOC	0	0/1	0/1	0	0	0	0/1	0	0	0	0	0/1 C/M	0	0	0	Out
0	1			4	5	7	8			11	12	13	14	15		

C/M = CCU/MOSS bit: 0 = initiated by CCU, 1 = initiated by MOSS

Out = 0: start line is an output operation

Contents of register R (field of first halfword)

Command							0	0	0	0	0	0	Address		
0						7	8						13	14	15

The high-order bit, 14, selects one of the two lines, while bit 15 selects the transmit or the receive interface.

The instruction transfers the contents of register R into the command/address register of the scanner addressed by the second halfword of the instruction, and executes the command on the addressed line. The operation proceeds as shown in Figure 5-2 on page 5-10.

Notes:

1. The Start Line instruction requires one less cycle steal operation than Start Line Initial. Thus, to improve performance, Start Line instructions should always be used whenever possible.
2. Start Line Initial must be used after any scanner IML. Normally, the Start Line Initial Instruction is used to issue Set Mode commands and the Start Line instruction for all other commands.

Start Line Initial Instruction

The Start Line Initial instruction is functionally very similar to the Start Line instruction. The only difference in structure occurs in the second halfword of the instruction:

0/1	0	0/1	0/1	0	0	0	0/1	0	0	0	1	0/1	0	0	0
IOC	ELA Address				Group Addr.			Start Line Init				C/M	Out		
0	1			4	5		7	8			11	12	13	14	15

The Start Line Initial instruction is required on two occasions only:

1. After scanner IML. At this time, the scanner has no means of knowing the address of a particular program status area (PSA). The Start Line Initial instruction must be used when a line is addressed for the first time, in order to provide the scanner with this information. Once the line has been initialized, the scanner keeps the PSA address(es) in its own storage.
Note: If a Start Line Initial instruction is used after this time, no program damage can result, but the operation is slowed down by the extra calculation and DMA operations required.
2. After a dynamic switchover to a new PSA. To do this, the CCU first stops all operations on the line in question, loads the corresponding LVT entry with the new PSA address(es), and issues a Start Line Initial instruction to the line.

Command Description

The commands used by the ESS are the same as for the TSS, but not all are used, and there are many differences in operation. For convenience, these commands are repeated below, but only as they apply to the ESS. Bits not used by the ESS are ignored.

The following commands are used by the ESS:

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Transmit Data	X'51'
Receive	X'53'
Suspend Receive	X'F8'
Get Counters	X'50'
Trace	X'2C'
Stop Trace	X'2D'
Halt	X'F0'
Halt Immediate	X'F1'

For consistency in the descriptions that follow, each command is broken down into:

1. A brief description of the purpose of the command
2. The parameter/status area (PSA) in graphic form, followed by a detailed description of the individual bytes
3. The data area (if any) in graphic form, followed by a detailed description of the individual bytes
4. Any special notes, conditions, and limitations.

Note: In the tables that follow, byte 0 of the parameter zone is the trace correlation counter (TCC). This byte is not used by the ESS, but only by the control program when tracing the interface.

Set Mode Command (X'01')

The Set Mode command is used to personalize the line interface. It must be the first command issued to each line after IPL. If any other command is issued first, it is rejected and a level 1 interrupt is raised.

Note: There is one exception to this rule: a Halt Immediate command is not rejected if it is received before a Set Mode command. It is simply ignored.

The Set Mode command uses a data area to transfer information supplementary to that contained in the PSA. It is used to either get a locally administered address from the control program and provide it to the ESS, or to transfer the adapter Ethernet address (Universally Administered Address) from the ESS. In addition, the NCP Internet Protocol address for the line is provided by the control program.

The Set Mode command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, or to a line that has not been previously initialized by a Start Line Initial, the command is rejected. It may be issued at any time as long as no other command is outstanding. Set Mode must be issued to all lines regardless of protocol and mode.

An internal box error puts the line into the disabled state.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	Byte Count	Set Mode Data Address (Bytes X, 0, 1)		
Word 3	Transmit ID		Receive ID	
Word 4	-	-	-	-

Byte Count: This is the number of bytes of Set Mode data to be transferred (16 bytes).

Set Mode Data Address (Bytes X, 0, 1): These three bytes contain the starting address of the supplementary control information for the Set Mode command.

Transmit ID/Receive ID: These are two halfwords, each containing an identifier that is used by the control program to locate the PSA for that line.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	Ethernet Address 1st HW	
Word 3	Ethernet Address 2nd HW		Ethernet Address 3rd HW	

Status Control Field (SCF): Contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'01'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to Chapter 5 for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Ethernet Address: Three halfwords holding the 48-bit Ethernet address. This address is obtained from the unique Ethernet address built into the Ethernet adapter card (EAC) if Set Mode data, byte 2, bit 1, is on. If this bit is off, a locally administered address is obtained from bytes 16 through 12 of the Set Mode data area.

Ending Status

The ending status is contained in the SCF, the SES, the LCS, and the ELCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Set Mode Data Area

The Set Mode data area is a zone of 82 contiguous bytes containing supplementary information. It has the following configuration:

Byte	Meaning			
0/3	-	-	Control	-
4/7	Buffer offset	-	Buffer size	-
8/11	Counter overflow limit for transmit/receive ops.			
12/15	Counter overflow limit for unsuccessful operations			
16/19	Locally administered address 0/1			
20/23	Locally administered add. 2		NCP IP address 0	
24/27	NCP IP address 0		-	

The meaning of the individual fields is:

Bytes 0 and 1: Not used.

Byte 2: Control Byte:

Bit	Meaning
0	Split first buffer
1	Use Universally Administered Address
2	(Not used)
3	(Not used)
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)

The bits of the control byte have the following meanings:

Bit 0 - Split first buffer: This bit, when on, indicates that the control program expects the received Ethernet header information to be placed into the first NCP buffer and the data portion to be placed in the second NCP buffer. When the bit is off, there is no split in the first buffer; the data portion follows immediately the header portion in the first buffer. Refer to the Receive Command description for the formatting details.

Bit 1 - Use Universally Administered Address: This bit, when on, indicates that the ESS microcode should obtain the EAC Ethernet address and provide it to the control program in the status area of the PSA. When the bit is off, it tells the ESS to obtain the locally administered address from bytes 16 through 21 of the Set Mode data area and provide it to the EAC for its use.

Byte 3: Not used.

Byte 4 - First Receive Buffer Offset: This byte provides to the ESS the offset that will be used for the first receive buffer. The EAC needs this value at Set Mode time to properly set up its receive tables. This data is valid only if NOT in Split First Buffer mode (Set Mode data byte 2, bit 0 off).

Byte 5: Not used.

Byte 6 - NCP Buffer Size: The maximum size of the data area available in a buffer for receive operations. The CSP uses this value for all receive buffers that are not the first or second in a chain of buffers. The EAC requires that this value be the same for both ESS lines.

Bytes 8-11 - Counter Overflow Limit for All Transmit/Receive Operations: This full-word value is used by the ESS as a threshold point for the counters relating to all transmit and receive operations. There is a transmit counter and a receive counter. The appropriate counter (transmit or receive) is incremented for each transmit or receive operation. The counter is compared against this limit. If the counter is equal to the limit, a counter overflow is reported.

Bytes 12-15 - Counter Overflow Limit for All Unsuccessful Operations: This full-word value is used by the ESS as a threshold point for the counters relating to unsuccessful operations. There is a unsuccessful transmit counter and a unsuccessful receive counter. The appropriate counter (transmit or receive) is incremented for each unsuccessful transmit or receive operation or error detected. The counter is compared against this limit. If the counter is equal to the limit, a counter overflow is reported.

Bytes 16-21 - Locally Administered Address: This is a 6-byte field containing a locally administered address for use by the ESS. It is valid only if bit 1, byte 2 (Use Universally Administered Address) of the Set Mode data is off. The left-most bit of the left-most byte of this address in the Set Mode buffer corresponds to the first bit of the incoming address on the Ethernet.

Bytes 22-25 - NCP IP Address: This is a 4-byte field containing the NCP Internet Protocol (IP) address for the line. It is valid only if set mode byte 2, bit 0 is on (Split First Buffer). This address is used by the ESS to filter out ARP broadcast frames that do not have their ARP target address equal to this NCP IP address.

Enable Command (X'02')

The Enable command is used to prepare the EAC for data transfer. It must be issued before any data transfer commands can be executed on the Ethernet. It first does an external loopback to determine if a connection to the network is established. If so, it then initializes the EAC so that it can accept a transmit or receive command.

The Enable command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected. It is also rejected if no Set Mode command has been previously received.

An Enable command must be executed before any data transfer commands are issued.

Internal errors occurring after completion of the Enable command are stacked in the adapter and are passed on to the control program in the ending status of the next command.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'02'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: A good enable is indicated by X'9E'. X'D2' means that the command was rejected. If it contains any other combination of bits, a hardware error has occurred. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

Refer to the Halt/HaltI command descriptions for the effect of these commands while an Enable command is active.

Disable Command (X'03')

The Disable command is used to stop the EAC and prevent it from receiving or transmitting packets. The line is placed in the disabled state, and an Enable command must be issued before it may be used to transfer data again.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, it is rejected.

Parameter Zone

Word 1	TCC	-	-	-
Word 2	-	-	-	-
Word 3	-	-	-	-
Word 4	-	-	-	-

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information which describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'03'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: A good disable is indicated by X'9C'. X'D2' means that the command was rejected. If it contains any other combination of bits, a hardware error has occurred.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

Refer to the Halt/HaltI command descriptions for the effect of these commands while a Disable command is active.

Transmit Data Command (X'51')

The Transmit Data command is used to transmit:

- Ethernet V2 frames
- Ethernet 802.3 frames.

Buffer Processing

- The entire frame **MUST** be contained in the first NCP buffer chain. When a buffer pointer of zero is detected in the Buffer Prefix area, the end of data for the frame has been reached.
- If the first transmit buffer address (in the First Buffer Pointer) is not zero and the Byte Count is not zero, then all data in the chain of NCP buffers is transmitted, until an NCP Buffer Link Pointer of zero is detected.
- If the first transmit buffer address is not zero and the Byte Count is zero, then the first buffer is skipped. Data in all buffers chained to the first is transmitted, until an NCP Buffer Link Pointer of zero is detected.
- For buffers after the first, the Offset and Count are taken from the Buffer Prefix and the ESS forces the Prefix Length to 8.

The command may be issued only to an even (transmit) interface. If it is issued to an odd (receive) interface, the command is rejected.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Transmit Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data to be transferred from the control program is in an NCP-type buffer whose address is contained in the "First Transmit Buffer Pointer". If this bit is on, the data is not in an NCP-type buffer, and the command is rejected, since the ESS only supports NCP-type buffers for SDLC data transfer.

Bits 1 through 7: Not used.

Offset: This is the number of bytes between the end of the transmit buffer prefix (of the transmit buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes of transmit data to be transferred.

First Transmit Buffer Pointer: This 3-byte field contains the address of the buffer where the data to be transmitted is stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'51'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

- In order to reduce the inter-packet gap (IPG) on transmit, the ESS provides a transmit started status to NCP as soon as the EAC has finished the DMA of data and has started the transmission. This allows the next transmit to be issued before the previous one is completed. The EAC can then prepare the second packet while it is transmitting the first.

If problems occur during the transmission that require NCP action, NCP is informed via a status to the first transmit command following the error (if one is issued), or on a receive command if a transmit command is not available.

- The ESS runs a 50 second timer waiting for the EAC to finish the transmit process. The timer value is an internal value in the ELA. If the timer expires, an LCS of D0 is returned.
- The EAC checks to make sure that the transmit frame from the control program is not longer than 1514 bytes. The command is rejected with an LCS of X'D2' if it is longer than 1514 bytes.
- Refer to the Halt/HaltI command description for processing in case a Halt or HaltI is received while a Transmit command is active.

Receive Command (X'53')

The Receive command is used to pass the address of the first buffer in a receive data buffer chain to the scanner, and to place the scanner in the receive mode.

Buffer Processing

1. Split First Buffer is Specified in the Set Mode Data

- The Ethernet headers are placed in the first buffer starting at the location following the prefix plus the offset specified in the receive command parameters. The data portion of the packet starts in the second buffer at the location following the prefix plus an offset of X'26'. The remaining buffers are filled using an offset of zero. If the header received has an odd number of bytes, the EAC may overlay the byte immediately preceding the first valid byte of data in each buffer during its data transfer process. That means that the last byte of the receive buffer prefixes and the byte at offset X'25' of the second buffer must be reserved for ESS use. The first buffer count from the PSA must be large enough to accommodate the headers to be placed in the first buffer. For subsequent buffers, the Receive buffer length provided in the Set Mode data is used. For the second buffer, the available area is X'26' bytes less than the remaining buffers.
- If the First Receive Buffer Address is zero and the NCP Buffer Count is zero, then no buffer was provided to the ESS by the control program. Since buffer request is not supported, the command is rejected if this condition occurs.
- If the First Receive Buffer Address is zero and the NCP Buffer Count is not zero, then data is placed in the chain of NCP buffers beginning at address zero and continuing until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the First Receive Buffer Address is not zero, then the Buffer Count in the PSA must NOT be zero.

2. Split First Buffer is not Specified in the Set Mode Data

- No split of headers and data between the first and second buffer is made. The start of the packet data is placed in the first buffer starting at the location following the prefix plus the offset specified in the receive command parameters. The first buffer offset in the parameters must match the first receive buffer offset specified in byte 4 of the Set Mode data. This buffer is filled with the sequential packet data. The packet data continues in the second and remaining buffers using an offset of zero. For the first buffer, the count from the PSA is used. For subsequent buffers, the Receive buffer length provided in the Set Mode data is used.
- If the First Receive Buffer Address is zero and the NCP Buffer Count is zero, then no buffer was provided to the ESS by the control program. Since buffer request is not supported, the command is rejected if this condition occurs.
- If the First Receive Buffer Address is zero and the NCP Buffer Count is not zero, then data is placed in the chain of NCP buffers beginning at address zero and continuing until the NCP Buffer Link Pointer is zero or a receive ending condition is detected.
- If the First Receive Buffer Address is not zero, then the Buffer Count in the PSA must NOT be zero.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	First Receive Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains command modifier bits which have the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the buffer is not an NCP-type buffer, and the command is rejected, since the ESS only supports NCP-type buffers for SDLC data transfer.

Bits 1 through 7: Not used.

Offset: This is the number of bytes between the end of the receive buffer prefix (of the receive buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing data.

First Receive Buffer Pointer: This 3-byte field contains the address of the buffer where the response is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'53'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This three-byte field indicates the last buffer that was used to hold the data.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. The control program must provide a chain of receive buffers long enough to contain the maximum size received packet that the ESS can receive. This is required because the Buffer Request/Receive Continue operation is NOT supported. In determining the requirements for this buffer chain, note that when Split First Buffer is specified by Set Mode the first buffer is not completely filled and the second starts at offset X'26'. If during processing the EAC discovers a link pointer equal to zero (end of buffer chain) before it has finished its data transfer, a command reject status (LCS=X'D2') is sent to the control program as the receive buffer chain was not long enough for the data.
2. The counters overflow status (SCF bit 7 on) may be presented along with a normal receive status or a time out status. When the counters overflow, a copy is made of the counters to be used for the Get Counter command. The main counters are then reset.
3. If a non-reportable error (counter type) occurs and the received packet is bad the ESS reissues the receive operation to the EAC with the same buffer information. In this case, the data is discarded and never presented to the control program. The receive timer is not restarted. This is to prevent the receive timer from running longer than the control program backup timer since it is still working on the same outstanding receive command.
4. The EAC filters out broadcast frames. Only Address Resolution Protocol (ARP) broadcast frames are passed on to the control program. In addition, the EAC uses the IP address in the set mode data to compare with the target IP address in the ARP broadcast frame. If they match, the frame is transferred to the receive buffer chain, otherwise, the frame is discarded.
5. Refer to the Halt/HaltI command description for processing in case a Halt or HaltI is received while a Receive command is active.
6. Whilst waiting for data to be received from the LAN, the ESS runs a 50-second timer. When the timer expires, a time out status is sent to the control program.

Suspend Receive Command (X'F8')

The Suspend Receive command is used to terminate an outstanding receive command and to ensure that a receive command is completed before issuing a Get Counter command.

This command allows a receive operation that is in progress in the ESS to complete and present a status so that the received frame can be processed.

It must be issued on the receive interface or it will be rejected.

If no command is active in the CSP when a Suspend Receive is issued, the Suspend Receive becomes the outstanding command. An ending status is built for the Suspend Receive command and sent to the CCU.

If counters have overflowed, this is indicated in the status returned by the Suspend Receive command.

If any command other than Receive is active on the receive interface when the Suspend Receive is received, it is rejected by a level 1 command reject interrupt.

Parameter Zone

The parameter zone has no meaning for the Suspend Receive command.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Last Receive Buffer Used		
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'F8'.

Secondary Status (SES) Field: Contains the secondary status. This field is always X'00'.

Line Communication Status (LCS) Field: X'D2' means that the command was rejected. If it contains any other combination of bits, a hardware error has occurred. See "Miscellaneous-Status Fields" in this chapter for a full description of these fields.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Receive Buffer Used: This 3-byte field indicates the last buffer that was used to hold the data.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Consideration

A Suspend Receive must not be issued before the first Set Mode to a line. Doing so causes a Level 1 Command Reject interrupt.

The following conditions affect the status returned for the Suspend Receive command:

1. If no data has been received by the ESS, Data Stored (bit 4 of the SCF) is not set and only the first 4 bytes of the PSA status are valid.
2. If data has been received by the ESS, Data Stored (bit 4 of the SCF) is set and the first 8 bytes of the PSA are valid. Last buffer used and residual count information are provided in the same way as for the Receive Command.
3. If the ESS counters have overflowed, bit 7 is added to the SCF in the status for the above two conditions.

Get Counters Command (X'14')

The Get Counters Command is used to pass the address of an NCP buffer to be used by the ESS to return error counter information. This command is issued by NCP in response to a counters overflowed status on a receive command (SCF bit 7 on) from the ESS. It may also be issued at other times when necessary by the control program to retrieve the current set of counters. The ESS provides an indication in the PSA status as to which counters have overflowed (if any) when the Get Counters command is received.

Parameter Zone

Word 1	TCC	Modifiers	Offset	-
Word 2	Byte Count	Counters Buffer Pointer		
Word 3	-	-	-	-
Word 4	-	-	-	-

Modifier Byte: This byte contains a single modifier bit which has the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the data transferred to the control program is in an NCP-type buffer whose address is contained in the "First Receive Buffer Pointer". If this bit is on, the buffer is not an NCP-type buffer, and the command is rejected, since the ESS only supports NCP-type buffers.

Bits 1 to 7: Not used.

Offset: This is the number of bytes between the end of the receive buffer prefix (of the receive buffer whose address is contained in word 2) and the start of the data.

Byte Count: This is the number of bytes actually available in the first buffer of a chain for storing the data about the counters.

Counters Buffer Pointer: This 3-byte field contains the address of the buffer where the counter data is to be stored.

Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Last Counter Buffer Used		
Word 3	Counter O/F	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'50'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: If this field contains X'D2', the command was rejected. If it contains any other combination of bits, a hardware error has occurred. Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Last Counter Buffer Used: This 3-byte field indicates the last buffer that was used to hold the counter data.

Counter Overflow: This byte indicates which counters (if any) overflowed. The bits have the following meaning:

Bit	Meaning
0	Total Frames Transmitted counter overflowed
1	Total Transmit Frames Lost counter overflowed
2	Total Frames Received counter overflowed
3	Total Receive Frames Lost counter overflowed
4	(Not used)
5	(Not used)
6	(Not used)
7	(Not used)

Any of the 4 bits may be on. A bit being on indicates that counter had reached its limit prior to the Get Counter command being received. All bits may be off which indicates that no counters had overflowed when the Get Counters command was received.

NCP Buffer Contents:

The following table shows the counters returned in the NCP buffer. The 'Byte' column is the displacement into the buffer where the counter is located.

Byte	Description
0	Time domain reflectometer (TDR) (associated with the last reported 'Excess Collisions')
4	Total Frames Transmitted. This is a total of all good frames transmitted plus all frames lost from RTRY and LCOL errors.
8	Total Frames Received. This is a total of all good frames received plus all frames lost from CRC, MISS, FRAM, and Received Frame Longer Than 1518 Bytes type errors.
12	Total Transmit Frames Lost. Includes RTRY and LCOL errors.
16	Total Receive Frames Lost. Includes CRC, MISS, FRAM, and Received Frame Longer Than 1518 Bytes errors.
20	Excess Collisions (RTRY)
24	Late Collisions (LCOL)
28	No buffer available (MISS)
32	CRC errors (CRC)
36	Framing Error (FRAM)
40	Received Frame Longer Than 1518 Bytes
44	Transmission Deferred (DEF)
48	One Transmit Retry Needed (ONE)
52	More Than One Transmit Retry Needed (MORE)

Note: All counters are 4 bytes long. The TDR information occupies only the first 2 bytes of its 4-byte field; the other 2 bytes are not used.

A description of the above errors follows:

- RTRY

Retry Error indicates that the transmitter has failed in 16 attempts to successfully transmit a message due to repeated collisions on the medium. Also incremented are the Total Frames Transmitted and Total Transmit Frames Lost counters.

- TDR

Time Domain Reflectometry reflects the state of an internal counter that counts from the start of a transmission to the occurrence of a collision. This value is useful in determining the approximate distance to a cable fault. This value is updated on each RTRY error. The value presented in response to the Get Counters command relates to the last RTRY error. TDR is a 10 bit counter. The 10 bits are located in the low-order two bytes of its counter table location.

- LCOL

This indicates that a collision has occurred after the slot time of the channel has elapsed. This is a transmit error. No retries have been done on the packet. Also incremented are the Total Frames Transmitted and Total Transmit Frames Lost counters.

- MISS

Missed Packet occurs when the receiver loses a packet because it does not own any EAC receive buffer. Also incremented are the Total Frames Received and Total Receive Frames Lost counters.

- CRC

CRC indicates that the receiver has detected a CRC error on the incoming packet. The packet is discarded. Also incremented are the Total Frames Received and Total Receive Frames Lost counters.

- FRAM

Framing Error indicates that the incoming packet contained a non-integer multiple of 8 bits and there was a CRC error. The packet is discarded. Also incremented are the Total Frames Received and Total Receive Frames Lost counters.

- Received Frame Too Long

This indicates that a frame of greater than 1518 bytes has been received by the EAC. Also incremented are the Total Frames Received and Total Receive Frames Lost counters.

- DEF

This indicates that the EAC had to defer while trying to transmit a packet. This occurs if the channel is busy when the EAC is ready to transmit.

- ONE

This indicates that exactly one retry was needed to transmit a packet.

- MORE

This indicates that more than one retry was needed to transmit a packet.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

- If the command is issued when the ESS does not have any counter overflows to report, the latest counters are reported just as if there had been an overflow. The counters are reset in this case.
- If the First Counters Buffer Address is zero and the NCP Buffer Count is zero, then no buffer was provided to the ESS by the control program. The command is rejected if this condition occurs.
- Refer to the Halt/HaltI command description for processing in case a Halt or HaltI is received while a Get Counters command is active.
- The control program must not attempt to retrieve the counters in the case of an IBE. The ESS does not count the IBE conditions in the counters, since the counters are cleared on the next Enable command.

Trace Command (X'2C')

The Trace command is used to start the scanner interface trace (SIT) to monitor ESS activity. The SIT is a line trace, stored by the scanner into buffers or data areas in CCU storage; it may be called either independently, or along with the control program line trace. The SIT records the following information:

- The IOH/IOHI instruction
- The parameter area of the PSA issued by the control program
- The transmit and receive ESS control words
- The status area of the PSA returned by the scanner
- The data, if any (up to 252 bytes per packet).

In addition, 'Checkpoint Trace' may be started as a SIT subset. Each Checkpoint Trace record contains an address at which the ESS code was entered, as well as the Interface Control Block (ICB) Status and Control bytes.

Checkpoint Trace is activated at ESS initialization, but may be controlled from the MOSS console (that is, turned on or off).

The Trace command may be issued to either interface. A Trace command issued to the transmit interface causes both transmit and receive interfaces to be traced.

This command is also used to provide a fresh buffer string to the ESS to accommodate additional trace information.

The CSP will enforce a limit of two concurrent traces; a level 2 interrupt is raised to the CCU if the limit is exceeded, with an LCS = X'D2' - Command Reject - in the command status.

Only one trace at a time is supported on a data interface. If a second trace is issued on the same interface it is rejected with an LCS = X'D4' - Trace Already Active - in the command status.

If the first Start Trace command is not issued as a Start Line Initial IOH, or if a Trace command is already active, a level 1 CCU interrupt is set to report a Type 3 Error Status of 'Command Reject'.

If the Start Trace command is a Start Line Initial and an error occurs in transferring either the Trace PSA address or the command parameters, a level 1 CCU interrupt will be set to report a Type 3 Error Status of 'Command Reject'. For a Start Line type command, an error in transferring the command parameters results in the command being rejected with an LCS = X'D2' level 2 command reject.

Trace Initialization

The first Trace command for a given interface is used to start the SIT and must be issued as a Start Line Initial IOH instruction. The CSP uses the slot number specified in the IOH to select one of 32 entries in the Special Line Vector Table (SLVT), entries which are dedicated to the SIT only, to get the address of the associated Trace Parameter-Status Area (TPSA).

The trace portion of the SLVT consists of 32 fullword entries. The SLNVT default starting address is X'001000'. This default starting address may be changed by using the Set SLVT instructions.

Subsequent Trace commands (used to provide fresh buffers) must use the Start Line IOH instruction. Otherwise, the command will be rejected with a level 1 CCU interrupt, reporting a Type 3 Error Status of 'Command Reject'.

Trace Termination

Trace is normally ended by the Stop Trace command. A Trace command is not stopped if the data line is disabled, nor by error conditions detected on the line.

Trace Processing

Trace information is stored into CCU buffer areas. Every IOH or IOHI instruction processed for the interface being traced causes a Trace Record Unit (TRU) to be stored. Each TRU contains an IOH/IOHI, the parameter area of a PSA, a control word, the data (if any) as exchanged between the scanner and the line interface, or the status area of the PSA. If Checkpoint Trace has been activated from the MOSS, checkpoint data, comprising the interface control block (ICB) control and status information, is also stored.

The scanner moves the above data into the current buffer (or buffer chain) until it is completely filled. TRU recording may be continued by providing a new buffer (or buffer chain) via a second Trace command.

TRU Formats

The TRU field formats are as follows:

IOH/IOHI Field

Byte 1 contains the character "I" identifying an IOH/IOHI field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always five).

Byte 4 contains an X'00' pad byte.

Bytes 5 and 6 contain the first halfword of the IOH/IOHI instruction.

Bytes 7 and 8 contain the second halfword of the IOH/IOHI instruction.

Parameter Field

Byte 1 contains the character "P" identifying a parameter field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count (n - 3).

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the parameter area of the PSA.

Transmit Control Word Field

Bytes 1 and 2 contain the characters "CX".

Byte 3 contains the data count (equal to 9).

Byte 4 contains an X'00' pad byte.

Bytes 5 through 12 contain the control word.

Receive Control Word Field

Bytes 1 and 2 contain the characters "CR".

Byte 3 contains the data count (equal to 13).

Byte 4 contains an X'00' pad byte.

Bytes 5 through 16 contain the control word.

Data Field

Byte 1 contains the character "R" for received data, or "X" for transmitted data.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count, $n - 1$ (X'09' = 9 for the transmit control word, X'0D' = 13 for the receive control word).

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the data, up to a maximum of 252.

The next to last byte contains the actual number of data bytes; the last byte contains an X'00' pad byte.

Status Field

Byte 1 contains the character "S" identifying a status field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the data count ($n - 3$).

Byte 4 contains an X'00' pad byte.

Bytes 5 through n contain the status area of the PSA.

Checkpoint Data Field

Byte 1 contains the character "C" identifying a checkpoint data field.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always five).

Byte 4 contains an X'00' pad byte.

Bytes 5 and 6 contain the scanner microcode checkpoint entry address.

Byte 7 contains the ICB status byte.

Byte 8 contains the ICB control byte.

Overrun Field

Byte 1 contains one of the characters I, P, R, X, S, or C identifying the type of TRU that the scanner was trying to store when the overrun occurred.

Byte 2 contains an X'00' pad character.

Byte 3 contains the byte count (always one).

Byte 4 contains an X'00' pad byte.

Trace PSA Parameter Zone

Word 1	-	Modifiers	Offset	Timer
Word 2	Byte Count	First Buffer Pointer		
Word 3	Slot Identifier		Data Count	Interface
Word 4	Buffer Prefix	Buffer Size	-	-

Modifier Byte: This byte contains command modifier bits having the following meanings:

Bit 0 - NCP Type Buffer: This bit, if off, indicates that the trace data is to be placed in an NCP buffer whose address is contained in the "First Buffer Pointer". If this bit is on, the data is not in an NCP buffer, but in a data area whose address is contained in the "First Buffer Pointer". In this case, the buffer prefix and buffer offset are not used.

Bits 1 to 7: Not used.

Offset: This is the number of bytes between the buffer address contained in the first buffer pointer and the start of the trace data. It is used only if modifier bit 0 (NCP Type Buffer) is 0. This offset is used only for the first buffer of a chain; the remaining buffers of this chain must have a zero offset.

Timer: This is the maximum time that the scanner will wait before ending the Trace command. If it expires, the scanner sets a level 2 interrupt request for buffer service. The basic unit is 0.1 second. If the timer field contains all zeros, the timer does not run.

Byte Count: This specifies the effective size of the data area of the first buffer of a chain (if modifier bit 0 = 0), or of the data area (if modifier bit 0 = 1).

The count must be even, otherwise the command is rejected with a level 2 status with an LCS = X'D2'.

First Buffer Pointer: This 3-byte field contains the address where the trace data is to be stored. If modifier bit 0 = 0, it indicates the address of the first NCP-type buffer of a chain; if modifier bit 0 = 1, it indicates the address of the data area itself.

Slot Identifier: This 2-byte field contains the identifier provided by the ESS to the CCU via the Get Line Identification instruction.

Data Count: This is the maximum number of bytes of data to be traced per frame. The ESS can use any value from 1 to 252 (X'01' to X'FC') as the maximum number of bytes to trace for each frame transmitted or received. If the value is zero, no receive or transmit data is traced. If the value is 255 (X'FF'), the maximum is set to 42 bytes. If the values 253 (X'FD') or 254 (X'FE') are received, up to 252 bytes are traced.

Interface: This byte contains the interface address of the line to be traced.

Buffer Prefix: This field is used only if modifier bit 0 (NCP Type Buffer) is zero. It specifies the size of the prefix area in the NCP buffer, which contains the link pointer to the next buffer in the chain, the offset, and the data count.

Buffer Size: This field is used only if modifier bit 0 (NCP Type Buffer) is zero. It specifies the effective data area size within all the buffers of an NCP buffer chain except the first. The effective data area size of the first buffer of the chain is specified in the Byte Count field.

Trace PSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	ELCS/Res. Ct.	Pointer to Last Buffer Used		
Word 3	-	Res. Timer	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2C'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of command reject, trace active, and hardware errors.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Residual Byte Count: This byte indicates the number of unused bytes remaining in the last buffer used.

Pointer to Last Buffer Used: This 3-byte field indicates the last buffer that was used to hold trace information.

Residual Timer: If the current interrupt is a request for buffer service due to a time out, this field contains zero. If the current interrupt is not due to a time out, this field contains the current value of the timer.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. Both the transmit and receive interfaces of a line are traced into the same SIT buffer.
2. A trace record unit (TRU) may be split between two buffers of the same chain, or between two buffers of different chains. In the second case, a new Trace command is required for the second chain.
3. If an overrun occurs, data recording inside the ESS is stopped. However, the trace function remains active, and data recording is restarted as soon as the overrun condition disappears. The TRUs lost because of the overrun are replaced by a single overrun TRU, with the first byte indicating the type of TRU on which the overrun occurred, and with a byte count of one.

4. If an Internal Box error occurs during the transfer of the trace data from the scanner to the CCU buffer(s), the Trace command is terminated, but the trace **function** remains active. Data transfer is resumed as soon as the scanner receives a new Trace command.
5. If an Internal Box error is detected during the status transfer of the Trace command, the trace function is stopped, however, no level 2 interrupt occurs.
6. The CSP puts data into the CCU buffer in bursts of 62 bytes as the data is accumulated. If the CSP timer expires, any remaining data is put into the CCU buffer. In this case, a burst of less than 62 bytes may be transferred.

Stop Trace Command (X'2D')

The Stop Trace command is used to stop the scanner internal trace (SIT) on a specific interface.

The command is rejected with a level 1 type 3 error status of Command Reject if no SIT was active for the specified slot, or if an outstanding Trace command was active on that slot.

The command is also rejected with a level 2 status if no SIT was active on the line interface.

Parameter Zone

The parameter zone is not used by the Stop Trace command.

TPSA Status Zone

Word 1	SCF	CCMD	SES	LCS
Word 2	-	-	-	-
Word 3	-	-	-	-

Status Control Field (SCF): This byte contains information that describes the progress of the command.

Current Command (CCMD) Field: Contains the current command, in this case, X'2D'.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: This field contains an indication of command reject or hardware errors.

Ending Status

The ending status is contained in the SCF, the SES, and the LCS fields. See "Miscellaneous Status Fields" in this chapter for a full description of these fields.

Special Considerations

1. If an internal hardware error is detected during the status transfer of the Stop Trace command, the ESS does not raise a level 2 interrupt to end the Stop Trace command.
2. The Stop Trace command must not be issued asynchronously. That is, NCP must only issue a Stop Trace command after the scanner has raised a CCU Level 2 interrupt with status for a Trace command.

Halt Command (X'F0)

The Halt command requires no parameters, so that no cycle stealing occurs from the PSA area in CCU storage. It is used to terminate an outstanding command:

- If no command is active when the Halt command is issued, it becomes the outstanding command and activity on the line is halted; an ending status is built for the Halt command and sent to the CCU.

Consecutive Halts with no intervening CCU level 2 interrupt cause a CCU level 1 command reject interrupt from the ESS.

It is possible that status for an outstanding command has been built and sent to the CCU and a CCU level 2 interrupt has been set at the time a Halt command is issued, but the NCP has not yet honored the interrupt (the Line ID is still waiting in the CSP). In this case, the CSP invalidates the queued Line ID. A new Line ID, formed by adding X'80' to the low halfword of the special LNVT address, replaces the old ID. The Halt then becomes the outstanding command.

- If a command is active when the Halt command is issued, it is terminated, and the Halt bit (bit 0), Service Request bit (bit 1), and the EOM bit (bit 5) are set in the SCF. The status area is transferred to CCU storage, and a CCU level 2 interrupt request is raised. The status area shows any conditions that occurred before the current command was terminated by the Halt command.
- Trace and Stop Trace commands must not be halted, because the result is unpredictable.
- A Halt command issued to a Set Mode or Disable is ignored, but is not considered as an error.

If a Halt command is issued to a line before the first Set Mode command for that line, it is rejected at level 1.

Parameter Zone

The parameter zone has no meaning for the Halt command.

Status Zone

Word 1	SCF	Halted cmd.	SES	LCS
Word 2	ELCS	-	-	-
Word 3	-	-	-	-

Note: The information contained in the status zone refers to the command that was halted, and not to the Halt command itself.

Status Control Field (SCF): This byte contains information which describes the progress of the command. See "Ending Status" below. Refer to the end of this chapter for full details of this field.

Halted Command Field: Contains the code for the command that was halted.

Secondary Status (SES) Field: Contains the secondary status.

Line Communication Status (LCS) Field: Refer to this chapter for details.

Extended Line Communication Status (ELCS) Field: Contains additional status information when a DMA error occurs or the command is rejected.

Ending Status

The ending status depends only on the command being halted.

Special Considerations

Two commands may be outstanding, one for the transmit interface, the other for the receive interface. The Halt command affects only one of the interfaces, as defined in the Halt command. If the commands on both interfaces must be terminated, **two** Halt commands are required.

Effects of the Halt Command

Set Mode Command: The Halt command is ignored and Set Mode command processing is completed. The Halt bit is not set in the SCF.

Enable Command: Enable command processing is stopped and the command is ended with a halt status.

Disable Command: The Halt command is ignored and Disable command processing is completed. The Halt bit is not set in the SCF.

Transmit Command: Transmission is stopped at the end of the transmission. The command ends with the current status ORed with the Halt bit (bit 0), the Service Request bit (bit 1), and the EOM bit (bit 5).

Receive Command: If not already started, the receive process for this command is halted. If a packet is being received when the Halt is issued, the process completes before a status is returned. The EAC is still conditioned to receive other packets into its internal buffers. The command ends with the current status ORed with the Halt bit (bit 0), the Service Request bit (bit 1), and the EOM bit (bit 5).

Suspend Receive Command: Suspend Receive command processing is stopped and the command is ended with a halt status.

Get Counters Command: Get Counters command processing is stopped and the command is ended with a halt status.

Halt Command: The second Halt command is rejected and a CCU Level 1 interrupt occurs.

Halt Immediate Command: Halt Immediate command processing is completed. The Halt bit is set in the SCF for the Halt command.

Halt Immediate Command (X'F1)

The Halt Immediate command is used to terminate an outstanding command, and does not raise a CCU Level 2 interrupt. It may be issued to the ESS at any time. All commands may be halted; however, Trace and Stop Trace should not be halted, because the result is unpredictable. (bit 0), the Service Request bit (bit 1), and the EOM bit (bit 5).

- The Halt Immediate command requires no parameters, so that no DMA or cycle stealing occurs from the PSA area in CCU storage. It does not create an outstanding command condition in the ESS, so that the control program may issue a Halt Immediate command and follow it immediately with another Halt Immediate command.
- If no command is outstanding to both the CCU and the ESS when the Halt Immediate command is issued, it is ignored; no CCU level 2 interrupt occurs.
- If a command is outstanding to both the CCU and the ESS when the Halt Immediate command is issued, the following sequence of events occurs:
 1. The ESS ignores the contents of the parameter area which is considered to be available to the CCU control program to set up the parameters for the next command after the Halt Immediate.
 2. Any pending status is discarded. No DMA or cycle stealing to CCU storage occurs, and no level 2 interrupt is set. At this point there is no command outstanding.

Note: In some cases, an outstanding command may already have been terminated by the ESS, and a level 2 interrupt request posted to the CCU at the moment that the Halt Immediate command was issued, but not yet treated by the control program. The line ID is still waiting in the ESS.

In this case, the line identification already queued in the ESS is invalidated. A new Line ID formed by adding X'80' to the lower halfword of the special LVT address, replaces the old Line ID.

Parameter and Status Zones

The parameter and status zones have no meaning for the Halt Immediate command.

Ending Status

The ending status has no meaning for the Halt Immediate command.

Special Considerations

1. The Halt Immediate command stops the command in progress on one interface only. If the commands on both interfaces must be terminated, **two** Halt Immediate commands are required.
2. If the command that was halted by the Halt Immediate command was about to raise an Internal Box Error, it is only raised on the **next** command.
3. A Halt Immediate command should not be used to stop Receive commands if the control program has provided buffers to be filled by the ESS. The integrity of the data in these buffers could be compromised if the control program were to release these buffers into the buffer pool before the ESS is stopped.

The Halt command should be used in this case. When the CCU Level 2 interrupt is received for the Halt status, the control program can be sure that the ESS is stopped, and that any buffers used by the Receive command may be released.

4. If a HaltI is received while an Internal Box Error is being processed, the current command is ended without a status or a CCU level 2 interrupt. The line is disabled by the CSP and the error is reported on the next command issued.

Effects of the Halt Immediate Command

Set Mode Command: Set Mode command processing is completed, but any pending status is ignored.

Enable Command: Enable command processing is stopped and any pending status is ignored.

Disable Command: Disable command processing is stopped and any pending status is ignored.

Transmit Command: Transmission is completed, but any pending status is ignored.

Receive Command: If not already started, the receive process for this command is halted. If a packet is being received when the Halt is issued, the process is completed before a status is returned. The ESS is still conditioned to receive other packets into its internal buffers. Any pending status is ignored.

Suspend Receive Command: Suspend Receive command processing is stopped and any pending status is ignored.

Get Counters Command: Get Counters command processing is stopped and any pending status is ignored.

Halt Command: Halt command processing is stopped. The interface is set to the No-Op state, and any pending status is ignored.

Halt Immediate Command: The Halt Immediate command is ignored.

ESS Special Topics

Miscellaneous Status Fields

Four status fields, the Status Control Field (SCF), the Secondary Status Field (SES), the Line Communication Status Field (LCS), and the Extended Line Communication Status field (ELCS) have many different meanings, depending on the type of line control used, so they are grouped here for easy reference.

Status Control Field: This byte contains information describing the progress of the operation being performed. The bits of the status control field have the following meanings:

Bit	Meaning
0	Halt
1	Service request
2	(Not used)
3	Ethernet errors
4	Data stored
5	End of message (EOM)
6	Data transmission occurred
7	Counters overflowed

Bit 0 - Halt: This bit indicates that the command was ended prematurely because a Halt command was received from the CCU. The Service Request bit (bit 1) is also set on. In addition, this bit may be present with other bits in the SCF reflecting a previous intermediate status for the command being halted, for example 'Data Stored' implies that some data has been received.

Bit 1 - Service Request: This bit indicates that the command ended normally. The operation specified by the command is complete if the End of Message bit is on.

This bit is also set if a Halt command has been executed. In this case, the Halt bit (bit 0) is also set.

Note: After an error, this bit is always off.

Bit 2: Not used.

Bit 3 - Ethernet errors: This bit is set to indicate that an Ethernet hardware error occurred.

Bit 4 - Data Stored: It indicates that information has been placed in the buffer or data area specified for this command.


Bit 5 - End of Message (EOM): This bit indicates that the operation initiated by the control program is complete.

Bit 6 - Data Transmitted: This bit is turned on whenever any data has been transmitted, even if the complete transmission of all data was not successful.

Bit 7 - Counters overflowed. This bit is turned on for a receive command status whenever any of the error counters kept by the microcode overflow. It continues to be presented until the ESS receives a Get Counter command.

Secondary Status Field: The secondary status field are not used by the ESS.

Line Communication Status Byte (LCS): The line communication status byte contains status information relative to the line being serviced. It contains fields indicating an initial and a final status. The line communication status byte has the following format:



ISF = Initial status field
 FSF = Final status field

Initial Status Field (ISF)

The initial status field is decoded as follows:

Special

Bits	
0 1 2	Meaning
1 0 0	Special status

Errors

Bits	
0 1 2	Meaning
1 1 0	Internal box error
1 1 1	Hardware error

Final Status Field (FSF)

The final status field gives further status information. Its interpretation depends on the ISF, as follows:

1. Initial Status = 100 (Special)

FSF	Meaning
00000	Time out (nothing received)
11100	Disconnected
11110	Connected

00000 - Time out: This condition occurs when a reply to a transmission is expected, and nothing is received within the time out period.

11100 - Disconnected: This is the normal ending status for a "Disable" command.

11110 - Connected: This is the normal ending status for the 'Enable' command.

2. Initial Status = 110 (Internal Box Error)

FSF	Meaning
00000	AIO error
00100	CSP interface error
00110	EAC failed to answer
01000	EAC internal error
01001	Babbling transmitter
01010	Storage error
01011	Transmit overrun
01110	Receive buffer error
10000	No interrupt from EAC
10010	Command rejected: ELCS is valid
10100	Trace already active
10110	Transmit buffer error
11000	Invalid EAC level 2 interrupt
11010	Underflow
11100	See ELCS
11110	Overflow
11111	Collision error

00000 - AIO Error: This condition occurs if a hardware error is detected during an adapter initiated operation (cycle steal).

00100 - CSP Interface Error: This condition occurs if a hardware error is detected at the scanner interface.

00110 - EAC Failed to Answer: This condition occurs if there was no reply to an operation initiated by the EAC microcode.

01000 - EAC Internal Error: This condition occurs if a hardware error is detected in the EAC hardware.

01001 - Babbling Transmitter: Babble is a transmitter time out error. It indicates that the transmitter has been active longer than the time to send the maximum length packet. It occurs when 1519 bytes have been transmitted. The entire packet is transmitted unless a failure occurs.

01010 - Storage Error: The EAC hardware was not ready when trying to access storage.

01011 - Transmit Overrun: Neither of the two internal EAC transmit buffers was free to be used by DMA for the transmit command issued.

01110 - Receive Buffer Error: The EAC hardware receive buffers are defined large enough to hold the maximum expected receive frame of 1518 bytes. If a receive frame is received greater than 1518 bytes, the EAC detects this and reports the condition to the microcode which results in a counter increment. See the Get Counters Command description. The EAC attempts data chaining in this case because each receive buffer is just large enough to hold 1518 bytes. If the next buffer is not available for data chaining, the EAC provides this status to the microcode. If this inability to data chain is provided as a status by itself from the EAC, it is reported to the control program as a Receive Buffer Error because this condition should not occur unless there is some hardware error.

10000 - No Interrupt from EAC: The EAC failed to respond to a microcode request.

10010 - Command Rejected: The command issued by the control program was rejected by the CSP. There are several reasons for rejecting the command, which may be determined by examining the ELCS field. See below for details of this field.

10100 - Trace Already Active: This condition occurs if an internal trace (SIT) is already running for this line.

10110 - Transmit Buffer Error: The hardware did not find an end of packet flag in the current internal EAC buffer and does not own the next buffer. Since internal EAC transmit buffers are defined large enough to hold a maximum size packet, this error should not occur unless there is a hardware error. It is therefore assigned an internal box error status if it occurs.

11000 - Invalid Level 2 Interrupt: This condition occurs if the EAC requested an unexpected level 2 interrupt for this interface.

11010 - Underflow: Indicates that the transmitter has truncated a message due to data late from the EAC internal storage. Since the EAC sends all of a transmitted packet into internal EAC storage before it tells the transmitter to send the packet, this should not occur unless there is a hardware error. It is therefore assigned an internal box error status if it occurs.

11100 - ELCS Field is Valid: Additional status information may be found in the ELCS field.

11110 - Overflow: This EAC lost part or all of a packet because it could not store it into an EAC buffer before the front-end buffer overflowed.

11111 - Collision Error: Indicates that the collision input to the transmitter failed to activate within 2 microseconds after a transmission was completed. The collision after transmission is a transceiver test feature known as a heartbeat or SQE (Signal Quality Error) test. Intermittent occurrences of this condition are not reported.

Extended Line Communication Status Byte (ELCS): The ELCS contains additional status information to supplement DMA errors and command rejects. The ELCS byte is valid if the Final Status Field for an internal box error is 11100 or 10010.

The possible contents of the ELCS byte for DMA errors are:

All models except 130, 150, and 170

ELCS	Type	Meaning
02	A	SCTL/DMA internal error
04	E	SCTL/DMA interconnection error
06		Combination of types F and G
08		DMA time out on write
0A	1	DMA interconnection error on write
10	C	SCTL/DMA storage protect address exception
12	B	SCTL/DMA logical error
14	F	SWDMA main bus parity check
16		Combination of types F and H
18	4	DMA time out on read
1A	2	DMA interconnection error on read
22	D	Storage unrecoverable error/SCTL internal error
24		Combination of types E and F
28	G	SWDMA parity check on primary/secondary bus
2A	5	DMA driver fault
34		Combination of types E, F, and G
3A	6	DMA burst count error
44		Combination of types 2, E, F, and G
4A	H	SWDMA driver fault
5A		Combination of types 1, E, F, and G
6A		Combination of types 2 and G
7A		Combination of types 2 and H
9A		Combination of types 5, E, F, and G
AA		Combination of type 6 with any of types A, B, C, D, E, F, G, and H
BA		Combination of any of types 1, 2, 3, 4, 5, 6 with any of types A, B, C, D, E, F, G, and H which are not listed above

Models 130, 150, and 170

ELCS	Type	Meaning
02	A	SCTL/DMA internal error
04	E	SCTL/DMA interconnection error
06		Combination of types F and G
08	3	DMA time out on write
0A	1	DMA interconnection error on write
10	C	SCTL/DMA storage protect address exception
12	B	SCTL/DMA logical error
14	F	DMA main bus parity check
16		Combination of types F and H
18	4	DMA time out on read
1A	2	DMA interconnection error on read
22	D	Storage unrecoverable error/SCTL internal error
24		Combination of types E and F
3A	6	DMA burst count error
AA		Combination of type 6 with any of types A, B, C, D, E, and F
BA		Combination of any of types 1, 2, 3, 4, 5, 6 with any of types A, B, C, D, E, and F which are not listed above

The possible contents of the ELCS byte for command rejects (LCS = X'D2') are:

ELCS	Description
01	Line not enabled - common command
02	SIT buffer not available
03	Receive command received but line not enabled
04	Receive command received not using NCP type buffers
05	Invalid command received on receive interface
06	Transmit command received but line not enabled
07	Transmit command received not using NCP type buffers
08	Invalid command received on transmit interface
09	Transmit type command to receive ICB
0A	Halt received with no command in progress and line disabled
0B	Set Mode addressed to a line other than the first 2 in this ESS
0C	Transmit frame longer than 1514 bytes
0D	NCP receive buffer shorter than 1518 bytes.
0F	No receive buffer provided with a receive command.
11	Internal box error occurred on cycle steal of the PSA pointer during a Set Mode command.

Initial Status = 111 (Hardware Status Error)

LCS	Description	Alarm/Alert
F2	Connection not established	None; sense code returned to link activation
F4	Loss of carrier	CSMA/CD LAN Alert 7

Note: SCF bit 3 (Ethernet Errors) is also set for an LCS of F4.

Hardware Error Detailed Description:

10010 - Connection Not Established: During the Enable command process, the ESS performs an external loopback to determine if a connection to the LAN is made. Any internal box errors are reported as usual. However, all other errors that occur during the loopback result in this F2 LCS. These include excessive retries on transmit, late collisions, CRC errors, framing errors, and missed packets. These are indications that items such as the cables, transceiver, and the LAN itself should be checked for problems.

10100 - Loss of Carrier: This is set when the carrier input falls during a transmission. This is a transmit error. No retries have been done on the packet. An Alert is posted for possible Ethernet problems.

Note: In all cases of Internal Box Errors and Hardware Errors, the line is disabled by the CSP. The command on the failed interface is ended (LCS contains the error and a level 2 interrupt request is raised to the CCU). The command on the other interface is cleared without any ending status or level 2 interrupt request to the CCU.

After such an error the only commands that are accepted on the line are Set Mode or Enable.

Residual Count: This byte is used to indicate the number of unused bytes remaining in the last buffer used.

Last Buffer Pointer: This three-byte address points to the last buffer used during receive operations.

Time out Values

Type of Time out	Value
Enable time out	50 seconds
Disable time out	10 seconds
Transmit backup timer	50 seconds
Receive timer	50 seconds

Enable Time out: Waiting for external loopbacks to terminate.

Disable Time out: Waiting for the EAC to disable.

Transmit Backup Timer: Waiting for the EAC to start a transmission.

Disable Time out: Waiting for a receive frame.

Scanner Program/Hardware Checks Causing a Level 1 Interrupt

In addition to the program and hardware errors reported in the command status via level 2 interrupts (as described under "Ending Status" for each command), the CCU may be notified that a program check or a hardware check has occurred via a CCU level 1 interrupt request. To obtain information about the check, the control program must issue a Get Error Status instruction, which transfers a 2-byte error status to the CCU (refer to the maintenance documentation for this instruction). The control program must also reset the check and the interrupt, and perform any necessary recovery actions. The following conditions may cause a level 1 program or hardware check:

1. CCU/ESS problems:

- IOH/IOHI op-code not supported.
- IOH/IOHI rejected because there is an outstanding command for that interface. For example, a second Transmit command has been sent while a Transmit command is already outstanding.
- IOH/IOHI rejected because a Set Mode command has not yet been received for that interface.
- Abnormal conditions detected during I/O operations on the IOC bus. These errors may be detected by the CCU or by the ESS. Errors are related to CCU storage and address checks, invalid sequences, and invalid timed out IOH/IOHI instructions.

2. ESS Problems:

- Invalid interrupts.
- Microcode detected program failures. These set the Microcode Check bit in the Error Status bytes. The control program should issue a Get Microcode Check instruction.
- CCU level 2 interrupt stack overflow.
- ESS hardware check, such as parity check or address check.

Error Status Bytes: The error status is 2 bytes long, and contains maintenance information.

Note: These 16 bits indicate hardware errors and are used by maintenance personnel for fault isolation. Refer to maintenance documentation for full details.

Appendix A. CCU External Registers

Input/Output X'00' Through X'27' (General Registers)

The bit assignments of these registers are, in general, not fixed, but vary with the use of the register. There is however one exception: the first register of each group always contains the address of the next sequential instruction in that interrupt level.

Input/Output X'28' Through X'2F' (Reserved)

The 8 registers addressed by these instructions are reserved.

Input/Output X'30' Through X'37' (Cycle Steal Address Registers)

Register	Channel adapter
X'30'	5
X'31'	6
X'32'	7
X'33'	8
X'34'	13
X'35'	14
X'36'	15
X'37'	16

Input/Output X'38' Through X'3E' (Reserved)

Input/Output X'3F' (IOC1-CSP Pointer Register F)

Input/Output X'40' Through X'43' (Interrupt Start Address)

Input/Output X'44' (Byte Addressable Base Register)

Input/Output X'45' (Halfword Addressable Base Register)

Input/Output X'46' (Fullword Addressable Base Register)

Input/Output X'47' (CCU SCTL/Cache Control)

Input/Output X'48' (IOH Address Substitution Register)

Input/Output X'49' Through X'4F' (Reserved)

Input/Output X'50' Through X'5F' (Reserved Programmable Registers)

Input/Output X'60' Through X'67' (CA Pointer Registers 0-7)

Register	Channel adapter
X'60'	1
X'61'	2
X'62'	3
X'63'	4
X'64'	9
X'65'	10
X'66'	11
X'67'	12

Input X'68' (Zero Register)

Input/Output X'69' (Holding Register for IOH, IOHI, BAL instr.)

Input/Output X'6A' (Holding Register for MOSS IOH)

Input/Output X'6B' (Holding Register for IOH I)

Input/Output X'6C' Through X'6E' (Reserved)

Input/Output X'6F' (IOC2-CSP Pointer Register F)

Input X'70' (Storage Size Installed)

Byte 0 bit	
0 1 2 3 4 5 6 7	Meaning
1 1 x x x 0 0 1	4 megabytes
1 0 x x x 0 1 1	8 megabytes

Output X'70' (Hardstop)

Input X'71' (Operator Address/Data Entry Register)

Byte	Bit	Meaning
X	0-7	Operator address/data register byte X, bits 0-7
0	0-7	Operator address/data register byte 0, bits 0-7
1	0-7	Operator address/data register byte 1, bits 0-7

Output X'71' (Display Register 1)

Byte	Bit	Meaning
X	0-7	Display register 1 byte X, bits 0-7
0	0-7	Display register 1 byte 0, bits 0-7
1	0-7	Display register 1 byte 1, bits 0-7

Input X'72' (Operator Display/Function Select Control)

Byte	Bit	Meaning
X	0-7	0
0	0	Function select 8
	1	Function select 9
	2	Function select A
	3	Storage address
	4	Register address
	5	Function select B
	6	Function select C
	7	Function select D
1	0	Function select E
	1	Function select 1
	2	Function select 2
	3	Function select 3
	4	Function select 4
	5	Function select 5
	6	Function select 6
	7	Function select 7

Output X'72' (Display Register 2)

Byte	Bit	Meaning
X	0-7	Display register 2 byte X, bits 0-7
0	0-7	Display register 2 byte 0, bits 0-7
1	0-7	Display register 2 byte 1, bits 0-7

Input X'73' (Insert Storage Protect/Address Exception Key)

Byte	Bit	Meaning
X	0-7	0
0	0-7	0
1	0	0
	1	0
	2	0
	3	0
	4	0
	5	Key Bit 0
	6	Key Bit 1
	7	Key Bit 2

Output X'73' (Set Storage Protect/Address Exception Key)

Byte	Bit	Meaning
X	0	Storage key address bit 0
	1	Storage key address bit 1
	2	Storage key address bit 2
	3	Storage key address bit 3
	4	Storage key address bit 4
	5	Storage key address bit 5
	6	Storage key address bit 6
	7	Storage key address bit 7
0	0	Storage key address bit 8
	1	Storage key address bit 9
	2	Storage key address bit 10
	3	Storage key address bit 11/user key address bit 0
	4	User key address bit 1
	5	User key address bit 2
	6	User key address bit 3
	7	User key address bit 4
1	0	(Not used)
	1	Enable storage protect/address exception
	2	Key type bit 0
	3	Key type bit 1
	4	Modify key value
	5	Key bit 0
	6	Key bit 1
	7	Key bit 2

Input X'74' (Lagging Address Register)

Byte X bit	Meaning
0 1 2 3 4 5 6 7	
0 0 0 0 x x x x	Cache disable
0 0 0 1 x x x x	Cache normal mode
0 0 1 0 x x x x	Cache directory test
0 0 1 1 x x x x	Cache wait
1 0 0 1 x x x x	Cache data array test
1 0 1 1 x x x x	Cache retry
1 0 x 0 x x x x	Cache flush
x x x x 0 0 0 x	CCUI normal operation
x x x x 0 0 1 x	Disable CCUI interconnect
x x x x 0 1 1 x	Bypass cache
x x x x 0 1 0 x	DMA storage protect RAM initial
0 1 0 0 0 0 0 0	Storage control normal operation
0 1 x x 1 1 x x	Disable storage control error action
x 1 1 0 1 x x x	ECC disable
x 1 0 1 1 x x x	ECC transparent
0 1 1 1 1 x x 0	Wrap up MCTL errors
0 1 1 1 1 x x 1	ECC-only mode
0 1 x x 1 x 1 x	Short refresh mode
1 1 x x 1 0 0 0	Force hard errors - force Y.7 to 0
1 1 x x 1 0 1 0	Force hard errors - force Y.7 to 1
1 1 x x 1 1 0 0	Force hard errors - force Y.7 and X.7 to 0
1 1 x x 1 1 1 0	Force hard errors - force Y.7 and X.7 to 1
1 1 x x 1 1 0 1	Force hard errors - force Y.7 X.7 1.0 to 0
1 1 x x 1 1 1 1	Force hard errors - force Y.7 X.7 1.0 to 0

Input X'75' (CSCW for AIO Operations)

Byte	Bit	Meaning
X	0-7	0
0	0	IOC1 CSCW Bit 5 (note 1)
	1	IOC1 CSCW Bit 11 (note 2)
	2	IOC1 CSCW Bit 12 (note 2)
	3	IOC1 CSCW Bit 13 (note 2)
	4	IOC1 CSCW Bit 14 (note 2)
	5	(Not used)
	6	(Not used)
	7	(Not used)
0	0	IOC2 CSCW Bit 5 (note 1)
	1	IOC2 CSCW Bit 11 (note 2)
	2	IOC2 CSCW Bit 12 (note 2)
	3	IOC2 CSCW Bit 13 (note 2)
	4	IOC2 CSCW Bit 14 (note 2)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Notes:

1. Bit 0 = 0 means AIO from channel adapter.
Bit 0 = 1 means AIO from line adapter.
2. Bits 1 to 4 are either pointer number (if bit 0 = 0), or scanner address (if bit 0 = 1).

Input X'76' (Adapter Level 1 Interrupt Requests)

Byte	Bit	Meaning
0	0	Addressing exception during I/O operations
	1	Storage protection check during I/O operations
	2	Invalid CCW during I/O operations
	3	(Not used)
	4	Time out condition
	5	Bus in parity check
	6	Adapter initiated operation
	7	MOSS initiated operation
1	0	Addressing exception during I/O operations
	1	Storage protection check during I/O operations
	2	Invalid CCW during I/O operations
	3	(Not used)
	4	Time out condition
	5	Bus in parity check
	6	Adapter initiated operation
	7	MOSS initiated operation

Output X'76' (Miscellaneous Control 1)

Byte	Bit	Meaning
0	0	Reset IOC1 errors detected during IOC1 I/O
	1	(Not used)
	2	(Not used)
	3	Control program to MOSS request
	4	Control program to MOSS response
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset IOC2 errors detected during IOC2 I/O
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Input X'77' (Adapter Levels 2, 3, 4 Interrupt Requests)

Byte	Bit	Meaning
0	0	Level 2 Bus 2 Priority
	1	Level 2 Bus 1 Priority
	2	Level 2 on Bus 1
	3	Level 2 on Bus 2
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Level 3 Bus 1 Priority
	1	Level 3 Bus 2 Priority
	2	Level 3 on Bus 1
	3	Level 3 on Bus 2
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Output X'77' (Miscellaneous Control 2)

Byte	Bit	Meaning
0	0	Reset IPL level 1 interrupt
	1	Reset CCU hardware checks
	2	Reset MOSS panel interrupt request level 3
	3	Reset MOSS diagnostic interrupt request level 3
	4	Reset MOSS service interrupt request level 4
	5	Reset MOSS service interrupt response level 4
	6	(Not used)
	7	Reset program-controlled interrupt level 2
1	0	Reset MOSS inoperative level 1 interrupt
	1	Reset interval timer level 3 interrupt
	2	Reset program-controlled interrupt level 3
	3	Reset MOSS diagnostic interrupt request level 2
	4	Reset address compare level 1 interrupt
	5	Reset program errors
	6	Reset program-controlled interrupt level 4
	7	Reset supervisor call level 4 interrupt

Output X'78' (Force ALU Checks)

Input X'79' (Utility)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	Program level 5 C latch
	7	Program level 5 Z latch
1	0	Program level 2 interrupted by level 1 (note)
	1	Program level 3 interrupted by level 1 (note)
	2	Program level 4 interrupted by level 1 (note)
	3	Program level 5 interrupted by level 1 (note)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)

Note: Only one bit will be ON corresponding to the program level executing when L1 interrupt was taken.

Output X'79' (Utility)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	Set programmed IPL request
	3	(Not used)
	4	Remote power off
	5	Inhibit program level 5 C and Z latches
	6	Set program level 5 C latch
	7	Set program level 5 Z latch
1	0	Set AIO stop mode on IOC2
	1	Reset AIO stop mode on IOC2
	2	Set AIO stop mode on IOC1
	3	Reset AIO stop mode on IOC1
	4	Set bypass CCU check stop
	5	Reset bypass CCU check stop
	6	Scope sync pulse 1
	7	Scope sync pulse 2

Input X'7A' (High Resolution Timer/Utilization Counter)

Byte	Bit	Meaning
X	0	(Not used)
	1	(Not used)
	2	Timer Bit 0
	3	Timer Bit 1
	4	Timer Bit 2
	5	Timer Bit 3
	6	Timer Bit 4
0	7	Timer Bit 5
	0	Timer Bit 6
	1	Timer Bit 7
	2	Timer Bit 8
	3	Timer Bit 9
	4	Timer Bit 10
	5	Timer Bit 11
6	Timer Bit 12	
1	7	Timer Bit 13
	0	Timer Bit 14
	1	Timer Bit 15
	2	Timer Bit 16
	3	Timer Bit 17
	4	Timer Bit 18
	5	Timer Bit 19
6	Timer Bit 20	
7	Timer Bit 21	

Output X'7A' (High Resolution Timer/Utilization Counter Control)

Byte	Bit	Meaning
0	0	Timer/counter (1 = reset timer/enable count)
	1	High/low resolution (1 = low resolution)
	2	Timer/utilization counter (0 = timer)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
1	7	(Not used)
	0-7	(Not used)

Input X'7B' (Branch Trace Address Pointer)

Byte	Bit	Meaning
X	0-7	Branch trace address pointer byte X, bits 0-7
0	0-7	Branch trace address pointer byte 0, bits 0-7
1	0-7	Branch trace address pointer byte 1, bits 0-7

Output X'7B' (Set PCI Level 2)

Input X'7C' (Branch Trace Buffer Count)

Byte	Bit	Meaning
X	0-7	0
0	0	Branch trace buffer count bit 0
	1	Branch trace buffer count bit 1
	2	Branch trace buffer count bit 2
	3	Branch trace buffer count bit 3
	4	Branch trace buffer count bit 4
	5	Branch trace buffer count bit 5
	6	Branch trace buffer count bit 6
	7	Branch trace buffer count bit 7
1	0	Branch trace buffer count bit 8
	1	Branch trace buffer count bit 9
	2	Branch trace buffer count bit 10
	3	Branch trace buffer count bit 11
	4	Branch trace buffer count bit 12
	5	(Not used)
	6	(Not used)
	7	(Not used)

Note: The binary indication of BT buffer size in number of bytes. The actual length is a multiple of 8 bytes, because byte 1, bits 5 through 7 are ignored by the branch trace mechanism.

Output X'7C' (Set PCI Level 3)

Input X'7D' (CCU Hardware Check Register)

Byte	Bit	Meaning
X	0-7	0
0	0	POP parity error
	1	MDOR parity error
	2	MIOC parity error
	3	Storage error 1
	4	Cache/CCU error
	5	Cache/storage control error
	6	Storage error 2
	7	Local store parity error
1	0	Cache internal error
	1	A/B bus parity error
	2	IOC 1 D-register parity error
	3	ALU compare error
	4	Storage address register parity error
	5	ROS parity error
	6	Z register parity error
	7	IOC 2 D-register parity error

Byte 0, bits 3 and 6 are encoded as follows:

01 = Interconnection error.

10 = Storage control internal error.

11 = Unrecoverable storage error, or out-of-range addressing (if storage protection is disabled).

Output X'7D' (Set PCI Level 4)

Input X'7E' (CCU Level 1 Interrupt Requests)

Byte	Bit	Meaning
0	0	MOSS inoperative
	1	CCU hardware error summary (note 1)
	2	IOC1 line adapter
	3	Level 5 I/O error
	4	Invalid operation
	5	IOC1 channel adapter
	6	IOC2 line adapter
	7	IOC1 level 1 summary (note 2)
1	0	Address compare level 1 interrupt
	1	Addressing exception on instruction fetch
	2	Storage protect exception on instruction fetch
	3	Addressing exception on program execution
	4	Storage protect exception on program execution
	5	IOC2 channel adapter
	6	IPL level 1 interrupt
	7	IOC2 level 1 summary (note 3)

Output X'7E' (Set Program Interrupt Mask Bits)

Byte	Bit	Meaning
0	0-7	(Not used)
1	1	(Not used)
	2	Mask adapter program level 1 requests
	3	Mask program level 2 requests
	4	Mask program level 3 requests
	5	Mask program level 4 requests
	6	Mask program level 5 execution
	7	(Not used)
		(Not used)

Input X'7F' (CCU L2, 3, or 4 Interrupt Requests)

Byte	Bit	Meaning
0	0	Program-controlled interrupt (PCI) level 2
	1	MOSS diagnostic interrupt request level 2
	2	MOSS diagnostic interrupt request level 3
	3	MOSS service interrupt request level 4
	4	MOSS service interrupt response level 4
	5	(Not used)
	6	CE/operator interrupt request level 3
	7	Program-controlled interrupt (PCI) level 4
1	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	Interval timer interrupt request level 3
	6	Program-controlled interrupt (PCI) level 3
	7	Supervisor Call level 4

Output X'7F' (Reset Program Interrupt Mask Bits)

Byte	Bit	Meaning
0	0-7	(Not used)
1	0	(Not used)
	1	Unmask adapter program level 1 requests
	2	Unmask program level 2 requests
	3	Unmask program level 3 requests
	4	Unmask program level 4 requests
	5	Unmask program level 5 execution
	6	(Not used)
	7	(Not used)

Appendix B. CA Input/Output Instruction Summary Charts

Channel Adapter Data Streaming (CA Type 6)

Hardware Status Byte Register

Byte	Meaning
0	Attention
1	Status Modifier
2	Control Unit End
3	Busy
4	Channel End
5	Device End
6	Unit Check
7	Unit Exception

Input X'0' (Initial Selection Control Register)

Byte	Bit	Meaning
0	0	Initial selection interrupt
	1	Interface disconnect
	2	Selective reset
	3	Channel bus out check
	4	Emulation subchannel operation (ESC = 1)
	5	Initial status byte stacked
	6	Status byte cleared
	7	System reset
1	0-7	(Not used)

Output X'0' (Reset Initial Selection)

Input X'1' (Initial Selection Address and Command Register)

Byte	Bit	Meaning
0	0-7	Address byte bits 0-7 (initial selection addr)
1	0-7	I/O cmd byte bits 0-7 (initial selection cmd)

Output X'1' (Initial Selection Address and Command Register)

Byte	Bit	Meaning
0	0-7	Address byte bits 0-7 (initial selection addr)
1	0-7	I/O cmd byte bits 0-7 (initial selection cmd)

Input X'2' (Data/Status Control Register)

Byte	Bit	Meaning
0	0	Outbound data transfer sequence
	1	Inbound data transfer sequence
	2	Status transfer sequence
	3	Emulation subchannel operation (ESC = 1)
	4	Data streaming time-out
	5	Channel stop/interface disconnect
	6	Suppress out monitor interrupt
	7	Program-requested interrupt
1	0	Channel bus out check
	1	Selective reset
	2	0
	3	Ending status stacked
	4	Priority outbound service
	5	Residual byte count bit 5
	6	Residual byte count bit 6
	7	Residual byte count bit 7

Output X'2' (Data/Status Control Register)

Byte	Bit	Meaning
0	0	Set/reset outbound data transfer sequence (Note)
	1	Set/reset inbound data transfer sequence (Note)
	2	Set/reset status transfer sequence (Note)
	3	Set/reset ESC operation (Note)
	4	Set/reset PIO mode (Note)
	5	Reset initial selection interrupt
	6	Reset data/status interrupt
	7	I/O error alert
1	0	Set monitor for circle B
	1	Reset ESC address active
	2	Set monitor for 2848 ETX
	3	Set suppressible status
	4	Priority outbound service
	5	Request byte count bit 5
	6	Request byte count bit 6
	7	Request byte count bit 7

Note: Set = 1; reset = 0.

Input/Output X'3' (ESC Address and Status Byte Register)

Byte	Bit	Meaning
0	0-7	ESC address byte bits 0-7 (data/status transfer)
1	0	ESC status byte bit 0 (attention)
	1	ESC status byte bit 1 (status modifier)
	2	ESC status byte bit 2 (control unit end)
	3	ESC status byte bit 3 (busy)
	4	ESC status byte bit 4 (channel end)
	5	ESC status byte bit 5 (device end)
	6	ESC status byte bit 6 (unit check)
	7	ESC status byte bit 7 (unit exception)

Input/Output X'4' and X'5' (Data Buffer Registers)

Register X'4' (Data Buffer Bytes 1 and 2)

Byte	Bit	Meaning
0	0-7	Data buffer byte 1
1	0-7	Data buffer byte 2

Register X'5' (Data Buffer Bytes 3 and 4)

Byte	Bit	Meaning
0	0-7	Data buffer byte 3
1	0-7	Data buffer byte 4

Input X'6' (NSC Status/Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	NSC status byte bit 0 (attention)
	1	NSC status byte bit 1 (status modifier)
	2	NSC status byte bit 2 (control unit end)
	3	NSC status byte bit 3 (Busy)
	4	NSC status byte bit 4 (channel end)
	5	NSC status byte bit 5 (device end)
	6	NSC status byte bit 6 (unit check)
	7	NSC status byte bit 7 (unit exception)

Output X'6' (NSC Status/Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Set NSC status byte bit 0 (attention)
	1	Set NSC status byte bit 1 (status modifier)
	2	Set NSC status byte bit 2 (control unit end)
	3	Set NSC status byte bit 3 (busy)
	4	Set NSC status byte bit 4 (channel end)
	5	Set NSC status byte bit 5 (device end)
	6	Set NSC status byte bit 6 (unit check)
	7	Set NSC status byte bit 7 (unit exception)

Input X'7' (Channel Adapter Condition Register)

Byte	Bit	Meaning
0	0	Channel adapter 9/13 interface A enabled
	1	Channel adapter 11/15 interface A enabled
	2	Channel adapter 10/14 interface enabled
	3	Channel adapter 9/13 interface B enabled
	4	Channel adapter 11/15 interface B enabled
	5	NSC address active
	6	PIO mode/AIO mode
	7	Channel adapter 12/16 interface enabled
1	0	Channel adapter 1/5 interface A enabled
	1	Channel adapter 1/5 interface B enabled
	2	Channel adapter 2/6 interface A enabled
	3	Channel adapter 2/6 interface B enabled
	4	Channel adapter 3/7 interface A enabled
	5	Channel adapter 3/7 interface B enabled
	6	Channel adapter 4/8 interface A enabled
	7	Channel adapter 4/8 interface B enabled

Output X'7' (Channel Adapter Control Register)

Byte	Bit	Meaning
0	0	Enable auto-selection
	1	Disable auto-selection
	2	Select channel adapter addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel adapter selection bit 0)
	5	Channel adapter selection bit 1) CA address 1-16
	6	Channel adapter selection bit 2)
	7	Channel adapter reset
1	0	Set suppress out monitor
	1	Set program-requested interrupt
	2	Reset channel adapter interrupt level 1 checks
	3	Reset system reset/NSC address active
	4	Set allow channel interface enable (A and B)
	5	Set ESC operational
	6	Set ESC command free
	7	Set allow channel interface disable (A and B)

Input X'8' (Autoselect Chain Check Register)

Byte	Bit	Meaning
0	0	Channel adapter 1/5 in auto-select chain
	1	Channel adapter 2/6 in auto-select chain
	2	Channel adapter 3/7 in auto-select chain
	3	Channel adapter 4/8 in auto-select chain
	4	Channel adapter 9/13 in auto-select chain
	5	Channel adapter 10/14 in auto-select chain
	6	Channel adapter 11/15 in auto-select chain
	7	Channel adapter 12/16 in auto-select chain
1	0	Auto-select error detected by CA1/5
	1	Auto-select error detected by CA2/6
	2	Auto-select error detected by CA3/7
	3	Auto-select error detected by CA4/8
	4	Auto-select error detected by CA9/13
	5	Auto-select error detected by CA10/14
	6	Auto-select error detected by CA11/15
	7	Auto-select error detected by CA12/16

Input X'9' (Autoselect Chain Status Register)

Byte	Bit	Meaning
0	0	Channel adapter in auto-select chain
	1	Previous channel adapter in auto-select chain
	2	Next channel adapter in auto-select chain
	3	Last channel adapter in auto-select chain
	4	Control program interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Output X'9' (Bypass CA From Autoselect Logic Register)

Byte	Bit	Meaning
0	0	Set channel adapter in auto-select chain
	1	Set previous channel adapter in auto-select chain
	2	Set next channel adapter in auto-select chain
	3	Set last channel adapter in auto-select chain
	4	Set interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in auto-select chain
	1	Reset previous channel adapter in auto-select chain
	2	Reset next channel adapter in auto-select chain
	3	Reset last channel adapter in auto-select chain
	4	Reset CP interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Input X'A' (Cycle Steal Chain Status Register)

Byte	Bit	Meaning
0	0	Channel adapter in CS chain
	1	Previous channel adapter in CS chain
	2	Next channel adapter in CS chain
	3	First channel adapter in CS chain
	4	Cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Output X'A' (Bypass CA From Cycle Steal Chain Register)

Byte	Bit	Meaning
0	0	Set channel adapter in CS chain
	1	Set previous channel adapter in CS chain
	2	Set next channel adapter in CS chain
	3	Set first channel adapter in CS chain
	4	Set cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in CS chain
	1	Reset previous channel adapter in CS chain
	2	Reset next channel adapter in CS chain
	3	Reset first channel adapter in CS chain
	4	Reset cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Input/Output X'B' (ESC Test I/O Address and Status Register)

Byte	Bit	Meaning
0	0-7	ESC TIO address byte bits 0-7
1	0	ESC TIO status byte bit 0 (attention)
	1	ESC TIO status byte bit 1 (status modifier)
	2	ESC TIO status byte bit 2 (control unit end)
	3	ESC TIO status byte bit 3 (busy)
	4	ESC TIO status byte bit 4 (channel end)
	5	ESC TIO status byte bit 5 (device end)
	6	ESC TIO status byte bit 6 (unit check)
	7	ESC TIO status byte bit 7 (unit exception)

Input X'C' (Cycle Steal Mode Control Register)

Byte	Bit	Meaning
0	0	SYN monitor control latch
	1	DLE remember control latch
	2	USASCII monitor control latch
	3	EBCDIC monitor control latch
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Residual byte count bits 0-7

Output X'C' (Cycle Steal Mode Control Register)

Byte	Bit	Meaning
0	0	SYN monitor control latch (1 = set; 0 = reset)
	1	DLE remember control latch (1 = set; 0 = reset)
	2	USASCII monitor control latch (1 = set; 0 = reset)
	3	EBCDIC monitor control latch (1 = set; 0 = reset)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Request byte count bits 0-7

Note: 1 = set; 0 = reset

Input X'D' (Channel Adapter Level 1 Interrupt Check Register)

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	ESC address compare error
	6	Operation in progress
	7	(Not used)
1	0	Output exception check
	1	PIO halt remember
	2	Cycle steal halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
	6	(Not used)
	7	(Not used)

Input X'E' (Channel Adapter Level 1 Interrupt Requests)

Byte	Bit	Meaning
0	0	Channel adapter 9/13 level 1 interrupt request
	1	Channel adapter 11/15 level 1 interrupt request
	2	Channel adapter 10/14 level 1 interrupt request
	3	Channel adapter (any) level 1 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	Channel adapter 12/16 level 1 interrupt request
1	0	Channel adapter 1/5 level 1 interrupt request
	1	(Not used)
	2	Channel adapter 2/6 level 1 interrupt request
	3	(Not used)
	4	Channel adapter 3/7 level 1 interrupt request
	5	(Not used)
	6	Channel adapter 4/8 level 1 interrupt request
	7	(Not used)

Input X'F' (Channel Adapter Level 3 Interrupt Requests)

Byte	Bit	Meaning
0	0	Channel adapter type ID
	1	Two-processor switch installed
	2	Selected CA initial selection L3 interrupt request
	3	Selected CA data/status L3 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	(Not used)
1	0	Channel adapter 1/5 level 3 pending
	1	Channel adapter 2/6 level 3 pending
	2	Channel adapter 3/7 level 3 pending
	3	Channel adapter 4/8 level 3 pending
	4	Channel adapter 9/13 level 3 pending
	5	Channel adapter 10/14 level 3 pending
	6	Channel adapter 11/15 level 3 pending
	7	Channel adapter 12/16 level 3 pending

Buffer Chaining Channel Adapter (CA Type 7)

Hardware Status Byte Register

Byte	Meaning
0	Attention
1	Status Modifier
2	Control Unit End
3	Busy
4	Channel End
5	Device End
6	Unit Check
7	Unit Exception

Input X'0' (Initial Selection Control Register)

Byte	Bit	Meaning
0	0	Initial selection interrupt
	1	Interface disconnect
	2	Selective reset
	3	Channel bus out check
	4	Always 0
	5	Initial status byte stacked
	6	Status byte cleared
1	7	System reset
	0	Interface B
	1-7	(Not used)

Output X'0' (Reset Initial Selection)

Input X'1' (Initial Selection Address and Command Register)

Byte	Bit	Meaning
0	0-7	Address byte bits 0-7 (initial selection addr)
1	0-7	I/O cmd byte bits 0-7 (initial selection cmd)

Output X'1' (NCP Buffer Control)

Byte	Bit	Meaning
0	0-7	Data offset in first inbound NCP buffer
1	0-7	NCP buffer length

Input X'2' (Data/Status Control Register)

Byte	Bit	Meaning
0	0	Outbound data transfer sequence
	1	Inbound data transfer sequence
	2	Status transfer sequence
	3	Must be 0
	4	Data streaming time-out
	5	Channel stop/interface disconnect
	6	Suppress out monitor interrupt
	7	Program-requested interrupt
1	0	Channel bus out check
	1	Selective reset
	2	Must be 0
	3	Ending status stacked
	4	Must be 0
	5	Residual byte count bit 5
	6	Residual byte count bit 6
	7	Residual byte count bit 7

Output X'2' (Data/Status Control Register)

Byte	Bit	Meaning
0	0	Set/reset outbound data transfer sequence (Note)
	1	Set/reset inbound data transfer sequence (Note)
	2	Set/reset status transfer sequence (Note)
	3	Set buffer chaining mode
	4	Set/reset PIO mode (Note)
	5	Reset initial selection interrupt
	6	Reset data/status interrupt
	7	I/O error alert
1	0	Must be 0
	1	Must be 0
	2	Must be 0
	3	Set suppressible status
	4	Must be 0
	5	Request byte count bit 5
	6	Request byte count bit 6
	7	Request byte count bit 7

Note: Set = 1; reset = 0.

Input/Output X'3' (VTAM Buffer Length - UNITSZ)

Input/Output X'4' and X'5' (Data Buffer Registers)

Register X'4' (Data Buffer Bytes 1 and 2)

Byte	Bit	Meaning
0	0-7	Data buffer byte 1
1	0-7	Data buffer byte 2

Register X'5' (Data Buffer Bytes 3 and 4)

Byte	Bit	Meaning
0	0-7	Data buffer byte 3
1	0-7	Data buffer byte 4

Input X'6' (NSC Status/Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	NSC status byte bit 0 (attention)
	1	NSC status byte bit 1 (status modifier)
	2	NSC status byte bit 2 (control unit end)
	3	NSC status byte bit 3 (Busy)
	4	NSC status byte bit 4 (channel end)
	5	NSC status byte bit 5 (device end)
	6	NSC status byte bit 6 (unit check)
	7	NSC status byte bit 7 (unit exception)

Output X'6' (NSC Status/Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Set NSC status byte bit 0 (attention)
	1	Set NSC status byte bit 1 (status modifier)
	2	Set NSC status byte bit 2 (control unit end)
	3	Set NSC status byte bit 3 (busy)
	4	Set NSC status byte bit 4 (channel end)
	5	Set NSC status byte bit 5 (device end)
	6	Set NSC status byte bit 6 (unit check)
	7	Set NSC status byte bit 7 (unit exception)

Input X'7' (Channel Adapter Condition Register)

Byte	Bit	Meaning
0	0	Channel adapter 9/13 interface A enabled
	1	Channel adapter 11/15 interface A enabled
	2	Channel adapter 10/14 interface enabled
	3	Channel adapter 9/13 interface B enabled
	4	Channel adapter 11/15 interface B enabled
	5	NSC address active
	6	PIO mode/AIO mode
	7	Channel adapter 12/16 interface enabled
1	0	Channel adapter 1/5 interface A enabled
	1	Channel adapter 1/5 interface B enabled
	2	Channel adapter 2/6 interface A enabled
	3	Channel adapter 2/6 interface B enabled
	4	Channel adapter 3/7 interface A enabled
	5	Channel adapter 3/7 interface B enabled
	6	Channel adapter 4/8 interface A enabled
	7	Channel adapter 4/8 interface B enabled

Output X'7' (Channel Adapter Control Register)

Byte	Bit	Meaning
0	0	Enable auto-selection
	1	Disable auto-selection
	2	Select channel adapter addressed by bits 4-6
	3	Execute output on CA addressed by bits 4-6
	4	Channel adapter selection bit 0)
	5	Channel adapter selection bit 1) CA address 1-16
	6	Channel adapter selection bit 2)
1	7	Channel adapter reset
	0	Set suppress out monitor
	1	Set program-requested interrupt
	2	Reset channel adapter interrupt level 1 checks
	3	Reset system reset/NSC address active
	4	Set allow channel interface enable (A and B)
	5	Set ESC address active
6	(Not used)	
7	Set allow channel interface disable (A and B)	

Input X'8' (Autoselect Chain Check Register)

Byte	Bit	Meaning
0	0	Channel adapter 1/5 in auto-select chain
	1	Channel adapter 2/6 in auto-select chain
	2	Channel adapter 3/7 in auto-select chain
	3	Channel adapter 4/8 in auto-select chain
	4	Channel adapter 9/13 in auto-select chain
	5	Channel adapter 10/14 in auto-select chain
	6	Channel adapter 11/15 in auto-select chain
1	7	Channel adapter 12/16 in auto-select chain
	0	Auto-select error detected by CA1/5
	1	Auto-select error detected by CA2/6
	2	Auto-select error detected by CA3/7
	3	Auto-select error detected by CA4/8
	4	Auto-select error detected by CA9/13
	5	Auto-select error detected by CA10/14
6	Auto-select error detected by CA11/15	
7	Auto-select error detected by CA12/16	

Input X'9' (Autoselect Chain Status Register)

Byte	Bit	Meaning
0	0	Channel adapter in auto-select chain
	1	Previous channel adapter in auto-select chain
	2	Next channel adapter in auto-select chain
	3	Last channel adapter in auto-select chain
	4	Control program interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Output X'9' (Bypass CA From Autoselect Logic Register)

Byte	Bit	Meaning
0	0	Set channel adapter in auto-select chain
	1	Set previous channel adapter in auto-select chain
	2	Set next channel adapter in auto-select chain
	3	Set last channel adapter in auto-select chain
	4	Set interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in auto-select chain
	1	Reset previous channel adapter in auto-select chain
	2	Reset next channel adapter in auto-select chain
	3	Reset last channel adapter in auto-select chain
	4	Reset CP interrupt L1/L3 disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Input X'A' (Cycle Steal Chain Status Register)

Byte	Bit	Meaning
0	0	Channel adapter in CS chain
	1	Previous channel adapter in CS chain
	2	Next channel adapter in CS chain
	3	First channel adapter in CS chain
	4	Cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	(Not used)

Output X'A' (Bypass CA From Cycle Steal Chain Register)

Byte	Bit	Meaning
0	0	Set channel adapter in CS chain
	1	Set previous channel adapter in CS chain
	2	Set next channel adapter in CS chain
	3	Set first channel adapter in CS chain
	4	Set cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0	Reset channel adapter in CS chain
	1	Reset previous channel adapter in CS chain
	2	Reset next channel adapter in CS chain
	3	Reset first channel adapter in CS chain
	4	Reset cycle steal request disabled
	5	(Not used)
	6	(Not used)
	7	(Not used)

Input X'C' (Cycle Steal Mode Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Residual byte count bits 0-7

Output X'C' (Cycle Steal Mode Control Register)

Byte	Bit	Meaning
0	0	(Not used)
	1	(Not used)
	2	(Not used)
	3	(Not used)
	4	(Not used)
	5	(Not used)
	6	(Not used)
	7	(Not used)
1	0-7	Request byte count bits 0-7

Note: 1 = set; 0 = reset

Input X'D' (Channel Adapter Level 1 Interrupt Check Register)

Byte	Bit	Meaning
0	0	IOC bus parity error
	1	Microcode detected error
	2	Channel adapter logic check
	3	(Not used)
	4	(Not used)
	5	EP access
	6	Operation in progress
	7	(Not used)
1	0	Output exception check
	1	PIO halt remember
	2	Cycle steal halt remember
	3	Bus in check interface A
	4	(Not used)
	5	Bus in check interface B
	6	(Not used)
	7	(Not used)

Input X'E' (Channel Adapter Level 1 Interrupt Requests)

Byte	Bit	Meaning
0	0	Channel adapter 9/13 level 1 interrupt request
	1	Channel adapter 11/15 level 1 interrupt request
	2	Channel adapter 10/14 level 1 interrupt request
	3	Channel adapter (any) level 1 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	Channel adapter 12/16 level 1 interrupt request
1	0	Channel adapter 1/5 level 1 interrupt request
	1	(Not used)
	2	Channel adapter 2/6 level 1 interrupt request
	3	(Not used)
	4	Channel adapter 3/7 level 1 interrupt request
	5	(Not used)
	6	Channel adapter 4/8 level 1 interrupt request
	7	(Not used)

Input X'F' (Channel Adapter Level 3 Interrupt Requests)

Byte	Bit	Meaning
0	0	Channel adapter type ID is 6 or 7
	1	Two-processor switch installed
	2	Selected CA initial selection L3 interrupt request
	3	Selected CA data/status L3 interrupt request
	4	Channel adapter address bit 0)
	5	Channel adapter address bit 1) CA address 1-16
	6	Channel adapter address bit 2)
	7	Buffer chaining mode
1	0	Channel adapter 1/5 level 3 pending
	1	Channel adapter 2/6 level 3 pending
	2	Channel adapter 3/7 level 3 pending
	3	Channel adapter 4/8 level 3 pending
	4	Channel adapter 9/13 level 3 pending
	5	Channel adapter 10/14 level 3 pending
	6	Channel adapter 11/15 level 3 pending
	7	Channel adapter 12/16 level 3 pending

Appendix C. Communication Scanner Commands

The communication scanner commands are grouped by function as follows:

- Common commands
- NCP commands
- EP commands
- Character mode commands
- Miscellaneous commands
- Commands in numerical order.

Common Commands

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Monitor Incoming Call	X'04'
Dial	X'05'
Change	X'06'
Raise DTR	X'08'
Flush Data	X'09'
Reset-D	X'0B'
Reset-N	X'0C'
Halt	X'F0'
Halt Immediate	X'F1'

NCP Commands

Command	Hex
SDLC Transmit Control	X'10'
SDLC Transmit Data	X'11'
SDLC Transmit Continue	X'1D'
SDLC Receive Monitor	X'12'
SDLC Receive	X'13'
SDLC Receive Continue	X'14'
SDLC Transmit Multiframe Message Command	X'1E'
SDLC Receive Multiframe Message Command	X'1F'
X.21 Call Request	X'15'
X.21 Monitor Incoming Call	X'16'
X.21 Clear Request	X'17'
NCP BSC Control	X'18'
NCP BSC Transmit	X'19'
NCP BSC Transmit Continue	X'1A'
NCP BSC Receive	X'1B'
NCP BSC Receive Continue	X'1C'

EP Commands

Command	Hex
EP BSC Transmit Initial	X'20'
EP BSC Transmit SYN	X'21'
EP BSC Transmit Data	X'22'
EP BSC Poll	X'23'
EP BSC Receive	X'24'
EP BSC Receive Continue	X'25'
EP BSC Prepare	X'26'
EP BSC Monitor for Phase	X'27'
EP BSC Address Prepare	X'28'
EP BSC Search	X'29'

Character Mode Commands

Command	Hex
Write ICW (1-byte transfer)	X'40'
Start-Stop Transfer (4-byte burst)	X'41'
Read ICW	X'F2'

Miscellaneous Commands

Command	Hex
IBM 386X/58XX Test	X'2B'
Trace	X'2C'
Stop Trace	X'2D'
Wrap	X'2E'

Commands in Numerical Order

Command	Hex
Set Mode	X'01'
Enable	X'02'
Disable	X'03'
Monitor Incoming Call	X'04'
Dial	X'05'
Change	X'06'
Raise DTR	X'08'
Flush Data	X'09'
Reset-D	X'0B'
Reset-N	X'0C'
SDLC Transmit Control	X'10'
SDLC Transmit Data	X'11'
SDLC Receive Monitor	X'12'
SDLC Receive	X'13'
SDLC Receive Continue	X'14'
X.21 Call Request	X'15'
X.21 Monitor Incoming Call	X'16'
X.21 Clear Request	X'17'
NCP BSC Control	X'18'
NCP BSC Transmit	X'19'
NCP BSC Transmit Continue	X'1A'
NCP BSC Receive	X'1B'
NCP BSC Receive Continue	X'1C'
SDLC Transmit Continue	X'1D'
SDLC Transmit Multiframe Message Command	X'1E'
SDLC Receive Multiframe Message Command	X'1F'
EP BSC Transmit Initial	X'20'
EP BSC Transmit SYN	X'21'
EP BSC Transmit Data	X'22'
EP BSC Poll	X'23'
EP BSC Receive	X'24'
EP BSC Receive Continue	X'25'
EP BSC Prepare	X'26'
EP BSC Monitor for Phase	X'27'
EP BSC Address Prepare	X'28'
EP BSC Search	X'29'
IBM 386X/58XX Test	X'2B'
Trace	X'2C'
Stop Trace	X'2D'
Wrap	X'2E'
Write ICW	X'40'
Start-Stop Transfer	X'41'
Halt	X'F0'
Halt Immediate	X'F1'
Read ICW	X'F2'

Appendix D. MOSS Commands

Mailbox Out Commands

Mailbox Out commands always have the high order bit of the command off. The hexadecimal values of these commands are therefore always in the range X'0x' through X'7x'.

Command	Hex
Fallback Complete	X'01'
Fallback Request Port Swap	X'03'
Transfer Path Information Unit Out (SNA Only)	X'06'
Box Error Record Transfer	X'07'
Buffers Now Available	X'08'
Wrap Test Results	X'09'
Time/Date Valid	X'0C'
Control Program Parameters	X'23'
Request Hardware Configuration Data File	X'24'
Control Program Initialization Complete	X'25'
Request Hardware Configuration Data File Swap	X'26'
Request To Reissue Port Swap	X'27'
Control Program Loaded	X'41'
Roll In Saved Storage	X'42'
IPL From Disk	X'43'
Control Information	X'44'
Dump Records Built	X'45'

Mailbox In Commands

Mailbox In commands always have the high order bit of the command on. The hexadecimal values of these commands are therefore always in the range X'8x' through X'Fx'.

Command	Hex
Fallback Requested	X'81'
Switchback Requested	X'82'
Fallback Portswap	X'83'
Update CDS	X'84'
Switchback Complete	X'85'
Transfer Path Information Unit In (SNA Only)	X'86'
Wrap Test Request	X'89'
Stop Wrap Test	X'8A'
Connect Line Adapter	X'8C'
Disconnect Line Adapter	X'8D'
Request Buffer	X'8E'
Free Buffer	X'8F'
Moss Offline	X'90'
Moss Online	X'91'
Port Swapped	X'92'
Disconnect Channel Adapter	X'93'
Connect Channel Adapter	X'94'
AS/CS Chain Update	X'95'
Install Channel Adapter	X'96'
Control Program Parameters Saved	X'A3'
Configuration Data File Information Available	X'A4'
Reissue Port Swap	X'B2'
Scanner IML Complete to Load/Dump	X'C1'
Roll In Complete to Load/Dump	X'C2'
IPL From Disk	X'C3'
Control Information Complete	X'C4'
Dump Records Saved	X'C5'

MOSS to Line Adapter Communication

Command	Hex
Dump Registers	X'02'
Address Compare Reset	X'06'
Snapshot Trace Stop	X'08'
Line Adapter Stop	X'0B'
Line Adapter Go	X'0C'
Checkpoint Trace On	X'0E'
Checkpoint Trace Off	X'0F'
IML	X'41'
Dump Control Store	X'42'
Display Immediate	X'43'
Alter Immediate	X'44'
Display Delayed	X'63'
Alter Delayed	X'64'
Address Compare Set	X'85'
Snapshot Trace Start	X'87'
Initialization	X'C9'

Appendix E. IOC Bus Switching

The IOC bus switching system contains two registers, an error register and a data register.

The bits of the error register have the following meaning:

Byte	Bit	Meaning
0	0-7	(Not used)
1	0	Inbound parity check (main bus)
	1	Outbound parity check (main bus)
	2	Inbound parity check (primary bus)
	3	Inbound parity check (secondary bus)
	4	Halt received during PIO to the CCU
	5	Invalid CCU command
	6	Outbound parity check (primary bus)
	7	Outbound parity check (secondary bus)

The error register can be read and reset, and the data register can be written and read using an IOH/IOHI instruction, as follows:

0/1	1 0 0 0	0 0 0	C C C C	0 0 0	0/1
	Switch Addr.		Command		I/O
0	1	4	5 7 8	11 12	14 15

Bit 0 specifies the IOC bus as follows:

If bit 0 is 0, IOC1 is specified.

If bit 0 is 1, IOC2 is specified.

Bits 1 through 4 contain the switch address (always 1 0 0 0)

Bits 8 through 11 indicate the switch command

1000 = Reset/read error register

1111 = Write/read data register

I/O = input/output bit: 0 = output (reset/write), 1 = input (read).

The IOC switching logic does not raise interrupts to the CCU.

Appendix F. Initial Program Load (IPL)

The initial program load (IPL) mechanism controls the loading of the control program into the controller. Loading takes place via one of the ports defined in the IPL port table, using either a channel adapter (channel-attached controller) or a transmission line and one of the communication scanners (link-attached controller).

Initial program load is performed under the following conditions:

- When the system is first powered up.
- When power is lost and an auto-start occurs.
- When processing cannot continue because of a controller error condition.
- When the channel adapter decodes a 'Write IPL' command from the host.

Sequence of IPL

IPL takes place in several phases:

- Phase 0: Load the MOSS.
- Phase 1: Initialize and test the CCU, SCTL, CACHE, switch, CADS.
- Phase 2: Load the Controller Loader Dump Program (CLDP).
- Phase 3: Load the communication scanners.
- Phase 4: Load and/or initialize the control program.

Notes:

1. For a channel-attached controller, phases 3 and 4 take place simultaneously.
2. For a link-attached controller, phase 4 cannot take place until phase 3 (load the communication scanners from disk) has been completed.

Phase 0: Load the MOSS

This phase loads the MOSS from the MOSS disk/diskette, executes a series of internal tests, and initializes the MOSS. The hexadecimal display indicates three digits from X'F00' through X'FE0' while the MOSS is being loaded and initialized; at the end of this phase, the indicators show X'FEF'.

Apart from the changing digits on the hexadecimal display, this phase is invisible to the user, except in the case of a power on sequence. In this case, the MOSS General Menu is displayed and the MOSS status indicates 'MOSS ALONE'.

Note: Phase 0 only takes place after a 'cold start', that is, under the following conditions:

- At power on time.
- After an auto restart.

Phase 1: Initialize and Test the CCU

During this phase, the MOSS initializes the CCU, as follows:

- The CCU latches are initialized.
- The local storage registers are set to all zeros.
- The main storage is set to all zeros with good parity (power on IPL only).
- The storage protect/address exception mechanism is disabled (power on IPL only).
- The channel adapter registers are initialized with good parity (power on IPL only).
- The CCU and internal bus are tested.
- The communication scanners are tested.

The hexadecimal display indicates the 3 digits X'FF1' during phase 1; at the end of this phase, the indicators show X'FF2'.

Apart from the changing digits on the hexadecimal display, and the changing CCU status on the MOSS Machine Status Area, this phase is also invisible to the user.

Phase 2: Load the Controller Loader Dump Program (CLDP)

During this phase, the following events take place:

- The CLDP loader program and the IPL Ports table are loaded into the CCU from the MOSS diskette.
- Control is passed to the CLDP.

While the MOSS is entering IPL Phase 2, the CLDP does the following:

- Enables the channel adapters (channel attached controllers only).
Note: Until the channel adapters are enabled, they do not reply to initial selection, but simply propagate Select Out to the next device.
- Signals to the hosts that IPL is required:
 - Channel-attached controller: An asynchronous Device End/Unit Check (DE/UC) status is sent to all hosts to signal that control program loading may begin.
 - Link-attached controller: The CLDP program must wait for the communication scanners to be loaded and initialized before it can communicate with the host(s).
 - Monitors the IPL ports.

At the end of this phase, the indicators show X'FF3', and the message

```
ENABLED CA xxxxxxxx L NNNNNNNNNNNNNNNN
```

is displayed on the operator console.

Where:

xxxxxxx is a pattern of mixed 'Y', 'N', and 'U' characters to indicate the (Y) or disabled (N) state of channel adapters 1 through 8.

Note: The 'L NNNNNNNNNNNNNNNN' pattern indicates that all the Link IPL ports are disabled at this point in time.

Phase 3: Load the Communication Scanners

During this phase, the following events take place:

- All scanners of the same type are loaded and initialized in parallel.
- The MOSS monitors the scanner loading process, and sends to the CLDP a list of the scanners that have been successfully initialized.

Note: Control program loading starts here for link-attached controllers.

At the end of this phase, the indicators show X'FF4', and the message

```
ENABLED CA xxxxxxxx L yyyyyyyyyyyyyyyy
```

is displayed on the operator console.

Where:

xxxxxxx is a pattern of mixed 'Y', 'N', and 'U' characters to indicate the (Y) or disabled (N) state of channel adapters 1 through 8.

yyyyyyyyyyyyyyy is a pattern of mixed 'Y' and 'N' characters to indicate the (Y) or disabled (N) state of Link IPL ports 1 through 32.

Phase 4: Load and/or Initialize the Control Program

For a channel-attached controller, control program loading may take place simultaneously with phase 3; in this case, phase 4 is limited to the initialization of the control program already loaded. For a link-attached controller, control program loading cannot take place until phase 3 (load the communication scanners from disk) has been completed.

Channel-Attached Controller Loading

During this step, the following events take place:

1. The host sends a Write IPL (X'05') command to the channel adapter to inform the CCU that the host is ready to send the control program modules. No data is actually sent via this command. The channel adapter replies with an initial status of Channel End alone; this allows the channel to disconnect immediately. This is necessary, because the controller may not be ready at this time (for example, after a restart, when it must be reinitialized).
2. At the same time that the channel adapter sends channel end to the host in reply to Write IPL, it raises a level 3 interrupt to the CCU, and informs the MOSS by hardware. If necessary, the MOSS initializes the CCU, and loads it with the CLDP.
3. When the CLDP is ready, it sends a Device End status to the host (this Device End may be immediate in the case of normal power on, or delayed in the case of a restart, for example). At this point, the hexadecimal indicators display X'FF5', and the message:

```
CA IPL DETECTED ON CA x
```

is displayed on the operator console, followed a little later by a second message:

```
LOAD IN PROGRESS ON CA x
```

Where:

x is the number of the channel adapter 1 through 8.

Note: Channel End and Device End never occur in the same status in reply to a Write IPL command.

4. At this point, the host transfers the control program load module from the host to the CCU, using the normal Write (X'01') command for each block of text. The CLDP reads each block of text, and answers each with a Channel End/Device End status.
5. On the last block of text, the host sends a Write Break (X'09') command to the CLDP, followed by a final Write (X'01') command containing the control program entry point; this causes the CLDP to signal to the MOSS that the control program is loaded, and to transfer control to the control program. At this point, the hexadecimal indicators display X'FF7', and the message

CONTROL PROGRAM LOADED

is displayed on the operator console.

6. Under the control of the control program, CCU software initialization takes place. In particular, the CCU receives the CDF parameters from the MOSS, and the MOSS receives the Control Program Initialization Table (CPIT) from the CCU.
7. When CCU initialization is complete, the hexadecimal indicators display X'000' and the message

IPL COMPLETE

is displayed on the operator console; the controller is ready.

Note: If an error is detected during the IPL, the hexadecimal indicators display X'FFE', and the message

IPL COMPLETE + ERRORS

is displayed on the operator console.

Link-Attached Controller Loading

At the end of phase 3, the scanners are ready to transmit and receive data. The FF4 indication appears on the hexadecimal display, and the message:

```
ENABLED CA xxxxxxxx L yyyyyyyyyyyyyyyy
```

is displayed.

Where yyyyyyyyyyyyyyyy indicates those lines that are designated as IPL ports.

The transfer of the control program now takes place via one of the designated IPL ports. A series of indications on the hexadecimal display and on the operator console allows the operator to follow the operation.

1. When one of the hosts is ready to send the load modules to the controller, the hexadecimal indicators display X'FF6', and the message:

```
LINK IPL DETECTED ON L xxx
```

is displayed on the operator console, followed a little later by a second message:

```
LOAD IN PROGRESS ON L xxx
```

Where:

xxx is the address of the link from 0 through 255.

2. The host now transfers the control program load module from the host to the controller via a channel-attached 3745 using the SDLC protocol under the control of the CLDP.
3. When the last block of data has been loaded into the controller, the hexadecimal indicators display X'FF7', and the message

```
CONTROL PROGRAM LOADED
```

is displayed on the operator console.
4. Under the control of the control program, CCU software initialization takes place. In particular, the CCU receives the CDF parameters from the MOSS, and the MOSS receives the Control Program Initialization Table (CPIT) from the CCU.
5. When CCU initialization is complete, the hexadecimal indicators display X'000' and the message

```
IPL COMPLETE
```

is displayed on the operator console; the controller is ready.

Note: If an error is detected during the IPL, the hexadecimal indicators top display X'FFE', and the message

```
IPL COMPLETE + ERRORS
```

is displayed on the operator console.

IPL From Disk

1. When one of the hosts is ready to send the load modules to the controller, the hexadecimal indicators display X'FD6', and the message:
IPL FROM MOSS DISK IN PROGRESS
 2. Data is loaded from the disk into the CCU.
 3. When the last block of data has been loaded into the controller, the hexadecimal indicators display X'FF7', and the message
CONTROL PROGRAM LOADED
is displayed on the operator console.
 4. Under the control of the control program, CCU software initialization takes place. In particular, the CCU receives the CDF parameters from the MOSS, and the MOSS receives the Control Program Initialization Table (CPIT) from the CCU.
 5. When CCU initialization is complete, the hexadecimal indicators display X'000' and the message
IPL COMPLETE
is displayed on the operator console; the controller is ready.
- Note:** If an error is detected during the IPL, the hexadecimal indicators top display X'FFE', and the message
IPL COMPLETE + ERRORS
is displayed on the operator console.

Appendix G. Branch Trace

Branch Trace Introduction

Branch trace is intended as a general debugging tool for the control program. It records, in the **branch trace table**, the addresses where branches are taken during CCU instruction execution. Interrupts and returns from interrupts via the EXIT instruction are considered as branches for branch trace operations.

Notes:

1. The range of addresses to be traced may be selected by the user via the MOSS.
2. The interrupt levels to be traced may also be selected by the user.

Branch Trace Table

The branch trace table consists of a series of eight-byte entries, one for each branch. The following information is recorded in the table:

- The 'come from' program level.
- The 'come from' instruction address.
- The 'go to' program level.
- The 'go to' instruction address.

The information actually recorded varies slightly depending on the type of branch. The following table should make this clear:

	Trace table entry byte							
	0	1	2	3	4	5	6	7
Type of branch	Come from level	Come from address			Go to level	Go to address		
Branch instruction	CPL	Instruction address			CPL	Branch address		
IAR modification	CPL	Instruction address			CPL	New IAR (Reg 0)		
Program interrupt	Old level	Address of last inst. executed in old lev.			New level	Address of 1st inst. executed in new lev.		
EXIT instruction	Level EXITed	Address of EXIT instruction			New level	Address of 1st inst. executed in new lev.		

Where:

CPL = current program level

The 'come from' and 'go to' levels are encoded as follows:

Level	Hex value
1	X'01'
2	X'02'
3	X'03'
4	X'04'
5	X'05'

Setting up the Branch Trace

The branch trace is set up from the operator console via the MOSS. The user must pass to the MOSS the address of a suitable buffer area, and an initial buffer count (in multiples of eight bytes), for the branch trace table (alternatively, these two parameters may be set by the control program, if one is resident). At this time, other parameters may also be specified, such as:

- Range of addresses to be traced.
- Interrupt levels to be traced.
- Whether or not branch trace wrapping is required. If wrapping is allowed, when the branch trace table is full, the following entries overwrite the earlier entries in the buffer, which are therefore lost.
- Whether or not stop on address is simultaneously required.

Note: The combination of branch trace wrap and stop on address may be used to record the last 'n' branch traces before the stop on address occurred, where n is equal to or less than the number of entries reserved for the branch trace table.

After this initial setting up, the operation is totally transparent to the user.

Notes:

1. When branch tracing is in operation, some degradation of instruction execution time occurs.
2. The address of the branch trace table, as received from the MOSS is available to the control program via the Input X'7B' instruction.
3. The branch trace buffer count, as received from the MOSS is available to the control program via the Input X'7C' instruction.
4. To avoid filling the branch trace table with unwanted timer interrupt traces, the code traced should not include any level 3 code associated with the servicing of timer interrupts.
5. If no control program is resident in CCU storage, the address and the maximum number of entries must be fixed by the user when he calls the function from the MOSS. If a control program is resident, the address and the count may be set up by the program, and passed to the MOSS. However, the user may still modify these two parameters via the MOSS.

6. Each entry of the trace table indicates non-sequential program execution. Normally the entries are straight forward, however when certain events occur in the processor, multiple "branches" may occur without any intervening instruction execution. When this happens, the trace table contains an entry for each event. For example, if the program is executing in level 4 and a level 3 interrupt occurs followed immediately by a level 2 interrupt, the trace table will contain the following:

		Trace table entry byte								
		0	1	2	3	4	5	6	7	
Type of branch	Come from level	Come from address				Go to level	Go to address			
Program level 3 interrupt	level 4	Last instruction executed in level 4				level 3	First instr. to be executed in level 3			
Program level 2 interrupt	level 4	Last instruction executed in level 4				level 2	First instruction executed in level 2			

The table shows, 'From L4, to L3; from L4, to L2.

Since no instruction was executed in level 3, the program execution path is actually from L4 to L2.

A similar situation exists if the program ever branches to an invalid operation: The instruction at the branch address is not executed and a second branch (to level 1 error recovery) occurs. The table then contains two entries:

1. From level 4 (last instruction), to level 4 (invalid operation)
2. From level 4 (last instruction), to level 1 (first instruction).



List of Abbreviations

A	ampere	CA	channel adapter
abend	abnormal end of task	CAC	common adapter code
ac	alternating current	CACM	channel adapter concurrent maintenance
AC	abandon call address compare	CAL	channel adapter logic
ACB	adapter control block	CADR	channel adapter drivers receivers
ACF	Advanced Communications Function	CADRUk	channel adapter driver receiver type U.K.
ACK	acknowledge character	CB	circuit breaker
ACR	add character register	CCITT	Committe Consultatif International Telegraphique et Telephonique. The International Telegraph and Telephone Consultative Committee.
ACU	automatic calling unit	CCMD	current command
AE	address exception	CCN	communication controller node
AEK	address exception key	CCR	compare character register
AFD	airflow detector	CCU	central control unit
AGC	automatic gain control	CCW	channel command word
AHR	add halfword register	CD	carrier detector
AIO	adapter initiated operation	CDF	configuration data file
ALC	airlines line control	CDS	configuration data set
ALU	arithmetic and logic unit	CE	customer engineer
AMD	air moving device	CEPT	Comite Europeen des Postes et Telecommunications
AR	add register	CHCW	channel control word
ARI	add register immediate	CHR	compare halfword register
AS	autoselection	CI	calling indicator
ASCII	American National Standard Code for Information Interchange	CLDP	controller load/dump program
AXB	adapter expansion block	CMOS	complementary metal oxide semiconductor
B	branch	CNM	communication network management
BAL	branch and link	CNMI	communication network management interface
BALR	branch and link register	CNSL	console
BB	branch on bit	CPIT	control program information table
BCC	block check character	CPM	connection point manager
BCCA	buffer chaining channel adapter	CPT	checkpoint trace
BCCW	bit clock control word	CR	(1) compare register (2) call request (3) channel request
BCL	branch on C latch	CRC	cyclic redundancy check
BCT	branch on count	CRI	compare register immediate
BER	box event record	CRP	check record pool
BG	background		
B/M	bill of material		
bps	bits per second		
BSC	binary synchronous communication		
BT	branch trace		
BZL	branch on Z latch		
C	control (X.21)		

CRU	customer replaceable unit	EC	engineering change
CS	(1) cycle steal (2) communication scanner	ECC	error checking and correction
CSA	(1) common subassembly (2) communication system architecture	EDE	elementary data exchange
CSCW	cycle steal control word	ED/FI	error detection/fault isolation
CSG	cycle steal grant	EIA	Electronic Industries Association
CSGH	cycle steal grant high	ELCS	extended line communication status
CSGL	cycle steal grant low	ENQ	enquiry
CSP	communication scanner processor	EOT	end of transmission
CSR	cycle steal request	EP	emulation program
CSRH	cycle steal request high	EPO	emergency power-off
CSRL	cycle steal request low	ERC	error reference code
CSS	control subsystem	EREP	environmental error record editing and printing program
CSU	(1) customer setup (2) channel service unit	ERP	error recovery procedure
CSW	channel status word	ESC	emulation subchannel
CTS	clear to send	ESCH	emulation subchannel high
CW	control word	ESCL	emulation subchannel low
CZ	carry/zero	ESD	external symbol dictionary
DAF	destination address field	ETB	end-of-transmission block character
dc	direct current	ETX	end-of-text character
DC	data chaining	EXP	expected
DCE	data circuit-terminating equipment	FCC	Federal Communications Commission
DCF	diagnostic control function	FCPS	final call progress signals (X.21)
DCM	diagnostic control monitor	FDD	flexible disk drive
DE	device end	FDS	flat distribution system
DLO	data line occupied	FE	field engineer
DMA	direct memory access	FEIS	field engineering information system
DMSW	direct memory access switch	FERR	FESA error register
DOI	duration of interrupt	FES	front-end scanner
DP	digit present	FESA	front-end scanner adapter
DRA	duration of repair action	FESH	front-end scanner high-speed
DSC	distant station connected	FESL	front-end scanner low-speed
DSR	data set ready	FM	(1) frequency modulation (2) function management
DSRS	data signaling rate selection	FPS	FES parameter/status
DSU	data service unit	FRU	field-replaceable unit
DTE	data terminal equipment	ft	foot
DTER	DMA bus terminator	GPR	general purpose register
DTR	data terminal ready	GPT	generalized PIU trace
DVB	device block	GTF	generalized trace facility
DX	duplex	HCS	Hardware Central Service
EBCDIC	extended binary-coded decimal interchange code	HDD	hard disk drive
		HDX	half-duplex
		HLIR	high-level interrupt request

HPTSS	high-performance transmission subsystem	LA	(1) load address (2) line adapter
HSB	high-speed buffer	LAB	line adapter board
HSC	high-speed channel	LAN	local area network
HW	hardware	LAP	line adapter processor
Hz	hertz	LAR	lagging address register
I	indication	LCB	line control block
IAR	instruction address register	LCD	line control definer
IBE	internal box error	LCOR	load character with offset register
IC	insert character	LCR	load character register
ICA	integrated communication adapter	LCS	line communication status
ICB	interface control block	LDF	line description file
ICF	internal clock function	LED	light-emitting diode
ICT	insert character and count	LERR	line error register/driver check
ICW	interface control word	LH	load halfword
ID	identifier	LHOR	load halfword with offset register
IFT	internal function test	LHR	load halfword register
IML	initial microcode load	LIB	line interface buffer
IN	input	LIC	line interface coupler
INOP	inoperative	LID	(1) line identification (2) line interface display
IOC	input/output control	LLB	local loop back
IOCB	input/output control bus	LLIR	low-level interrupt request
IOCS	input/output control system	LL2	link-level-2 test
IOH	input/output halfword	LNVT	line vector table
IOHI	input/output halfword immediate	LOR	load with offset register
IOIRR	input/output interrupt request register	LPDA	Link Problem Determination Aid
IOSW	input/output switch	LR	load register
IPF	instruction pre-fetch	LRC	longitudinal redundancy check
IPL	initial program load	LRI	load register immediate
IPR	isolated pacing response	LRU	least recently used
IRR	interrupt request removed	LS	local storage
ISDN	integrated services digital network	LSAR	local storage address register
ISL	inbound serial link	LSI	large scale integration
ITB	intermediate text block	LSR	local storage register
ITER	IOC bus terminator	LSSD	level-sensitive scan design
IVT	isolation verification tests	LT	local test
KB	kilobyte; 1024 bytes	LU	logical unit
KBD	keyboard	m	meter
kbps	kilobits per second	MB	megabyte; 1 048 576 bytes
kg	kilogram	MCA	MOSS console adapter
kHz	kilohertz	MCPC	machine check/program check
KO	not OK	MCT	machine configuration table
L	load	MDOR	MOSS data operand register

MDR	miscellaneous data record	OCR	OR character register
MERR	MUX error	OEM	original equipment manufacturer
MES	miscellaneous equipment specification	OEMI	original equipment manufacturer's interface
MFM	modified frequency modulation	OHR	OR halfword register
MHz	megahertz	OP	operation decode
MICB	MOSS interface control block	OR	OR register
MIM	maintenance information manual	ORI	OR register immediate
MIO	MOSS input/output	OSL	outbound serial link
MIOH	MOSS input/output halfword	OUT	output
MIOHI	MOSS input/output halfword immediate	ov	overvoltage
MIP	maintenance information procedures	PAP	previous adapter present
MIR	maintenance information reference	PAR	problem analysis and repair
MLC	machine level control	PCB	power control bus
MLT	machine load table	PCF	primary control field
mm	millimeter	PCI	program-controlled interrupt
MMIO	memory mapped input/output	PCR	power check reset
min	minute	PCW	processor control word
MOD	modifier	PDF	parallel data field
MOSS	maintenance and operator subsystem	PE	product engineering
MPS	multiple port sharing	PEP	partitioned emulation program
ms	millisecond	PF	programmable function
MSA	machine status area	PFAR	prefetch address register
MSD	machine status display	PI	power indication
MUX	multiplex function	PIO	program-initiated operation
mV	millivolt	PIRR	program interrupt request register
NAK	negative acknowledge character	PIU	pass information unit
NCCF	Network Communications Control Facility	PND	present next digit
NCP	Network Control Program	POPR	prefetch operation register
NCTE	network communication terminal equipment	POR	power-on reset
NLDM	Network Logical Data Manager	PROM	programmable read-only memory
NMPF	network management program facilities	PSA	program status area
NMVT	network management vector transport	PSV	program status vector
NPDA	Network Problem Determination Application	PSW	program status word
NRZI	non return-to-zero inverted	PTCE	product-trained CE
NS	new sync	PTER	power bus terminator
ns	nanosecond	PTF	program temporary fix
NSC	native subchannel	PTT	Post Telephone and Telegraph Administration
NTO	Network Terminal Option	PTX	phototransistor
NTRI	network token-ring interconnection	PU	physical unit
NTT	Nippon Telegraph and Telephone	PV	parity valid
oc	overcurrent	RA	repair action
		RAC	repair action code

RC	receive clock	SIO	start input/output
RCV	receive	SIT	scanner internal trace
RD	receive data	SKA	storage key address
RECFMS	record formatted maintenance statistics	SMPS	switching module power supply
RECMS	record maintenance statistics	SNA	Systems Network Architecture
REQMS	request for maintenance statistics	SNRM	set normal response mode
RFS	ready for sending	SODO	serial out data out
RI	(1) register to immediate (2) ring indicator	SOH	start of heading
RLSD	receive line signal detector	SP	storage protect
ROK	read-only key	SPAE	storage protect/address exception
ROS	read-only storage	SPK	storage protect key
ROSAR	read-only storage address register	SR	subtract register
rpm	revolutions per minute	SRI	subtract register immediate
RPO	remote power-off	SRL	(1) shift register left (2) shift register latch
RPQ	request for price quotation	S-S	start-stop
RR	register-to-register	SSB	system status block
RS	register-to-storage	SSCP	system services control point
RSA	register-to-storage with addition	SSP	System Support Programs
RSET	receive signal element timing	ST	store
RSF	remote support facility	STC	store character
RTC	retry count (X.21)	STCT	store character and count
RTM	retry timer (X.21)	STER	switch terminator
RTS	request to send	STH	store halfword
RU	request/response unit	STX	start of text
RVI	reverse interrupt	SVC	supervisor call
R/W	read/write	SWER	switch error register
s	second	SYN	synchronous idle
SAR	storage address register	SYSGEN	system generation
SCB	scanner control block	T	transmit
SCF	secondary control field	TA	tag address
SCR	(1) subtract character register (2) serial clock receive	TAP	trace analysis program
SCT	serial clock transmit	TAR	temporary address register
SD	send data	TC	transmit clock
SDF	serial data field	TCB	task control block
SDLC	Synchronous Data Link Control	TCC	trace correlation counter
SE	system engineer	TCS	two-channel switch
SES	secondary status	TCTR	transient error counter
SET	signal element timing	TD	transmitted data
SHM	short hold mode	TERM	terminator
SHR	subtract halfword register	TG	transmission group
SIDI	serial in data in	TI	test indicator
SIM	set initialization mode	TIC1	token-ring interface coupler type 1

TIC2	token-ring interface coupler type 2	VCNA	VTAM node control application
TICB	trace interface control block	VH	valid halfword
TIO	test I/O	VPD	vital product data
TLNVT	trace line vector table	VRC	vertical redundancy check
TOD	time of day	VTAM	Virtual Telecommunications Access Method
TPS	two-processor switch	V.24	CCITT recommendation V.24
TPSA	trace parameter status area	V.25	CCITT recommendation V.25
TRA	token-ring adapter	V.28	CCITT recommendation V.28
TRM	(1) token-ring multiplexer (2) test register under mask	V.35	CCITT recommendation V.35
TRSS	token-ring subsystem	W	watt
TRU	trace record unit	WACK	wait before transmitting positive acknowledgment character
TSS	transmission subsystem	WB	wrap back
TTA	translate table area	WKR	working register
TTD	temporary text delay	WSDR	wide storage data register
UC	universal controller	XI	X.25 SNA Interconnection
UCW	unit control word	XID	exchange identification
UE	unit exception	XCR	exclusive OR character register
UEPO	unit emergency power-off	XHR	exclusive OR halfword register
U.K.	United Kingdom	XOR	exclusive OR
UKA	user key address	XR	exclusive OR register
UKP	user key program	XREG	external registers
UKDR	user key data register	XRI	exclusive OR register immediate
UKL	user key level interrupt	X.21	CCITT recommendation X.21
uv	undervoltage	X.25	CCITT recommendation X.25
V	volt	ZI	zero insert
VB	valid byte	ZREG	Z register

Glossary

This glossary defines all new terms and abbreviations used in this manual. It includes terms and definitions from:

- The *IBM Dictionary of Computing*, SC20-1699.
- The *American National Dictionary for Information Processing Systems*, copyright 1982 by the Computer and Business Manufacturers Association (CBEMA). Copies may be purchased from the American National Standards Institute, 1430 Broadway, New York, New York 10018. These definitions are identified by the symbol (A) after the definition.
- The *ISO Vocabulary - Information Processing* and the *ISO Vocabulary - Office Machines*, developed by the International Organization for Standardization, Technical Committee 97, Subcommittee 1. Definitions from published sections of the vocabularies are identified by the symbol (I) after the definition. Definitions reprinted from working documents, draft proposals, or draft international standards of ISO Technical Committee 97, Subcommittee 1 (Vocabulary) are identified by the symbol (T) following the definition, indicating that final agreement has not yet been reached among its participating members.

If you do not find the term you are looking for, refer to the index or to the *IBM Dictionary of Computing*.

adapter-initiated operation (AIO). A transfer of up to 256 bytes between an adapter (CA or LA) and the CCU storage. The transfer is initiated by an IOH/IOHI instruction, and is performed in cycle stealing via the IOC bus.

asynchronous transmission. Transmission in which each character is individually synchronized, usually by the use of start and stop elements. The start-stop link protocol, for example, uses asynchronous transmission. Contrast with 'synchronous transmission.'

auto-answer. A machine feature that allows a DCE to respond automatically to a call that it receives over a switched line.

auto-call. A machine feature that allows a DCE to initiate a call automatically over a switched line.

binary synchronous communication (BSC). A form of telecommunication line control that uses a standard set of transmission control characters and control character sequences, for binary synchronous transmission of binary-coded data between stations.

box event record (BER). Information about an event detected by the controller. It is recorded on the

disk/diskette and can be displayed on the operator console for event analysis.

block multiplexer channel. A multiplexer channel that interleaves blocks of data. See also byte multiplexer channel. Contrast with selector channel.

buffer chaining channel adapter (BCCA). A communication controller hardware unit used to attach the controller to a System/370 data channel.

byte multiplexer channel. A multiplexer channel that interleaves bytes of data. See also block multiplexer channel. Contrast with selector channel.

cache. A high-speed buffer storage that contains frequently accessed instructions and data; it is used to reduce access time.

central control unit (CCU). The communication controller hardware unit that contains the circuits and data flow paths needed to execute instructions and to control its storage and the attached adapters.

channel adapter (CA). A communication controller hardware unit used to attach the controller to a System/370 data channel.

channel interface. The interface between the controller and the host processors.

communication controller. A type of communication control unit whose operations are controlled by one or more programs stored and executed in the unit. It manages the details of line control and the routing of data through a network.

communication scanner. A communication controller hardware unit that provides the connection between lines and the central control unit. The communication scanner monitors telecommunication lines and data links for service requests.

communication scanner processor (CSP). The processor of a scanner.

configuration data file (CDF). A MOSS file that contains a description of all the hardware features (presence, type, address, and characteristics).

control panel. A panel that contains lights and keys used to observe and operate the status of the operations within a system.

control subsystem (CSS). The part of the controller that stores and executes the control program, and monitors the data transfers over the channel and transmission interfaces.

cyclic redundancy check (CRC). A system of error checking performed at both the sending and receiving station after a block check character has been accumulated.

data circuit-terminating equipment (DCE). In a data station, the equipment that provides the signal conversion and coding between the data terminal equipment (DTE) and the line. (I)

Note: The DCE may be separate equipment or an integral part of other equipment.

data terminal equipment (DTE). That part of a data station that serves as a data source, data sink, or both. (I) (A)

direct attachment. The attachment of a DTE to another DTE without a DCE.

direct memory access (DMA). The transfer of data between memory and input/output units without processor intervention.

duplex transmission. Data transmission in both directions at the same time. (I) (A)

emulation program (EP). The function of a network control program to perform activities equivalent to those of an IBM 2701 Data Adapter Unit, an IBM 2702 Transmission Control, or an IBM 2703 Transmission Control.

fallback. In twin backup mode of operation, a state where the traffic of the failing CCU has been redirected to the second one.

front-end scanner (FES). A circuit that scans the transmission lines, serializes and deserializes the transmitted characters, and manages the line services. It is part of the scanner.

half-duplex. In data communication, pertaining to transmission in only one direction at a time. Contrast with duplex.

hit. In cache operation, indicates that the information is in the cache storage.

host processor. 1. A processor that controls all or part of a user application network. (T) 2. In a network, the processing unit in which resides the access method for the network. 3. In an SNA network, the processing unit that contains a system services control point (SSCP). 4. A processing unit that executes the access method for attached communication controllers. Also called 'host'.

IBM service representative. An individual in IBM who performs maintenance services for IBM products or systems. See also IBM Program Support Representative.

initial microcode load (IML). The process of loading the microcode into a scanner or into MOSS.

initial program load (IPL). The initialization procedure that causes 3745 control program to commence operation.

input/output control (IOC). The circuit that controls the input/output from/to the channel adapters and scanners via the IOC bus.

internal clock function. A LIC function that provides a transmit clock for sending data, and retrieves a receive clock from received data, when the modem does not provide those timing signals. When the terminal is connected in direct-attach mode (without modem) the ICF also provides the transmit and receive clocks to the terminal, via the LIC card.

internal function test (IFT). A set of diagnostic programs designed and organized to detect and isolate a malfunction.

line. The portion of a data circuit external to data circuit-terminating equipment (DCE), that connects the DCE to a data switching exchange (DSE), that connects a DCE to one or more other DCEs, or that connects a DSE to another DSE. (I)

line interface coupler (LIC). A circuit that attaches up to four transmission cables to the controller.

Link Problem Determination Aid (LPDA). A set of test facilities resident in the IBM 386X/586X modems and activated from the control program in the controller and from the host.

link protocol. The set of rules by which a logical data link is established, maintained, and terminated, and by which data is transferred across the link.

logrec. error logging program of access method

longitudinal redundancy check (LRC). A system of error checking performed at the receiving station after a block check character has been accumulated.

maintenance and operator subsystem. The part of the controller that provides operating and servicing facilities to the customer's operator and the IBM service representative.

microcode. A program, that is loaded in a processor (for example, the MOSS processor) to replace a hardware function. The microcode is not accessible to the customer.

miss. In cache operation, indicates that the information is not in the cache storage.

modem (modulator/demodulator). A device that converts digital data from a computer to an analog signal that can be transmitted on a

telecommunication line, and converts the analog signal received to data for the computer.

MOSS input/output control (MIOC). The circuit that controls the input/output from/to the MOSS.

multiplexer channel. A channel designed to operate with a number of I/O devices simultaneously. Several I/O devices can transfer records at the same time by interleaving items of data. See also byte multiplexer, block multiplexer.

multiplexing. In data transmission, a function that permits two or more data sources to share a common transmission medium so that each data source has its own channel. (I) (A)

multipoint connection. A connection established for data transmission among more than two data stations. (I) (A)

Note: The connection may include switching facilities.

network. See user-application network.

Network Control Program (NCP). An IBM licensed program that provides communication controller support for single-domain, multiple-domain, and interconnected network capability.

nonswitched line. 1. A connection between systems or devices that does not have to be made by dialing. Contrast with switched line. 2. A telecommunication line on which connections do not have to be established by dialing. Synonymous with leased line.

operator console. The IBM Operator Console that is used to operate and service the 3745 through the MOSS.

partitioned emulation programming (PEP) extension. A function of a network control program that enables a communication controller to operate some telecommunication lines in network control mode while simultaneously operating others in emulation mode.

point-to-point connection. A connection established between two data stations for data transmission. (I) (A)

Note: The connection may include switching facilities.

polling. On a multipoint connection or a point-to-point connection, the process whereby data stations are invited one at a time to transmit. (I)

Post Telephone and Telegraph Administration (PTT). An organization, usually a government department, that provides communication common carrier services in countries other than the USA and Canada. Examples of PTTs are the Bundespost in Germany, and the Nippon Telephone and Telegraph Public Corporation in Japan.

program-initiated operation (PIO). A transfer of four bytes between a general register in the CCU and an adapter (channel or scanner). The transfer is initiated by IOH/IOHI instruction and is executed via the IOC bus.

scanner. See communication scanner.

selector channel. An I/O channel designed to operate with only one I/O device at a time. Once the I/O device is selected, a complete record is transferred one byte at a time. Contrast with block multiplexer channel, multiplexer channel.

services. A set of functions designed to facilitate the maintenance of a device or system.

single. Configuration with one CCU.

start-stop system. A data transmission system in which each character is preceded by a start signal and followed by a stop signal. (T)

switchback. Operation to reset a twin backup configuration from fallback to initial state.

switched line. A telecommunication line in which the connection is established by dialing. Contrast with nonswitched line.

Synchronous Data Link Control (SDLC). A discipline conforming to subsets of the Advanced Data Communication Control Procedures (ADCCP) of the American National Standards Institute (ANSI) and High-level Data Link Control (HDLC) of the International Organization for Standardization, for managing synchronous, code-transparent, serial-by-bit information transfer over a link connection. Transmission exchanges may be duplex or half-duplex over switched or nonswitched links. The configuration of the link connection may be point-to-point, multipoint, or loop. (I)

synchronous transmission. Data transmission in which the time of occurrence of each signal representing a bit is related to a fixed time base. (I)

Systems Network Architecture (SNA). The description of the logical structure, formats, protocols, and operational sequences for transmitting information units through, and controlling the configuration and operation of, networks.

Note: The layered structure of SNA allows the ultimate origins and destinations of information, that is, the end users, to be independent of and unaffected by the specific SNA network services and facilities used for information exchange.

timeout. The time interval allotted for certain operations to occur.

transmission interface. The interface between the controller and the user application network.

transmission line. The physical means for connecting two or more DTEs (via DCEs). It can be nonswitched or switched. Also called a 'line.'

transmission subsystem (TSS). The part of the controller that controls the data transfers over the transmission interface.

twin. Configuration with two CCUs.

twin dual. Mode of operation with two CCUs operating simultaneously in two distinct Sub-areas.

twin backup. Mode of operation identical to Twin Dual with Fallback capability.

twin standby. Mode of operation with one CCU active and the other in standby, ready to take over.

two-processor switch (TPS). A feature of the channel adapter that connects a second channel to the same adapter.

T1. U.S. service for very high speed transmissions at 1.5 million bps.



user-application network. A configuration of data processing products, such as processors, controllers, and terminals, established and operated by users for the purpose of data processing or information exchange which may use services offered by communication common carriers or telecommunication Administrations. (T)

vertical redundancy check (VRC). An odd parity check performed on each character of a block as the block is received.

Bibliography

Customer Publications for 3745 (Models 210, 310, 410, and 610)

The product library is presented in two formats:




Evaluating and Configuring



GA33-0092

Introduction

To evaluate and learn about the 3745 capabilities



GA33-0093

Configuration Program

To configure a 3745

Preparing Your Site



GC22-7064

S/370 I/O Installation Manual Physical Planning

To plan the physical site



GA33-0127

Preparing for Connection

To prepare cable installation and LIC5 or LIC6 configuration

Preparing for Operation



GA33-0126 1

Telecommunication Products Safety Handbook

To recall safety principles



SA33-0129 1

Connection and Integration Guide

To install and test LICs and customize your 3745 after installation



SA33-0158 1

Console Setup Guide

To install local, alternate, or remote consoles

Customizing Your Control Program



SA33-0102


Principles of Operation

To understand the 3745 instruction set in order to write or modify a control program

Note: 1 Documentation shipped with the 3745.

Customer Publication - Continued

Operating and Testing



SA33-0098 ¹

Basic Operations Guide
To carry out routine daily operations



SA33-0097 ¹

Advanced Operations Guide
To carry out advanced operations and testing from the 3745 operator console



SA33-0161

Remote Loading/Activation Guide
To customize VTAM, NCP, and NPSI generations to support a remote controller



SA33-0178

Guide to Timed IPL and Rename Load Module
VTAM procedures:

- To schedule an automatic reload of 3745 communication controllers
- To keep 3745 load module changes transparent to the operations staff.

Managing Problems



SA33-0096 ¹

Problem Determination Guide
To perform problem determination

Finding Information





SA33-0172 ¹

Master Index
To find information in the customer library

Note: ¹ Documentation shipped with the 3745.

Customer Publications for 3745 (Models 130, 150, 160, and 170)

The product library is presented in two formats:




Evaluating and Configuring



GA33-0138

Introduction

To evaluate and learn about the 3745 capabilities



GA33-0093

Configuration Program

To configure a 3745

Preparing Your Site



GC22-7064

S/370 I/O Installation Manual Physical Planning

To plan the physical site



GA33-0140

Preparing for Connection

To prepare cable installation and LIC5 or LIC6 configuration

Preparing for Operation



GA33-0126 ¹

Telecommunication Products Safety Handbook

To recall safety principles



SA33-0141 ¹

Connection and Integration Guide

To install and test LICs and customize your 3745 after installation



SA33-0158 ¹

Console Setup Guide

To install local, alternate, or remote consoles

Customizing Your Control Program



SA33-0102


Principles of Operation

To understand the 3745 instruction set in order to write or modify a control program

Note: ¹ Documentation shipped with the 3745.

Customer Publication - Continued

Operating and Testing



SA33-0098 1

Basic Operations Guide
To carry out routine daily operations



SA33-0097 1

Advanced Operations Guide
To carry out advanced operations and testing from the 3745 operator console



SA33-0161

Remote Loading/Activation Guide
To customize VTAM, NCP, and NPSI generations to support a remote controller



SA33-0178

Guide to Timed IPL and Rename Load Module
VTAM procedures:

- To schedule an automatic reload of 3745 communication controllers
- To keep 3745 load module changes transparent to the operations staff.

Managing Problems



SA33-0096 1

Problem Determination Guide
To perform problem determination

Finding Information



SA33-0142 1

Master Index
To find information in the customer library

Note: 1 Documentation shipped with the 3745.

Index

A

- access priority, TIC 6-5
- adapter input/output 4-10, 4-78
- adapter input/output immediate 4-10, 4-79
- adapter input/output immediate instruction 2-35
- adapter input/output instruction 2-33
- adapter levels 2 and 3 interrupt requests 3-24
- adapter-initiated operation 4-26, 4-93
 - for channel adapter 4-4, 4-70
- adapter, channel 1-14
- add character register instruction 2-14
- add halfword register instruction 2-14
- add instructions 2-13
- add register immediate instruction 2-13
- add register instruction 2-13
- address 7-3, 8-3
 - ESS 8-3
 - group 7-3, 8-3
 - HPTSS 7-3
 - interrupt start 3-8
 - IOC bus 7-3, 8-3
 - line interface 5-4, 7-4, 8-4
- address compare error 4-46
- address compare level 1 interrupt 3-36
- address exception key 3-13, 3-14
- address protection key, setting 3-44
- address stop G-2
- addressing exception on instruction fetch 3-36
- addressing exception on program execution 3-36
- addressing exception protection 1-4
- addressing storage 1-2
- addressing, channel adapter 4-12, 4-80
- address, TIC
 - functional 6-40, 6-58
 - group 6-40, 6-57
 - matching codes 6-53
 - node 6-41
 - register 6-32, 6-34
- AIO 4-10, 4-26, 4-78, 4-93
- AIO mode 4-29, 4-96
- AIO operations, CCW 3-20
- all-zero initial status 4-59, 4-123
- AND character register instruction 2-27
- AND halfword register instruction 2-27
- AND instructions 2-26
- AND register immediate instruction 2-26
- AND register instruction 2-26
- any initial status on test I/O 4-123
- any initial status on test I/O (ESC) 4-60
- any initial status on test I/O (NSC) 4-60
- auto-select error detected by channel adapter 4-34, 4-101
- auto-selection mechanism 4-13, 4-81

B

- background program level 1-10
- base register
 - fullword addressable 3-8
 - halfword addressable 3-8
- base register, byte addressable 3-8
- BIA, TIC 6-62
- bit 4-15, 4-83
 - address compare error 4-46
 - address compare level 1 interrupt 3-36
 - addressing exception on instruction fetch 3-36
 - addressing exception on program execution 3-36
 - AIO mode 4-29, 4-96
 - auto-select error detected by channel adapter 4-34, 4-101
 - bit, interface disconnect 4-15, 4-83
 - bit, request byte count 4-23, 4-91
 - buffer chaining mode 4-116
 - bus in check interface A 4-47, 4-112
 - bus in check interface B 4-47, 4-112
 - CCU hardware error summary 3-35
 - CE/operator interrupt request level 3 3-38
 - channel adapter address 4-49, 4-51, 4-114, 4-115
 - channel adapter in auto-select chain 4-33, 4-35, 4-100, 4-102
 - channel adapter in cycle steal chain 4-39, 4-106
 - channel adapter level 1 interrupt request 4-48, 4-49, 4-113, 4-114
 - channel adapter level 3 pending 4-51, 4-116
 - channel adapter logic check 4-46, 4-111
 - channel adapter reset 4-31, 4-98
 - channel adapter selection 4-31, 4-98
 - channel adapter type id 4-50, 4-115
 - channel bus out check 4-15, 4-19, 4-83, 4-87
 - channel stop/interface disconnect 4-19, 4-87
 - control program to MOSS request 3-23
 - control program to MOSS response 3-23
 - cp interrupt L1/L3 disabled 4-36, 4-103
 - cycle steal halt remember 4-47, 4-112
 - cycle steal request disabled 4-40, 4-107
 - data streaming time-out 4-87
 - data streaming timeout 4-19
 - disable auto-selection 4-30, 4-97
 - DLE remember control latch 4-44, 4-45
 - EBCDIC monitor control latch 4-44, 4-45
 - emulation subchannel operation 4-15, 4-19
 - enable auto-selection 4-30, 4-97
 - enable storage protect/address exception 3-14
 - enable/disable timer/counter 3-31
 - ending status stacked 4-20, 4-87
 - EP access 4-111
 - ESC operation 4-15, 4-19
 - execute output on channel adapter addressed by bits 4 through 6 4-30, 4-97

bit (continued)

first channel adapter in cycle steal chain 4-39, 4-106
high/low resolution 3-32
inbound data transfer sequence 4-18, 4-86
inhibit program level 5 C and Z latches replacement 3-29
initial selection interrupt 4-14, 4-82
initial status byte stacked 4-15, 4-83
interface B 4-84
interval timer interrupt request level 3 3-39
invalid operation 3-35
IOC bus parity error 4-46, 4-111
IOC1 CA 3-35
IOC1 level 1 summary 3-36
IOC1 line adapter 3-35
IOC2 CA 3-36
IOC2 level 1 summary 3-36
IOC2 line adapter 3-35
IPL level 1 interrupt 3-36
I/O error alert 4-22, 4-90
last channel adapter in auto-select chain 4-35, 4-102
level 5 I/O error 3-35
microcode detected error 4-46, 4-111
modify key value 3-15
MOSS diagnostic interrupt request level 2 3-38
MOSS diagnostic interrupt request level 3 3-38
MOSS inoperative 3-35
MOSS service interrupt request level 4 3-38
MOSS service interrupt response level 4 3-38
next channel adapter in auto-select chain 4-35, 4-102
next channel adapter in cycle steal chain 4-39, 4-106
NSC address active 4-29, 4-96
NSC status byte 4-27, 4-94
operation in progress 4-46, 4-111
outbound data transfer sequence 4-18, 4-86
output exception check 4-47, 4-112
PCI level 2 3-38
PCI level 3 3-39
PCI level 4 3-38
PIO halt remember 4-47, 4-112
PIO mode 4-29, 4-96
previous channel adapter in auto-select chain 4-35, 4-102
previous channel adapter in cycle steal chain 4-39, 4-106
priority outbound service 4-20, 4-23
program level 2 interrupted by program level 1 3-27
program level 3 interrupted by program level 1 3-27
program level 4 interrupted by program level 1 3-27
program level 5 C latch 3-27
program level 5 interrupted by program level 1 3-27

bit (continued)

program level 5 Z latch 3-27
program-controlled interrupt level 2 3-38
program-controlled interrupt level 3 3-39
program-controlled interrupt level 4 3-38
program-requested interrupt 4-19, 4-87
remote power off 3-29
request byte count 4-45, 4-110
reset address compare level 1 interrupt 3-25
reset AIO stop mode 3-29
reset bypass CCU check stop mode 3-29
reset CCU hardware checks 3-25
reset channel adapter in auto-select chain 4-37, 4-104
reset channel adapter in cycle steal chain 4-41, 4-108
reset channel adapter interrupt level 1 checks 4-32, 4-99
reset cp interrupt I1/I3 disabled 4-38, 4-105
reset cycle steal request disabled 4-42, 4-109
reset data/status interrupt 4-22, 4-90
reset errors detected during IOC1 I/O 3-23
reset errors detected during IOC2 I/O 3-23
reset ESC address active 4-23
reset first channel adapter in cycle steal chain 4-41, 4-108
reset initial selection interrupt 4-22, 4-90
reset interval timer level 3 interrupt 3-25
reset IPL level 1 interrupt 3-25
reset last channel adapter in auto-select chain 4-38, 4-105
reset MOSS diagnostic interrupt request level 2 3-25
reset MOSS diagnostic interrupt request level 3 3-25
reset MOSS inoperative level 1 interrupt 3-25
reset MOSS panel interrupt request level 3 3-25
reset MOSS service interrupt request level 4 3-25
reset MOSS service interrupt response level 4 3-25
reset next channel adapter in auto-select chain 4-37, 4-104
reset next channel adapter in cycle steal chain 4-41, 4-108
reset previous channel adapter in auto-select chain 4-37, 4-104
reset previous channel adapter in cycle steal chain 4-41, 4-108
reset program errors 3-26
reset program-controlled interrupt level 2 3-25
reset program-controlled interrupt level 3 3-25
reset program-controlled interrupt level 4 3-26
reset service level 4 interrupt 3-26
reset system reset/NSC address active 4-32, 4-99
residual byte count 4-44, 4-109
residual byte count (PIO) 4-20, 4-88
scope sync pulse 1 3-30
scope sync pulse 2 3-30

bit (continued)

select channel adapter addressed by bits 4 through 6 4-30, 4-97
selected channel adapter data/status L3 interrupt 4-50, 4-115
selected channel adapter initial selection L3 interrupt request 4-50, 4-115
selective reset 4-15, 4-19, 4-83, 4-87
set AIO stop mode 3-29
set allow channel interface disable 4-32, 4-99
set allow channel interface enable 4-32, 4-99
set buffer chaining mode 4-90
set bypass CCU check stop mode 3-29
set channel adapter in auto-select chain 4-37, 4-104
set channel adapter in cycle steal chain 4-41, 4-108
set cycle steal request disabled 4-41, 4-108
set ESC address active 4-99
set ESC command free 4-32
set ESC operational 4-32
set first channel adapter in cycle steal chain 4-41, 4-108
set interrupt I1/I3 disabled 4-37, 4-104
set last channel adapter in auto-select chain 4-37, 4-104
set monitor for circle B 4-23
set monitor for 2848 ETX 4-23
set next channel adapter in auto-select chain 4-37, 4-104
set next channel adapter in cycle steal chain 4-41, 4-108
set NSC status byte 4-28, 4-95
set previous channel adapter in auto-select chain 4-37, 4-104
set previous channel adapter in cycle steal chain 4-41, 4-108
set program level 5 C latch 3-29
set program level 5 Z latch 3-29
set program-requested interrupt 4-31, 4-98
set programmed IPL request: 3-29
set suppress out monitor 4-31, 4-98
set suppressible status 4-23, 4-90
set/reset ESC operation 4-22
set/reset inbound data transfer sequence 4-21, 4-89
set/reset outbound data transfer sequence 4-21, 4-89
set/reset PIO mode 4-22, 4-90
set/reset status transfer sequence 4-21, 4-89
status byte cleared 4-15, 4-83
status transfer sequence 4-19, 4-87
storage protect exception on instruction fetch 3-36
storage protect exception on program execution 3-36
supervisor call level 4 3-39
suppress out monitor interrupt 4-19, 4-87

bit (continued)

SVC level 4 3-39
SYN monitor control latch 4-44, 4-45
system reset 4-16, 4-84
timer/utilization counter 3-32
two-processor switch installed 4-50, 4-115
USASCII monitor control latch 4-44, 4-45

bits

buffer status, TIC 6-7
check interrupt, TIC 6-9
close completion, TIC 6-56
initialization interrupt bits, TIC 6-30
initialization options, TIC 6-16
open command, TIC 6-41
open completion, TIC 6-41
open options, TIC 6-39
PCF0 bits, TIC 6-5
PCF1, TIC 6-5
receive completion, TIC 6-55
receive CSTAT, TIC 6-52
ring status, TIC 6-14
TIC command reject 6-36
TIC interrupt register 6-26, 6-28
transmit completion, TIC 6-47
transmit CSTAT completion, TIC 6-46
transmit CSTAT, TIC 6-45

boundaries, storage 1-3
branch and link instruction 2-30
branch and link register instruction 2-29
branch instruction 2-28
branch on bit instruction 2-29
branch on C latch instruction 2-28
branch on count instruction 2-29
branch on Z latch instruction 2-28
branch operations 2-28
branch trace G-1
branch trace address pointer register 3-33
branch trace buffer count register 3-33
branch trace setting G-2
branch trace table G-1
branch trace wrapping G-2
bring-up error, TIC 6-30
BSC control character recognition 4-66
BSC monitoring for SYN characters 4-67
BSC normal text mode operation 4-66
BSC transparent text mode operation 4-66
buffer chaining channel adapter 4-68
buffer chaining channel adapter basic operation and data flow 4-69
buffer chaining mode 4-116
buffer format, NCP 4-70, 5-7
buffer format, 270X emulation 5-7
buffer status bits, TIC 6-7
buffers 5-7
buffers, TIC 6-6, 6-40, 6-41
burned-in-address, TIC 6-39, 6-62
burst size, TIC 6-18, 6-31

bus in check interface A 4-47, 4-112
bus in check interface B 4-47, 4-112
bypass CCU check stop 3-48
bypass channel adapter from auto-select logic
register 4-37, 4-104
byte addressable base register 3-8

C

C latch 1-8
CA 1-14
CCU 1-5, 3-1
CCU check stop, bypass 3-48
CCU diagnostic facilities 3-48
CCU error handling 3-41
CCU external registers 3-2
CCU general registers 1-5
CCU hardware check register 3-34
CCU hardware error summary 3-35
CCU hardware errors 3-41
CCU input/output instructions 3-6
CCU 3-6
CCU level 1 interrupt requests 3-35
CCU level 1 interrupt requests on I/O
operations 3-22
CCU L2 interrupt requests 3-38
CCU L3 interrupt requests 3-38
CCU L4 interrupt requests 3-38
CCU program errors 3-41
CCU register input instruction 2-32
CCU register output instruction 2-32
CCU registers 1-5, 3-1
CCU special topics 3-42
CCU work registers 3-1
CCW for AIO operations 3-20
central control unit 1-5, 3-1
CE/operator interrupt request level 3 3-38
change command 5-30, C-1
channel adapter 1-14, 4-1
channel adapter address 4-49, 4-51, 4-114, 4-115
channel adapter addressing 4-12, 4-80
channel adapter auto-select chain check
register 4-33, 4-100
channel adapter auto-select chain status
register 4-35, 4-102
channel adapter basic information 4-3, 4-69
channel adapter basic operation and data flow 4-3
channel adapter condition register 4-29, 4-96
channel adapter control register 4-30, 4-97
channel adapter cycle steal address pointers 3-7, 3-9
channel adapter data transfer methods 4-3, 4-70
channel adapter data transfer state 4-5, 4-73
channel adapter data/status level 3 interrupt
request 4-7, 4-53, 4-75, 4-118
channel adapter device addresses 4-5, 4-74
channel adapter disabled state 4-5, 4-73
channel adapter in auto-select chain 4-33, 4-35,
4-100, 4-102
channel adapter in cycle steal chain 4-39, 4-106
channel adapter initial selection level 3 interrupt
request 4-7, 4-52, 4-75, 4-117
channel adapter initial selection sequences 4-55,
4-120
channel adapter initial selection state 4-4, 4-73
channel adapter input/output 4-9, 4-77
channel adapter interrupt request handling 4-52,
4-117
channel adapter interrupt requests 4-7, 4-75
channel adapter IOH/IOHI instructions 4-9, 4-78
channel adapter IOH/IOHI instructions, detailed bit
structure 4-14, 4-82
channel adapter I/O error alert state 4-5, 4-73
channel adapter level 1 interrupt check
register 4-46, 4-111
channel adapter level 1 interrupt request 4-48, 4-49,
4-113, 4-114
channel adapter level 3 interrupt requests 4-50,
4-115
channel adapter level 3 pending 4-51, 4-116
channel adapter logic check 4-46, 4-111
channel adapter program-initiated operation 4-4,
4-70
channel adapter programming considerations 4-52
channel adapter ready state 4-4, 4-73
channel adapter reset 4-31, 4-98
channel adapter selection bits 4-31, 4-98
channel adapter selection by the auto-selection
mechanism 4-13, 4-81
channel adapter selection by the control
program 4-12, 4-80
channel adapter states 4-4, 4-73
channel adapter status transfer state 4-5, 4-73
channel adapter type id 4-50, 4-115
channel adapter type 6, special topics 4-66
channel adapter type 7 programming
considerations 4-117
channel adapter, adapter-initiated operation 4-4,
4-70
channel adapter, buffer chaining 4-68
channel bus out check 4-15, 4-19, 4-83, 4-87
channel commands 4-55, 4-120
channel end/device end initial status to I/O
no-op 4-59, 4-123
channel initial status 4-58, 4-122
channel interface allegiance duration 4-63
channel I/O no-op 4-56, 4-121
channel non-standard commands 4-57, 4-121
channel read 4-56, 4-120
channel sense 4-57, 4-121
channel sense ID 4-57
channel sense identifier 4-121
channel stop/interface disconnect 4-19, 4-87
channel write 4-56, 4-120
channel write break 4-57, 4-121
channel-attached controller loading F-3

character mode commands 5-119
 character mode start-stop transfer command 5-135
 character mode write ICW command 5-119
 character mode, BSC operation 5-128
 character mode, start-stop operation 5-123
 check interrupt bits, TIC 6-9
 check interrupt, TIC 6-9
 close command, TIC 6-56
 command
 change 5-30
 character mode start-stop transfer 5-135
 command, reset-D 5-42, 7-16
 dial 5-37
 disable 5-35, 7-14, 8-14
 enable 5-32, 7-12, 8-12
 EP BSC address prepare 5-115
 EP BSC monitor for phase 5-114
 EP BSC poll 5-107
 EP BSC prepare 5-113
 EP BSC receive 5-109
 EP BSC receive continue 5-111
 EP BSC search 5-117
 EP BSC transmit data 5-105
 EP BSC transmit initial 5-102
 EP BSC transmit SYN 5-104
 flush data 5-41
 get counters 8-23
 halt 5-48, 7-41, 8-35
 halt immediate 5-54, 7-44, 8-38
 modems test request 5-143
 monitor incoming call 5-38
 NCP BSC control 5-92
 NCP BSC receive 5-98
 NCP BSC receive continue 5-100
 NCP BSC transmit 5-94
 NCP BSC transmit continue 5-96
 raise data terminal ready 5-46
 read ICW 5-142
 receive 8-18
 reset-N 5-44, 7-18
 SDLC receive 5-79, 7-26
 SDLC receive continue 5-82, 7-29
 SDLC receive monitor 5-77
 SDLC receive multiframe message 5-75
 SDLC transmit continue 5-70
 SDLC transmit control 5-63, 7-20
 SDLC transmit data 5-66, 7-23
 SDLC transmit multiframe message 5-73
 set mode 5-20, 7-8, 8-8
 stop trace 5-152, 7-37, 8-34
 trace 5-147, 7-31, 8-27
 transmit data 8-16
 V.25bis call request 5-58
 V.25bis clear request 5-62
 V.25bis monitor incoming call 5-61
 wrap 5-153, 7-38
 write ICW 5-119
 X.21 call request 5-84
 command (*continued*)
 X.21 DTE clear request 5-89
 X.21 monitor incoming call 5-87
 command operation modes, communication scanner 5-17
 commands
 channel 4-55, 4-120
 character mode 5-119
 communication scanner 5-15, C-1
 non-standard 4-57, 4-121
 communication controller
 structure 1-1
 communication scanner 1-14, 5-1
 command operation modes 5-17
 hardware checks causing level 1 interrupt 5-172, 7-57, 8-47
 instructions 5-8
 interrupts 5-1
 program checks causing level 1 interrupt 5-172, 7-57, 8-47
 communication scanner commands 5-15, C-1
 communication scanner commands in numerical order C-3
 communication scanner cycle steal address pointer 3-8, 3-9
 communication scanner special topics 5-156
 compare character register instruction 2-20
 compare halfword register instruction 2-19
 compare instructions 2-19
 compare register immediate instruction 2-19
 compare register instruction 2-19
 condition latches 1-8
 contention, TIC 6-39
 contents of LAR after an unusual condition 3-16
 contingent allegiance, TPS 4-63
 control character recognition, BSC 4-66
 control program to MOSS request 3-23
 control program to MOSS response 3-23
 controlling the channel adapter 4-4, 4-72
 cp interrupt L1/L3 disabled 4-36, 4-103
 cpd routing field, TIC 6-39
 cparallel data field 5-120
 cparameter area 5-5
 cparameter/status area 5-5
 CSTAT, TIC 6-44, 6-45, 6-48, 6-50
 cycle steal address pointer, channel adapter 3-7, 3-9
 cycle steal address pointer, communication scanner 3-8, 3-9
 cycle steal halt remember 4-47, 4-112
 cycle steal mode control register 4-44, 4-45, 4-109, 4-110
 cycle steal request disabled 4-40, 4-107

D
 data areas 5-7
 data buffer registers 4-25, 4-92
 data entry register 3-10

- data streaming time-out 4-87
- data streaming timeout 4-19
- data transfer state, channel adapter 4-5, 4-73
- data transfer, CCU to TIC 6-6
- data transfer, TIC to CCU 6-6
- data/status control register 4-18, 4-21, 4-86, 4-89
- data/status level 3 interrupt request, channel adapter 4-7, 4-75
- data/status transfer device addresses 4-6, 4-74
- detailed bit structure of channel adapter IOH/IOHI instructions 4-14, 4-82
- detailed bit structure of instructions 2-5
- device addresses for data/status transfer 4-6, 4-74
- device addresses for initial selection 4-5, 4-74
- device addresses, channel adapter 4-5, 4-74
- diagnostic facilities, CCU 3-48
- dial command 5-37, C-1
- disable auto-selection 4-30, 4-97
- disable command 5-35, 7-14, 8-14, C-1
- disabled state, channel adapter 4-5, 4-73
- display register 1 3-11
- display register 2 3-13
- DLE remember control latch 4-44, 4-45
- duration of channel interface allegiance 4-63

E

- EBCDIC monitor control latch 4-44, 4-45
- effect of halt immediate command 5-55, 7-45
- effect of selective reset on TPS 4-65
- effect of system reset on TPS 4-65
- effect of the halt command 5-50
- effects of halt immediate command 8-39
- effects of the halt command 7-43, 8-37
- ELA
 - interrupts 8-1
- emulation considerations, 270X 4-67
- emulation subchannel operation 4-15, 4-19
- enable auto-selection 4-30, 4-97
- enable command 5-32, 7-12, 8-12, C-1
- enable storage protect/address exception 3-14
- enable/disable timer/counter 3-31
- ending status stacked 4-20, 4-87
- EP access 4-111
- EP BSC address prepare command 5-115, C-2
- EP BSC monitor for phase command 5-114, C-2
- EP BSC poll command 5-107, C-2
- EP BSC prepare command 5-113, C-2
- EP BSC receive command 5-109, C-2
- EP BSC receive continue command 5-111, C-2
- EP BSC search command 5-117, C-2
- EP BSC transmit data command 5-105, C-2
- EP BSC transmit initial command 5-102, C-2
- EP BSC transmit SYN command 5-104, C-2
- error
 - bring-up error codes, TIC 6-30
 - initialization error codes, TIC 6-31
 - open command, TIC 6-41
 - RAM, TIC 6-41

error (*continued*)

- TIC error log 6-59
- transmit list, TIC 6-48
- transmit, TIC 6-46
- error handling, CCU 3-41
- error status bytes 5-172, 7-57, 8-47
- errors, TIC 6-31
- ESC address and status byte register 4-24
- ESC initial status 4-59
- ESC operation 4-15, 4-19
- ESC test I/O address and status register 4-43
- ESS 8-1
 - instructions 8-5
- ESS special topics 8-40
- Ethernet subsystem 8-1
- execute output on channel adapter addressed by bits 4 through 6 4-30, 4-97
- execute TIC command 6-26
- exit instruction 2-31

F

- FCS 5-91
- final control sequence 5-91
- final status field 5-162, 7-50, 8-42
- first channel adapter in cycle steal chain 4-39, 4-106
- fixed-transmit-chain, TIC 6-44
- flush data command 5-41, C-1
- force ALU checks instruction 3-26
- force CCU checks 3-48
- format of instructions 2-1
- frame complete, TIC 6-45, 6-47, 6-48, 6-50, 6-52, 6-53, 6-55
- frame hold, TIC 6-39, 6-50
- frame interrupt, TIC 6-45, 6-47, 6-52
- frame size, TIC 6-48, 6-52
- frame structure, TIC 6-4
- frame, interframe wait, TIC 6-53
- FSF 5-162, 7-50, 8-42
- fullword addressable base register 3-8
- function select control register 3-12

G

- general registers 3-4
- general registers X'00' through X'27' 3-7
- general registers, CCU 1-5
- get counters command 8-23
- get error status instruction 5-13
- get line identification instruction 5-11

H

- halfword addressable base register 3-8
- halt command 5-48, 7-41, 8-35, C-1
 - effect of 5-50
 - effects of 7-43, 8-37
- halt immediate command 5-54, 7-44, 8-38, C-1
 - effects of 5-55, 7-45, 8-39

- hardstop instruction 3-10
- hardware errors, CCU 3-41
- high performance transmission subsystem 1-15
- high resolution timer 3-31
- high-performance transmission subsystem 7-1
- high-resolution timer 3-31
- high/low resolution 3-32
- high/low-resolution timer 3-46
- HPTSS 1-15, 7-1
 - instructions 7-5
 - interrupts 7-1
- HPTSS special topics 7-46

I

- IAR 3-2
- IBM 326X test command C-2
- ICS 5-90
- ICW 5-119
 - read command 5-17, 5-142
 - write command 5-17, 5-119
- IMPL enable command, TIC 6-64
- implicit allegiance, TPS 4-62
- IMPL,TIC 6-29
- in mailbox 1-15
- inbound data transfer sequence 4-18, 4-86
- inhibit channel adapter level 1 interrupt 3-48
- inhibit communication scanner level 1 interrupt 3-48
- inhibit program level 5 C and Z latches
 - replacement 3-29
- initial control sequence 5-90
- initial program load F-1
- initial selection address and command register 4-17, 4-85
- initial selection control register 4-14, 4-82
- initial selection device addresses 4-5, 4-74
- initial selection interrupt 4-14, 4-82
- initial selection level 3 interrupt request 4-52, 4-117
- initial selection level 3 interrupt request, channel adapter 4-7, 4-75
- initial selection sequences 4-55, 4-120
- initial selection state, channel adapter 4-4, 4-73
- initial status
 - ESC 4-59
 - NSC 4-58, 4-122
- initial status byte stacked 4-15, 4-83
- initial status field 5-161, 7-50, 8-41
- initial status stacked 4-59, 4-123
- initialization error codes, TIC 6-31
- initialization options, TIC 6-16
- initialization Parameters, TIC 6-16
- initializing TIC 6-15
- input/output
 - channel adapter 4-9, 4-77
- input/output instructions 2-32
- insert address exception key 3-13
- insert character instruction 2-9
- insert storage protect key 3-13

- instantaneous allegiance, TPS 4-62
- instruction
 - adapter input/output 2-33
 - adapter input/output immediate 2-35
 - add character register 2-14
 - add halfword register 2-14
 - add register 2-13
 - add register immediate 2-13
 - AND character register 2-27
 - AND halfword register 2-27
 - AND register 2-26
 - AND register immediate 2-26
 - branch 2-28
 - branch and link 2-30
 - branch and link register 2-29
 - branch on bit 2-29
 - branch on C latch 2-28
 - branch on count 2-29
 - branch on Z latch 2-28
 - CCU register input 2-32
 - CCU register output 2-32
 - compare character register 2-20
 - compare halfword register 2-19
 - compare register 2-19
 - compare register immediate 2-19
 - exit 2-31
 - force ALU checks 3-26
 - get error status 5-13
 - get line identification 5-11
 - insert character 2-9
 - insert character and count 2-10
 - insert character and count instruction 2-10
 - load 2-8
 - load address 2-10
 - load character register 2-6
 - load character register with offset 2-8
 - load halfword 2-9
 - load halfword register 2-6
 - load halfword register with offset 2-7
 - load register 2-6
 - load register immediate 2-5
 - load register with offset 2-7
 - OR character register 2-25
 - OR halfword register 2-25
 - OR register 2-24
 - OR register immediate 2-24
 - reset program interrupt mask bits 3-40
 - set line vector table high/low 5-12
 - set LVT high/low 5-12
 - set program interrupt mask bits 3-37
 - set SLVT high/low 5-13
 - set special line vector table high/low 5-13
 - start line 5-8, 7-5, 8-5
 - start line initial 5-10, 7-6, 8-6
 - store 2-11
 - store character 2-12
 - store character and count 2-12
 - store halfword 2-11

instruction (*continued*)
 subtract character register 2-17
 subtract halfword register 2-17
 subtract register 2-16
 subtract register immediate 2-16
 test register under mask 2-20
 XOR character register 2-23
 XOR halfword register 2-23
 XOR register 2-22
 XOR register immediate 2-22
 instruction address register 3-2
 instruction format 2-1
 instruction set 2-1, 6-11, 6-19
 instruction set by type of instruction 2-3
 instruction set detailed bit structure 2-5
 instruction set summary 2-1
 instruction types 2-3
 instructions
 communication scanner 5-8
 ESS 8-5
 HPTSS 7-5
 instruction, hardstop 3-10
 interface B 4-84
 interface control word 5-119
 interface disconnect 4-15, 4-83
 interframe wait, TIC 6-53
 interrupt
 communication scanner 5-1
 ELA 8-1
 HPTSS 7-1
 interrupt program levels 1-10
 interrupt request
 channel adapter data/status level 3 4-53, 4-118
 initial selection level 3 4-52, 4-117
 interrupt request handling, channel adapter 4-52, 4-117
 interrupt requests
 adapter levels 2 and 3 3-24
 CCU level 1 3-35
 CCU levels, 2, 3, and 4 3-38
 channel adapter 4-7, 4-75
 interrupt requests on I/O operations, CCU level 1 3-22
 interrupt start addresses 3-8
 interrupt TIC 6-26
 interrupts 1-11
 interrupt, TIC
 check 6-9
 check bits 6-9
 codes 6-28
 controller-to-TIC 6-8, 6-28
 register 6-26, 6-28
 TIC-to-controller 6-8, 6-28
 interval timer interrupt request level 3 3-39
 interval timer, 100-millisecond 3-47
 invalid operation 3-35
 IOC bus parity error 4-46, 4-111
 IOC bus switching E-1
 IOC1 CA 3-35
 IOC1 level 1 summary 3-36
 IOC1 line adapter 3-35
 IOC2 CA 3-36
 IOC2 level 1 summary 3-36
 IOC2 line adapter 3-35
 IOH address substitution register 3-8
 IOHI 4-10, 4-79
 IOH/IOHI instructions
 for channel adapter 4-9, 4-78
 IPL F-1
 IPL from disk F-6
 IPL level 1 interrupt 3-36
 IPL sequence F-1
 ISF 5-161, 7-50, 8-41
 I/O error alert 4-22, 4-90
 I/O error alert state, channel adapter 4-5, 4-73

L
 lagging address register 3-16
 LAR 3-16
 LAR contents after an unusual condition 3-16
 last channel adapter in auto-select chain 4-35, 4-102
 latch
 C 1-8
 condition 1-8
 Z 1-8
 LCD 5-120
 LCD 5-160, 7-49, 8-41
 leading graphics flag 5-166
 level 5 I/O error 3-35
 line addressing 5-2, 7-3, 8-3
 line communication status byte 5-160, 7-49, 8-41
 line control definer 5-120
 line interface address 5-4, 7-4, 8-4
 line vector table 5-5
 line vector table starting address 5-6
 line wrap command C-2
 link-attached controller loading F-5
 list valid, TIC 6-27, 6-44, 6-45, 6-46, 6-52, 6-53
 load address instruction 2-10
 load character register instruction 2-6
 load character register with offset instruction 2-8
 load halfword instruction 2-9
 load halfword register instruction 2-6
 load halfword register with offset instruction 2-7
 load instruction 2-8
 load instructions 2-5
 load register immediate instruction 2-5
 load register instruction 2-6
 load register with offset instruction 2-7
 local storage map 3-5
 LVT 5-5
 LVT starting address 5-6

M

- mailbox 1-15
- mailbox in commands D-2
- mailbox out commands D-1
- maintenance and operator subsystem 1-15
- manual partitioning mode. 4-61
- map, local storage 3-5
- measurement of time 3-46
- microcode detected error 4-46, 4-111
- miscellaneous control 1 register 3-23
- miscellaneous control 2 register 3-25
- miscellaneous status fields 5-158, 7-48, 8-40
- modem control fields 5-156, 7-46
- modem-in field 5-156, 7-46
- modem-out field 5-157, 7-47
- modems test request command 5-143
- modify key value 3-15
- monitor incoming call command 5-38
- MOSS 1-15
- MOSS diagnostic interrupt request level 2 3-38
- MOSS diagnostic interrupt request level 3 3-38
- MOSS inoperative 3-35
- MOSS service interrupt request level 4 3-38
- MOSS service interrupt response level 4 3-38
- MOSS to line adapter communication D-3
- multiplexer, token-ring 1-14

N

- NCP BSC control command 5-92, C-1
- NCP BSC receive command 5-98, C-1
- NCP BSC receive continue command 5-100, C-1
- NCP BSC transmit command 5-94, C-1
- NCP BSC transmit continue command 5-96, C-1
- NCP buffer control 4-85
- NCP buffer format 4-70, 5-7
- next channel adapter in auto-select chain 4-35, 4-102
- next channel adapter in cycle steal chain 4-39, 4-106
- node address, TIC 6-39
- non-standard commands 4-57, 4-121
- NSC address active 4-29, 4-96
- NSC initial status 4-58, 4-122
- NSC status byte 4-27, 4-94
- NSC status/control register 4-27, 4-28, 4-94, 4-95

O

- open, TIC
 - command 6-38
 - command errors 6-41
 - completion bits 6-41
- operation in progress 4-46, 4-111
- operation register 3-1
- operator address register 3-10
- operator display register 3-12
- OR character register instruction 2-25
- OR halfword register instruction 2-25

- OR instructions 2-24
- OR register immediate instruction 2-24
- OR register instruction 2-24
- out mailbox 1-15
- outbound data transfer sequence 4-18, 4-86
- output exception check 4-47, 4-112

P

- PCF0, TIC 6-5
- PCF1, TIC 6-5
- PCI level 2 3-38
- PCI level 3 3-39
- PCI level 4 3-38
- PDF 5-120
- PIO 4-4, 4-25, 4-70, 4-92
- PIO halt remember 4-47, 4-112
- PIO mode 4-29, 4-96
- previous channel adapter in auto-select chain 4-35, 4-102
- previous channel adapter in cycle steal chain 4-39, 4-106
- priority outbound service 4-20, 4-23
- program errors, CCU 3-41
- program level 2 interrupted by program level 1 3-27
- program level 3 interrupted by program level 1 3-27
- program level 4 interrupted by program level 1 3-27
- program level 5 C latch 3-27
- program level 5 interrupted by program level 1 3-27
- program level 5 Z latch 3-27
- program levels 1-8
 - interrupt 1-10
- program level, background 1-10
- program-controlled interrupt level 2 3-38
- program-controlled interrupt level 3 3-39
- program-controlled interrupt level 4 3-38
- program-initiated operation 4-25, 4-92
 - for channel adapter 4-4, 4-70
- program-requested interrupt 4-19, 4-87
- programmable registers 3-8
- programming considerations, channel adapter 4-52
- programming considerations, channel adapter type 7 4-117
- PSA 5-5

R

- raise data terminal ready command 5-46
- raise DTR command C-1
- RAM, TIC 6-40, 6-41
- read configuration data 4-121
- read ICW command 5-17, 5-142, C-2
- read-only key, setting 3-45
- read-only storage protection 1-4
- ready state, channel adapter 4-4, 4-73
- read, TIC
 - address, instruction 6-34
 - data autoincrement, instruction 6-32
 - data, instruction 6-32

- read, TIC (*continued*)
 - error log command, TIC 6-59
 - interrupt, instruction 6-28
 - TIC command 6-61
- receive command 8-18
- receive, TIC
 - command, TIC 6-50
 - continue 6-27, 6-50, 6-51
 - CSTAT 6-51
 - list 6-27, 6-40, 6-41, 6-50, 6-51
 - suspended 6-50, 6-55
 - valid 6-27, 6-51
- register
 - branch trace address pointer 3-33
 - branch trace buffer count 3-33
 - CCU external 3-2
 - CCU hardware check 3-34
 - data entry 3-10
 - display 3-11, 3-13
 - function select control 3-12
 - general 3-4
 - instruction address 3-2
 - IOH address substitution 3-8
 - lagging address 3-16
 - miscellaneous control 1 3-23
 - miscellaneous control 2 3-25
 - operation 3-1
 - operator address 3-10
 - operator display 3-12
 - programmable 3-8
 - storage address 3-1
 - storage size installed 3-10
 - TIC address 6-32, 6-34
 - TIC interrupt 6-26, 6-28
 - utility 3-27, 3-29
 - work 3-1
- registers
 - CCU 1-5, 3-1
 - general 1-5
- remote power off 3-29
- request byte count 4-23, 4-45, 4-91, 4-110
- reserved storage areas 5-5, 7-4, 8-4
- reset address compare level 1 interrupt 3-25
- reset AIO stop mode 3-29
- reset bypass CCU check stop mode 3-29
- reset CCU hardware checks 3-25
- reset channel adapter in auto-select chain 4-37, 4-104
- reset channel adapter in cycle steal chain 4-41, 4-108
- reset channel adapter interrupt level 1 checks 4-32, 4-99
- reset cp interrupt I1/I3 disabled 4-38, 4-105
- reset cycle steal request disabled 4-42, 4-109
- reset data/status interrupt 4-22, 4-90
- reset errors detected during IOC1 I/O 3-23
- reset errors detected during IOC2 I/O 3-23

- reset ESC address active 4-23
- reset first channel adapter in cycle steal chain 4-41, 4-108
- reset initial selection 4-17, 4-85
- reset initial selection interrupt 4-22, 4-90
- reset interval timer level 3 interrupt 3-25
- reset IPL level 1 interrupt 3-25
- reset last channel adapter in auto-select chain 4-38, 4-105
- reset MOSS diagnostic interrupt request level 2 3-25
- reset MOSS diagnostic interrupt request level 3 3-25
- reset MOSS inoperative level 1 interrupt 3-25
- reset MOSS panel interrupt request level 3 3-25
- reset MOSS service interrupt request level 4 3-25
- reset MOSS service interrupt response level 4 3-25
- reset next channel adapter in auto-select chain 4-37, 4-104
- reset next channel adapter in cycle steal chain 4-41, 4-108
- reset previous channel adapter in auto-select chain 4-37, 4-104
- reset previous channel adapter in cycle steal chain 4-41, 4-108
- reset program errors 3-26
- reset program interrupt mask bits instruction 3-40
- reset program-controlled interrupt level 2 3-25
- reset program-controlled interrupt level 3 3-25
- reset program-controlled interrupt level 4 3-26
- reset service level 4 interrupt 3-26
- reset system reset/NSC address active 4-32, 4-99
- reset-D command 5-42, 7-16, C-1
- reset-N command 5-44, 7-18, C-1
- reset, TIC 6-26
- residual byte count 4-44, 4-109
- residual byte count (PIO) 4-20, 4-88
- ring status bits, TIC 6-14
- ring status, TIC 6-13, 6-29, 6-39

S

- SAR 3-1
- scanner 5-1
- scanner, communication 1-14
- SCB clear, TIC 6-18
- SCB request, TIC 6-26
- SCF 5-158, 7-48, 8-40
- scope sync pulse 1 3-30
- scope sync pulse 2 3-30
- SDF 5-120
- SDLC receive command 5-79, 7-26, C-1
- SDLC receive continue command 5-82, 7-29, C-1
- SDLC receive monitor command 5-77, C-1
- SDLC Receive Multiframe Message C-1
- SDLC receive multiframe message command 5-75
- SDLC transmit continue command 5-70, C-1
- SDLC transmit control command 5-63, 7-20, C-1
- SDLC transmit data command 5-66, 7-23, C-1
- SDLC Transmit Multiframe Message C-1

SDLC transmit multiframe message command 5-73
 secondary status field 5-159, 7-49, 8-41
 select channel adapter addressed by bits 4 through
 6 4-30, 4-97
 selected channel adapter data/status L3
 interrupt 4-50, 4-115
 selected channel adapter initial selection L3 interrupt
 request 4-50, 4-115
 selective reset 4-15, 4-19, 4-83, 4-87
 sequence of IPL F-1
 serial data field 5-120
 SES 5-159, 7-49, 8-41
 set address exception key 3-14
 set AIO stop mode 3-29
 set allow channel interface disable 4-32, 4-99
 set allow channel interface enable 4-32, 4-99
 set buffer chaining mode 4-90
 set bypass CCU check stop mode 3-29
 set channel adapter in auto-select chain 4-37, 4-104
 set channel adapter in cycle steal chain 4-41, 4-108
 set cycle steal request disabled 4-41, 4-108
 set ESC address active 4-99
 set ESC command free 4-32
 set ESC operational 4-32
 set first channel adapter in cycle steal chain 4-41,
 4-108
 set functional address command, TIC 6-58
 set interrupt I1/I3 disabled 4-37, 4-104
 set last channel adapter in auto-select chain 4-37,
 4-104
 set line vector table high/low instruction 5-12
 set LVT high/low instruction 5-12
 set_mode command 5-20, 7-8, 8-8, C-1
 set monitor for circle B 4-23
 set monitor for 2848 ETX 4-23
 set next channel adapter in auto-select chain 4-37,
 4-104
 set next channel adapter in cycle steal chain 4-41,
 4-108
 set NSC status byte 4-28, 4-95
 set PCI level 2 3-33
 set PCI level 3 3-33
 set PCI level 4 3-34
 set previous channel adapter in auto-select
 chain 4-37, 4-104
 set previous channel adapter in cycle steal
 chain 4-41, 4-108
 set program interrupt mask bits instruction 3-37
 set program level 5 C latch 3-29
 set program level 5 Z latch 3-29
 set program-requested interrupt 4-31, 4-98
 set programmed IPL request: 3-29
 set SLVT high/low instruction 5-13
 set special line vector table high/low instruction 5-13
 set storage protect key 3-14
 set suppress out monitor 4-31, 4-98
 set suppressible status 4-23, 4-90
 setting the address protection key 3-44
 setting the read-only key 3-45
 setting the storage key 3-43
 setting the user protection key 3-42
 setting up the branch trace G-2
 set/reset ESC operation 4-22
 set/reset inbound data transfer sequence 4-21, 4-89
 set/reset outbound data transfer sequence 4-21, 4-89
 set/reset PIO mode 4-22, 4-90
 set/reset status transfer sequence 4-21, 4-89
 SLVT 5-7
 special line vector table 5-7
 special topics, CCU 3-42
 special topics, channel adapter type 6 4-66
 special topics, communication scanner 5-156
 special topics, ESS 8-40
 special topics, HPTSS 7-46
 SSB clear, TIC 6-26
 stacked initial status 4-59, 4-123
 start line initial instruction 5-10, 7-6, 8-6
 start line instruction 5-8, 7-5, 8-5
 starting address, line vector table 5-6
 starting address, LVT 5-6
 start/stop transfer command C-2
 states of a channel adapter plus TPS 4-62
 status area 5-5
 status byte cleared 4-15, 4-83
 status control field 5-158, 7-48, 8-40
 status presentation, TPS 4-63
 status transfer sequence 4-19, 4-87
 status transfer state, channel adapter 4-5, 4-73
 stop on address G-2
 stop trace command 5-152, 7-37, 8-34, C-2
 storage 1-2
 storage address register 3-1
 storage addressing 1-2
 storage areas
 reserved 7-4, 8-4
 storage boundaries 1-3
 storage key, setting 3-43
 storage protect exception on instruction fetch 3-36
 storage protect exception on program
 execution 3-36
 storage protect key 3-13, 3-14
 storage protection 1-3, 3-42
 addressing exception 1-4
 by user protection key 1-3
 read-only 1-4
 storage size installed register 3-10
 store character and count instruction 2-12
 store character instruction 2-12
 store halfword instruction 2-11
 store instruction 2-11
 store instructions 2-11
 structure of the 3745 communication controller 1-1
 subtract character register instruction 2-17
 subtract halfword register instruction 2-17

- subtract instructions 2-16
- subtract register immediate instruction 2-16
- subtract register instruction 2-16
- summary of instruction set 2-1
- supervisor call level 4 3-39
- suppress out monitor interrupt 4-19, 4-87
- suspend receive command 8-21
- SVC level 4 3-39
- SYN monitor control latch 4-44, 4-45
- system command block, TIC 6-12, 6-18, 6-29, 6-31
- system reset 4-16, 4-84
- system status block, TIC 6-13, 6-18, 6-26, 6-29, 6-31, 6-50

T

- test I/O 4-55, 4-120
- test register under mask instruction 2-20
- TIC check interrupt 6-9
- TIC command set 6-12, 6-36
- time measurement 3-46
- time out values 8-47
- time-out values 5-170, 7-56
- timer 3-31, 3-46
- timer/utilization counter 3-32
- TIO 4-55, 4-120
- token format 6-4
- token indicator, TIC 6-5
- token ring addressing 6-1
- token-ring multiplexer 1-14
- token-ring subsystem 6-1
- TPS 4-61, 4-124
 - contingent allegiance 4-63
 - effect of selective reset 4-65
 - effect of system reset 4-65
 - implicit allegiance 4-62
 - instantaneous allegiance 4-62
 - status presentation 4-63
 - tagged status presentation 4-64
 - types of allegiance 4-62
 - untagged asynchronous status presentation 4-63
- TPS neutral state 4-62
- TPS switched state 4-62
- trace command 5-147, 7-31, 8-27, C-2
- transmit control byte 5-90
- transmit CSTAT completion, TIC 6-46
- transmit data command 8-16
- transmit, TIC
 - command 6-43
 - CSTAT 6-45
 - error 6-46
 - halt command 6-49
 - list 6-27, 6-40, 6-41, 6-44, 6-45, 6-47, 6-48, 6-50
 - valid 6-27
- trss 6-1
- two-channel switch support, 2702/2703 4-67
- two-processor switch 4-61, 4-124
- two-processor switch installed 4-50, 4-115

- types of allegiance of TPS 4-62

U

- unit check initial status 4-60, 4-123
- USASCII monitor control latch 4-44, 4-45
- user protection key, setting 3-42
- utility register 3-27, 3-29
- utilization counter 3-31, 3-46

V

- VTAM buffer length 4-91
- V.25bis call request command 5-58
- V.25bis clear request command 5-62
- V.25bis monitor incoming call command 5-61

W

- work registers, CCU 3-1
- wrap command 5-153, 7-38, C-1
- wrap interface, TIC 6-39
- wrap testing 5-167, 7-55
- write ICW command 5-17, 5-119, C-2
 - character mode write ICW 5-119
- write, TIC
 - address, instruction 6-34
 - data autoincrement, instruction 6-33
 - data, instruction 6-33
 - interrupt, instruction 6-26

X

- XOR character register instruction 2-23
- XOR halfword register instruction 2-23
- XOR instructions 2-22
- XOR register immediate instruction 2-22
- XOR register instruction 2-22
- X.21 call request command 5-84, C-1
- X.21 clear request command C-1
- X.21 DTE clear request command 5-89
- X.21 monitor incoming call command 5-87, C-1

Z

- Z latch 1-8

Numerics

- 100-millisecond interval timer 3-47
- 270X emulation buffer format 5-7
- 270X emulation considerations 4-67
- 2702/2703 two-channel switch support 4-67

Readers' Comments

**IBM 3745 Communication Controller
All Models
Principles of Operation**

Publication No. SA33-0102-4

Please write your comments concerning this manual in the space reserved below. We will greatly appreciate them and will consider them for later releases of the present manual.

If you prefer sending comments by FAX or electronically, use:

- FAX: (33) 93.24.78.09
- EMAIL: FRIBMFGP at IBMMAIL
- IBM Internal Use: LGERCF at LGEPROFS

In advance, thank you.

Note: Staples can cause problems with automated mail sorting equipment. Please use pressure sensitive or other gummed tape to seal this form.

For IBM Internal Users Only:

VNET NODE

USERID

For All Users:

Name

Address

Company or Organization

Phone No.

Readers' Comments
SA33-0102-4



Cut or Fold
Along Line



Fold and Tape

Please do not staple

Fold and Tape



PLACE
POSTAGE
STAMP
HERE

IBM France
Centre d'Etudes et Recherches
Service 0797 BP 79
06610 La Gaude
France



Fold and Tape

Please do not staple

Fold and Tape



SA33-0102-4

Cut or Fold
Along Line



Readers' Comments

**IBM 3745 Communication Controller
All Models
Principles of Operation**

Publication No. SA33-0102-4

Please write your comments concerning this manual in the space reserved below. We will greatly appreciate them and will consider them for later releases of the present manual.

If you prefer sending comments by FAX or electronically, use:

- FAX: (33) 93.24.78.09
- EMAIL: FRIBMFGP at IBMMAIL
- IBM Internal Use: LGERCF at LGEPROFS

In advance, thank you.

Note: Staples can cause problems with automated mail sorting equipment. Please use pressure sensitive or other gummed tape to seal this form.

For IBM Internal Users Only:

VNET NODE

USERID

For All Users:

Name

Address

Company or Organization

Phone No.

Readers' Comments
SA33-0102-4



Cut or Fold
Along Line



Fold and Tape

Please do not staple

Fold and Tape

PLACE
POSTAGE
STAMP
HERE

IBM France
Centre d'Etudes et Recherches
Service 0797 BP 79
06610 La Gaude
France

Fold and Tape

Please do not staple

Fold and Tape

SA33-0102-4

Cut or Fold
Along Line



Printed in U.S.A.

SA33-0102-4

