



NOTE 1: D7=1 WHEN DATA TO Z80 IS READY
 NOTE 2: D0=1 WHEN DATA TO ACE IS READY
 NOTE 3: CS0(L)=WRITE DATA FROM Z80 TO ACE
 CS1(L)=READ DATA FROM ACE TO Z80
 CS2(L)=READ ACE INTR. STATUS
 NOTE 4: PIN 1 OF 2716 AND 2732, CONNECT TO PIN 3 OF 28 PIN PACKAGE



		TITLE ACE 80 CPU BOARD	
		MFG. APP'D. _____ CHKD. BY: _____ DATE: 2-28-83 SCALE: _____	DRN. BY: _____ 7039012 SHEET 1 OF 1



NOTE:
SEE NOTES ON SHT. 1




	TITLE ACE COLOR CARD			
	MFG. APP'D. DATE: 9-13-82 SCALE:	CHKD. BY: 10-27-82 M. B.	DWG. NO.: LD1000 108 SHEET 1 OF 1	REV. A




- NOTES:**
- ⚠ ALL CAPS ARE 0.1µF, 50V UNLESS MARKED OTHERWISE.
 - ⚠ ALL RESISTORS ARE 2.2K, 5%, 1/4W UNLESS MARKED OTHERWISE.
 - ⚠ ZB2-8 IS PIN 8 OF AN IC AT P.C. BOARD LOCATION B2 SHOWN ON THIS SHEET.
 - ⚠ ZB8-2 IS PIN 2 OF AN IC AT P.C. BOARD LOCATION B8 SHOWN ON SHEET 3.
 - ⚠ RB1 IS RESISTOR #1 IN P.C. BOARD ROW 'B'.
 - ⚠ CA3 IS CAPACITOR #3 IN P.C. BOARD ROW 'A'.
 - ⚠ ZH6 IS AN IC AT P.C. BOARD LOCATION ROW 'H', COLUMN '6' (HIGHEST IS 14).

		TITLE	
		ACE 1200 LOGIC	
MFG. APP'D.	CHKD. BY:	DWG. NO.	REV.
DATE: 4-82	ENG. <i>M. J. B. J.</i>	DRN. BY: <i>M. B.</i>	LD1200-101-A
SCALE:			SHEET 1 OF 3

REV	DESCRIPTION	BY	DATE
2	REV PER ECN #27143	SJS	1/20/83
C	REL/ERN 21 25		1/23/83
D	REV/ECN 65	TJM	1/24/83



	TITLE ACE DUAL INTERFACE CARD		MFG. APP'D. CHKD. BY: 23-83 DRN. BY:	DWG. NO. 7039004	REV. D
	DATE: 1-24-83 SCALE: A	ENG. R.A. White 2-3-83 C.A. NELSON			



J1 = 50 PIN PERIPHERAL EDGE CONNECTOR
 J2 = 4 PIN 1" CENTER CONNECTOR
 J3 = FEMALE PHONO JACK

REV	DESCRIPTION	DATE	APVD
F	REV/ECN 07	6-16-83	
E	REV/ECN 61 RS/TM	10-1-83	
D	REV/ECN 37 RS	5-3-83	
C	REV/ECN 28 RS	5-3-83	
B	REL/ERN 4		
A	REV/ECN 10, 15, 23 BW	3/4/83	
A	REL/ERN 00001 TJM	2-18-83	
A	REV/ECN 00013 TJM	2-18-83	
REV	DESCRIPTION	DATE	APVD

	TITLE		
	DISPLAY CARD LOGIC		
MFG. APPD.	CHKD. BY:	DWG. NO.	REV.
DATE: 9-22-82	ENG. <i>Ray A. Winter</i>	DRN. BY: <i>M. Ryan</i>	7039008 F
SCALE:			SHEET 1 OF 1