

IV APPENDIX

S-100 Bus Pin List

PIN NO.	SIGNAL & TYPE	ACTIVE LEVEL	DESCRIPTION
1	+8 VOLTS (B)		Instantaneous minimum greater than 7 volts, instantaneous maximum less than 25 volts, average maximum less than 11 volts.
2	+16 VOLTS (B)		Instantaneous minimum greater than 14.5 volts, instantaneous maximum less than 35 volts, average maximum less than 21.5 volts.
3	XRDY (S)	H	One of two ready inputs to the current bus master. The bus is ready when both these ready inputs are true. See pin 72.
4	VI0*(S)	L	O.C. Vectored interrupt line 0.
5	VI1*(S)	L	O.C. Vectored interrupt line 1.
6	VI2*(S)	L	O.C. Vectored interrupt line 2.
7	VI3*(S)	L	O.C. Vectored interrupt line 3.
8	VI4*(S)	L	O.C. Vectored interrupt line 4.
9	VI5*(S)	L	O.C. Vectored interrupt line 5.
10	VI6*(S)	L	O.C. Vectored interrupt line 6.
11	VI7*(S)	L	O.C. Vectored interrupt line 7.
12	NMI*(S)	L	O.C. Non-maskable interrupt.
13			
14			
15	A18 (M)	H	Extended address bit 18.
16	A16 (M)	H	Extended address bit 16.
17	A17 (M)	H	Extended address bit 17.
18	SDSB* (M)	L	O.C. The control signal to disable the 8 status signals.
19	CDSB* (M)	L	O.C. The control signal to disable the 5 control output signals.
20	GND (B)		Common with pin 100.
21	NDEF		Not to be defined. Manufacturer must specify any use in detail.
22	ADSB* (M)	L	O.C. The control signal to disable the 16 address signals.
23	DODSB* (M)	L	O.C. The control signal to disable the 8 data output signals.
24	Φ (B)	H	The master timing signal for the bus.
25	pSTVAL*(M)	L	Status valid strobe.
26	pHLDA (M)	H	A control signal used in conjunction with HOLD* to coordinate bus master transfer operations.
27	RFU		Reserved for future use.
28	RFU		Reserved for future use.
29	A5 (M)	H	Address bit 5.
30	A4 (M)	H	Address bit 4.
31	A3 (M)	H	Address bit 3.
32	A15 (M)	H	Address bit 15 (most significant for non-extended addressing.)
33	A12 (M)	H	Address bit 12.
34	A9 (M)	H	Address bit 9.
35	DO1 (M)/DATA1 (M/S)	H	Data out bit 1, bidirectional data bit 1.
36	DO0 (M)/DATA0 (M/S)	H	Data out bit 0, bidirectional data bit 0.
37	A10 (M)	H	Address bit 10.
38	DO4 (M)/DATA4 (M/S)	H	Data out bit 4, bidirectional data bit 4.
39	DO5 (M)/DATA5 (M/S)	H	Data out bit 5, bidirectional data bit 5.
40	DO6 (M)/DATA6 (M/S)	H	Data out bit 6, bidirectional data bit 6.
41	DI2 (S)/DATA10 (M/S)	H	Data in bit 2, bidirectional data bit 10.
42	DI3 (S)/DATA11 (M/S)	H	Data in bit 3, bidirectional data bit 11.
43	DI7 (S)/DATA15 (M/S)	H	Data in bit 7, bidirectional data bit 15.
44	sM1 (M)	H	The status signal which indicates that the current cycle is an op-code fetch.
45	sOUT (M)	H	The status signal identifying the data transfer bus cycle to an output device.
46	sINP (M)	H	The status signal identifying the data transfer bus cycle from an input device.
47	sMEMR (M)	H	The status signal identifying bus cycles which transfer data from memory to a bus master, which are not interrupt acknowledge instruction fetch cycle(s).
48	sHLTA (M)	H	The status signal which acknowledges that a HLT instruction has been executed.
49	CLOCK(B)		2 MHz (0.5%) 40-60% duty cycle. Not required to be synchronous with any other bus signal.
50	GND (B)		Common with pin 100.
51	+8 VOLTS (B)		Common with pin 1.
52	-16 VOLTS (B)		Instantaneous maximum less than -14.5 volts, instantaneous minimum greater than -35 volts, average minimum greater than -21.5 volts.
53	GND (B)		Common with pin 100.
54			
55	FAST RESET		

Vector 3 Hardware Manual

PIN NO.	SIGNAL & TYPE	ACTIVE LEVEL		DESCRIPTION
56				
57				
58	sXTRQ* (M)	L		The status signal which requests 16-bit slaves to assert SIXTN*.
59	A19 (M)	H		Extended address bit 19.
60	SIXTN* (S)	L	O.C.	The signal generated by 16-bit slaves in response to the 16-bit request signal sXTRQ*.
61	A20 (M)	H		Extended address bit 20.
62	A21 (M)	H		Extended address bit 21.
63	A22 (M)	H		Extended address bit 22.
64	A23 (M)	H		Extended address bit 23.
65	NDEF			Not to be defined signal.
66	NDEF			Not to be defined signal.
67	PHANTOM* (M/S)	L	O.C.	A bus signal which disables normal slave devices and enables phantom slaves—primarily used for bootstrapping systems without hardware front panels.
68	MWRT (B)	H		pWR* - sOUT (logic equation). This signal must follow pWR* by not more than 30 ns. (See note, Section 2.7.5.3)
69	RFU			Reserved for future use.
70	GND (B)			Common with pin 100.
71	RFU			Reserved for future use.
72	RDY (S)	H	O.C.	See comments for pin 3.
73	INT* (S)	L	O.C.	The primary interrupt request bus signal.
74	HOLD* (M)	L	O.C.	The control signal used in conjunction with pHLDA to coordinate bus master transfer operations.
75	RESET* (B)	L	O.C.	The reset signal to reset bus master devices. This signal must be active with POC* and may also be generated by external means.
76	pSYNC (M)	H		
77	pWR* (M)	L		The control signal signifying the presence of valid data on DO bus or data bus.
78	pDBIN (M)	H		The control signal that requests data on the DI bus or data bus from the currently addressed slave.
79	A0 (M)	H		Address bit 0 (least significant).
80	A1 (M)	H		Address bit 1.
81	A2 (M)	H		Address bit 2.
82	A6 (M)	H		Address bit 6.
83	A7 (M)	H		Address bit 7.
84	A8 (M)	H		Address bit 8.
85	A13 (M)	H		Address bit 13.
86	A14 (M)	H		Address bit 14.
87	A11 (M)	H		Address bit 11.
88	DO2 (M)/DATA2 (M/S)	H		Data out bit 2, bidirectional data bit 2.
89	DO3 (M)/DATA3 (M/S)	H		Data out bit 3, bidirectional data bit 3.
90	DO7 (M)/DATA7 (M/S)	H		Data out bit 7, bidirectional data bit 7.
91	DI4 (S)/DATA12 (M/S)	H		Data in bit 4 and bidirectional data bit 12.
92	DI5 (S)/DATA13 (M/S)	H		Data in bit 5 and bidirectional data bit 13.
93	DI6 (S)/DATA14 (M/S)	H		Data in bit 6 and bidirectional data bit 14.
94	DI1 (S)/DATA9 (M/S)	H		Data in bit 1 and bidirectional data bit 9.
95	DI0 (S)/DATA8 (M/S)	H		Data in bit 0 (least significant for 8-bit data) and bidirectional data bit 8.
96	sINTA (M)	H		The status signal identifying the bus input cycle(s) that may follow an accepted interrupt request presented on INT*.
97	sWO* (M)	L		The status signal identifying a bus cycle which transfers data from a bus master to a slave.
98				
99	POC* (B)	L		The power-on clear signal for all bus devices; when this signal goes low, it must stay low for at least 200 nanoseconds.
100	GND (B)			System ground.

3.2.1 S-100 Bus Termination

The terminators provided are 220 ohm pull-up (to +5V) and 330 ohm pull-down (to GND).

TABLE 1
LINES TERMINATED

24 - O2	38 - DO4	68 - MWRITE	88 - DO2
25 - O1	39 - DO5	76 - PSYNC	89 - DO3
26 - PHLDA	40 - DO6	77 - PWR	90 - DO7
27 - PWAIT	41 - D12	78 - PDBIN	91 - D14
29 - A5	42 - D13	79 - A0	92 - D15
30 - A4	43 - D17	80 - A1	93 - D16
31 - A3	44 - SML	81 - A2	94 - D11
32 - A15	45 - SOUT	82 - A6	95 - D10
33 - A12	46 - SINP	83 - A7	96 - SINTA
34 - A9	47 - SMEMR	84 - A8	97 - SWO
35 - DO1	48 - SHLTA	85 - A13	
36 - DO0	49 - CLK	86 - A14	
37 - A10	58 - SXTRQ	87 - A11	