

SCB-69

SUPER COMPUTER BOARD



SMOKE SIGNAL
Chieftain Computers

31336 Via Colinas
Westlake Village, California 91362

(213) 889-9340

SCB-69

SUPER COMPUTER BOARD

SE-2
Copyright 1980
Smoke Signal Broadcasting

1

2013 Dec 11 10:41 AM

2013 Dec 11 10:41 AM

SCB-69 SUPER COMPUTER BOARD

INTRODUCTION

The Smoke Signal Broadcasting (SSB) cpu board (SCB-69) provides the central processing facilities of a microcomputer. The SCB-69 provides twenty address lines for addressing up to one megabyte of memory, eight data lines and other control lines needed by memory systems, disc controllers, and other peripherals. The SCB-69 can be configured in a number of ways.

STANDARD CONFIGURATION

The SCB-69 comes with the standard MON69/69D 2K monitor and 1K of scratch pad RAM. The SCB-69 has provisions for addressing up to 10K of on-board EPROM/ROM. The SCB-69 also comes standard with a real time clock (RTC) which provides the time-of-day, day-of-week, day-of-month, and day-of-year along with programmable interrupts and battery backup. The standard switch settings of switches S1-1, 2, 3, 4 and 5 and switches S2-1, 2, 3, 4, 5, 6, 7 and 8 are:

S1-1 OFF (OPEN)
S1-2 OFF (OPEN)
S1-3 ON (CLOSED)
S1-4 OFF (OPEN)
S1-5 OFF (OPEN) NOT USED

S2-1 ON (CLOSED)
S2-2 OFF (OPEN)
S2-3 OFF (OPEN)
S2-4 OFF (OPEN)
S2-5 OFF (OPEN)
S2-6 ON (CLOSED)
S2-7 ON (CLOSED)
S2-8 ON (CLOSED)

OPTIONAL CONFIGURATIONS

The SCB-69 contains provisions for adding an optional floating point arithmetic processor (APU) and up to 20K of EPROM/ROM.

The floating point processor can greatly reduce the amount of software needed for computational programs. There are 2 different versions of the processor - AMD9511 and AMD9512. The AMD9511 does single precision arithmetic (7.5 digits of accuracy) plus transcendental functions. The AMD9512 does single and double precision arithmetic (7.5 and 16 digits of accuracy). The AMD9512 provides only the four arithmetic functions; add, subtract, multiply and divide.

The user may install up to 20K of EPROM/ROM on the SCB-69 cpu board.

PRINTED CIRCUIT LAYOUT

The SCB-69 uses a number of wire jumpers to configure the available options. All wire jumpers are layed out in a dual inline package (DIP) to allow the user to install DIP switches. The SCB-69 is designed to work with the SS-50 and SS-50C buses without any jumper changes.

HOW THE SCB-69 WORKS

The SCB-69 address decoding of the on-board EPROM/ROM is done by a Field Programmable Logic Array (FPLA). The FPLA can be customized, by reprogramming, to work with a specially configured computer system (EPROM/ROM at a lower memory address, etc.).

The FPLA IC U3 (82S100) has sixteen input lines and eight output lines. The SCB-69 uses eleven of the input lines (I5-15) for decoding address lines A5-15. The control line E is also decoded by input line I4. The remaining four input lines are used to decode option sense switches (refer to FPLA OPTIONS). These option sense switches are used to implement the numerous options of the SCB-69; 2K/4K EPROM's, HIGH/LOW EPROM, DUAL STACK and SLOW I/O.

The FPLA can be used with the extended addressing attributes of the SCB-69 by selecting the proper extended address range via switches S3 1-4 and S3-5. Switch S3-5 controls the extended addressing into the FPLA by gating the output of a four bit address comparator (IC U27 74LS85) into the FPLA.

The SCB-69 is designed to address one megabyte of memory by the use of a memory manager. The memory is organized in 4K blocks with up to sixteen blocks active at any time and up to 256 4K blocks selectable. The memory manager is a 256 X 8 high speed RAM IC U18-19 (93412). The four high order address lines (A12-15) from the cpu are used to select a one of sixteen location of U18-19. The upper four address lines of U18-19 are controlled by a four bit latch IC U29 (74LS375). The memory latch allows the memory manager to have one of sixteen 64K maps selectable at any time by writing a one of sixteen number into the latch located at \$FFE0 to \$FFEF.

The SCB-69 has a unique feature in that any memory reference to \$FF00 to \$FFFF will cause the memory manager to disengage the translation process and force the address lines LA12-19 to all one's. The width of this memory window is selectable by option jumpers on the cpu board (W3 1-8). The window is set for the upper 256 bytes (\$FF00 to \$FFFF) of memory normally but the user may wish to extend this range downward. The selectable window range is from \$8000 to \$FFFF with the usable range from \$F000 to \$FFFF.

Switches S2-1 through S2-7 control the chip select function of all on-board memory devices. Opening any of these switches will cause the corresponding device to be disabled and the memory space allocated to the device is usable by external memory devices.

Switch S2-1 selects IC U21 (TMS2516 or TMS2532).
Switch S2-2 selects IC U22 (TMS2516 or TMS2532).
Switch S2-3 selects IC U23 (TMS2516 or TMS2532).
Switch S2-4 selects IC U24 (TMS2516 or TMS2532).
Switch S2-5 selects IC U25 (TMS2516 or TMS2532).
Switch S2-6 selects IC U36 AND U37 (2114).
Switch S2-7 selects IC U13 and U26 (MM58167 and AMD 9511/12).

IC U10 (74LS30) goes high (logic "1") when any of the memory devices on the SCB-69 are selected. This causes the address buffers IC U32, 33, 34, 35 (74LS367) and the data buffer IC U38 (DP8303) to be tri-stated (high Z). External memory devices may occupy the same address space as any on-board memory device but the on-board device will have priority over the external device.

The FPLA selects the floating point processor (IC U26) and the real time clock (IC U13) as one memory device through IC U12 (74LS32), therefore, if switch S2-7 is ON (CLOSED), both of the devices will be selected.

Since the the floating point processor and the real time clock are 8080 type devices with separate READ and WRITE control lines, IC U5 is used to gate the separate READ and WRITE lines with the memory control signal E.

The floating point processor and the real time clock also need a longer access time, typically 500 nanoseconds. The FPLA has an output line (F7) which signals a one-shot (IC U15 74123) to stretch the control signal E to 500 nanoseconds. This output line may be disconnected by opening switch S2-8.

SCB-69 MEMORY MAP (FPLA VERSION 1B69-1 10/1/80)
STANDARD CONFIGURATION (2K EPROM, HIGH EPROM, DUAL STACK)

FFFF : WRITE ONLY MAPPING RAM IC U18 AND U19
:
FFF0 : READ ONLY RESET AND INTERRUPT VECTORS IC U21

FFEF : WRITE ONLY PAGE LATCH REGISTER IC U29
:
FFE0 : READ ONLY RESET AND INTERRUPT VECTORS IC U21

FFDF :
: EPROM/ROM SOCKET IC U21
F800 :

F7FF :
: LMB-1 I/O SPACE
F7E0 :

F7DF :
: RESERVED FOR I/O EXPANTION (LMB-2)
F780 :

F77F :
: BFD-68 DISC CONTROLLER
F77C :

F77B :
: RESERVED FOR MODEM BOARD
F770 :

F76F :
: DCB-4 DISC CONTROLLER
F760 :

F75F :
: RESERVED FOR FUTURE USE (32 BYTES)
F740 :

F73F :
: APU - FLOATING POINT PROCESSOR
F720 :

F71F :
: RTC - REAL TIME CLOCK
F700 :

F6FF :
: FREE SPACE (768 BYTES)
F400 :

F3FF :
: 1K SCRATCH PAD RAM IC U36 AND U37
F000 :

```

-----
EFFF : EPROM/ROM SOCKET IC U22
E800 :
-----
E7FF : EPROM/ROM SOCKET IC U23
E000 :
-----
DFFF : EPROM/ROM SOCKET IC U24
D800 :
-----
D7FF : EPROM/ROM SOCKET IC U25
D000 :
-----

```

There are three additional memory maps for the last four EPROM/ROM sockets (U22, 23, 24 and 25):

```

4K/HIGH EPROM - 2K/LOW EPROM - 4K/LOW EPROM
-----
EFFF :      | BFFF :      | BFFF :      |
      : U22  |      : U22  |      : U22  |
E000 :      | B800 :      | B000 :      |
-----
DFFF :      | B7FF :      | AFFF :      |
      : U23  |      : U23  |      : U23  |
D000 :      | B000 :      | A000 :      |
-----
CFFF :      | AFFF :      | 9FFF :      |
      : U24  |      : U24  |      : U24  |
C000 :      | A000 :      | 9000 :      |
-----
BFFF :      | A7FF :      | 8FFF :      |
      : U25  |      : U25  |      : U25  |
B000 :      | A000 :      | 8000 :      |
-----

```

The FPLA does not decode IC U21 as a 4K EPROM/ROM device with the 4K EPROM/ROM option on.

FPLA OPTIONS

The FPLA has four sense switches - S1-1, 2, 3 and 4.

Switch S1-1: HIGH/LOW EPROM/ROM

With switch S1-1 in the OFF (OPEN) position, the FPLA will decode the lower four EPROM/ROM sockets (U22, 23, 24 and 25) in the allocated high memory range (\$D000 to \$EFFF for 2K EPROM/ROM's and \$8000 to \$EFFF for 4K EPROM/ROM's). With switch S1-1 in the ON (CLOSED) position, the FPLA will decode the lower four EPROM/ROM sockets in the allocated low memory range (\$A000 to \$BFFF for 2K EPROM/ROM's and \$8000 to \$BFFF for 4K EPROM/ROM's). The low EPROM/ROM memory range would allow the user to run DOS69 at \$C000 to \$DFFF and up to 16K of EPROM/ROM.

Switch S1-2: 2K/4K EPROM/ROM

With switch S1-2 in the OFF (OPEN) position, the FPLA will decode the on-board EPROM/ROM sockets (IC U22, 23, 24 and 25) as 2K devices. With switch S1-2 in the ON (CLOSED) position, the FPLA will decode the on-board EPROM/ROM sockets as 4K devices.

Switch S1-3: DUAL STACK

With switch S1-2 in the ON (CLOSED) position, the FPLA will decode all memory references between \$DF80 and \$DFFF to \$F380 to \$F3FF. This option will allow all programs written to reference MON09's stack area (\$DF80 to \$DFFF) to work with MON69's stack area (\$F380 to \$F3FF) without modification to software. With switch S1-3 in the OFF (OPEN) position, all references to MON09's stack area will appear only at \$DF80 to \$DFFF.

Switch S1-4: SLOW I/O DEVICES

With switch S1-4 in the ON (CLOSED) position, the FPLA will stretch the control signal E 500 nanoseconds anytime a memory reference between \$F780 and \$F7FF occurs. With switch S1-4 in the OFF (OPEN) position, the stretching function is defeated.

Switch S1-5: NOT USED

WIRE JUMPERS

The SCB-69 has a number of wire jumpers that the user may use to reconfigure certain functions of the SCB-69. All wire jumpers are layed out in a dual inline pattern (DIP) which allows the user to install DIP SWITCHES in place of the wire jumpers.

The present wire jumpers on the SCB-69 consist of foil traces on the back side (solder side) of the PC board. To cut these foil traces, take a sharp knife and cut the narrow portion of the foil trace. Make sure that the cut foil trace is not left on the board where it may short out other circuit traces.

W1-1

The control signal Bus Available (BA) may be optionally gated with the control signal Bus Status (BS) to form the bus signal BA.BS. With wire jumper W1-1 open (normal condition), the bus signal is Bus Available (BA) only. The bus signal BA.BS is useful in some DMA and dynamic memory refresh schemes.

W1-2 and 3

The system clock used by the SCB-69 is made up of a quartz crystal oscillator circuit which runs at 8.0 Mhz. The 8.0 Mhz is divided by two D FLIP-FLOPs (IC U6 74LS74) down to 2.0 Mhz. Optionally, the SCB-69 may be driven at 4.0 Mhz from the same crystal by removing the wire jumper W1-3 and jumper W1-2. Wire jumper W1-3 takes the 8.0 Mhz signal from the oscillator buffer (IC U8 74LS04) and runs the signal to the external oscillator input of the cpu (IC U220 M68B09). Wire jumper W1-2 takes the 4.0 Mhz signal from the first D FLIP-FLOP circuit and runs the signal to the cpu.

W1-4 NOT USED

W1-5 and 6

Wire jumpers W1-5 and 6 are used to control the RESET function of the cpu board. Normally, the RESET function is generated on the cpu board by a reset circuit (IC U14 74LS04) and gated with an optional external reset signal. W1-6 vectors the on-board RESET function to both the cpu and the external RESET bus signal. By installing jumper W1-5 and cutting W1-6, the RESET function could be generated by both the external RESET bus signal and the on-board RESET generator.

W1-7 and 8

Wire jumpers W1-7 and 8 are used to controll the interrupt signal from the AMD9511/9512. When using the AMD9511 wire jumper W1-7 should be installed and for the AMD9512, wire jumper W1-8 should be installed.

W2-1

On the SS-50C bus, the signal BUSY is not used by the 6809 cpu chip. The BUSY signal occupies the same pin as the NMI line on the SS-50 bus. Wire jumper W2-1 allows the user to jumper the BUSY (NMI) signal to the NMI input to the cpu chip. If the user wishes to disable the NMI input from the bus, jumper W2-1 must be cut.

W2-2, 3, 4, 5, 6 and 7

These 6 wire jumpers allow the user to select the appropriate interrupt signal from the floating point processor and the real time clock. Wire jumpers W2-2 and 3 are used to gate the interrupt signal from the real time clock and the floating processor to the IRQ input signal of the cpu. W2-2 is for the RTC chip and W2-3 is for the APU chip. Wire jumpers W2-4 and 5 are used to gate the interrupt signal from the RTC and the APU to the FIRQ input signal of the cpu. W2-4 is for the RTC chip and W2-5 is for the APU chip. Wire jumpers W2-6 and 7 are used to gate the interrupt signal from the RTC and the APU chips to the NMI input signal of the cpu. W2-6 is for the RTC chip and W2-7 is for the APU chip.

W2-8 NOT USED

W4-1, 2, 3 and 4

The SCB-69 comes configured to use TMS2516 EPROM/ROM's, optionally, the user may install TMS2532 (4K X 8) EPROM/ROM's. By cutting wire jumpers W4-2 and 4 and jumpering W4-1 and 3 the TMS2532 may be used.

W5, W6, W7 and W8

Wire blocks W5, 6, 7 and 8 are connected in the same manner as W4.

PARTS LIST

U1		NOT USED	
U2	74LS133	THIRTEEN INPUT NAND GATE	
U3	82S100	FIELD PROGRAMMABLE LOGIC ARRAY	
U4	74LS04	HEX INVERTER	
U5	74LS00	QUAD DUAL INPUT NAND GATE	
U6	74LS74	DUAL D FLIP FLOP	
U7	74LS32	QUAD DUAL INPUT OR GATE	
U8	74LS04	HEX INVERTER	
U9	74LS157	QUAD DUAL INPUT MULTIPLEXER	
U10	74LS30	EIGHT INPUT NAND GATE	
U11	74LS04	HEX INVERTER	
U12	74LS32	QUAD DUAL INPUT OR GATE	
U13	MM58167	REAL TIME CLOCK - RTC	
U14	NE556	DAUL TIMMER	
U15	74123	DUAL ONE SHOT	
U16	SPARE		
U17	74LS08	QUAD DUAL INPUT AND GATE	
U18	93412	HIGH SPEED 256X4 RAM	
U19	93412	HIGH SPEED 256X4 RAM	
U20	M68809	CPU	
U21	TMS2516	2K X 8 EPROM	MON69
U22	TMS2516	2K X 8 EPROM	USER SUPPLIED
U23	TMS2516	2K X 8 EPROM	USER SUPPLIED
U24	TMS2516	2K X 8 EPROM	USER SUPPLIED
U25	TMS2516	2K X 8 EPROM	USER SUPPLIED
U26	AMD9511	FLOATING POINT PROCESSOR	APU OPTION
U27	74LS85	FOUR BIT COMPARATOR	
U28	74LS74	DUAL D FLIP FLOP	
U29	74LS375	FOUR BIT LATCH	
U30	7406	HEX INVERTING BUFFER	
U31	74LS375	FOUR BIT LATCH	
U32	74LS367	HEX NONINVERTING BUFFER	
U33	74LS367	HEX NONINVERTING BUFFER	
U34	74LS367	HEX NONINVERTING BUFFER	
U35	74LS367	HEX NONINVERTING BUFFER	
U36	2114	1K X 4 RAM	
U37	2114	1K X R RAM	
U38	DP8303	BI-DIRECTIONAL TRANSCEIVER	
C1	220 pf	CAPACITOR	
C2	.1 uf	CAPACITOR	
C3	.1 uf	CAPACITOR	
C4	27 pf	CAPACITOR	
C5	100 pf	CAPACITOR	
C6	.1 uf	CAPACITOR	
C7	5-35 pf	TRIMMER CAPACITOR	
C8	.1 uf	CAPACITOR	
C9	.001 uf	CAPACITOR	
C10	10 pf	CAPACITOR	
C11	10 uf 25V	CAPACITOR	OPTIONAL
C12	10 uf 25V	CAPACITOR	OPTIONAL
C13	.1 uf	CAPACITOR	
C14	68 pf	CAPACITOR	

C15	. 1 uf	CAPACITOR
C16	. 1 uf	CAPACITOR
C17	. 1 uf	CAPACITOR
C18	10 uf 16V	CAPACITOR
C19	10 uf 16V	CAPACITOR
C20	10 uf 16V	CAPACITOR
C21	. 1 uf	CAPACITOR
C22	. 1 uf	CAPACITOR
C23	. 1 uf	CAPACITOR
C24	. 1 uf	CAPACITOR
C25	. 1 uf	CAPACITOR
C39	. 47 uf	CAPACITOR
C40	. 47 uf	CAPACITOR
C41	. 1 uf	CAPACITOR
C42	. 1 uf	CAPACITOR
C43	22 pf	CAPACITOR

R1	1. 0 K	RESISTOR
R2	1. 0 K	RESISTOR
R3	1. 0 M	RESISTOR
R4	10. 0 K	RESISTOR
R5	1. 0 M	RESISTOR
R6	1. 0 M	RESISTOR
R7	680	RESISTOR
R8	680	RESISTOR
R9	470	RESISTOR
R10	1. 0 K	RESISTOR
R11	1. 0 K	RESISTOR
R12	68 1 W	RESISTOR
R13	22 K	RESISTOR
R14	5. 6 K	RESISTOR

CR1	1N914	DIODE
CR2	1N914	DIODE
CR3	1N5349	ZENER DIODE

BAT 3. 6 Volt Battery

VR1	7805	5 VOLT REGULATOR
VR2	7805	5 VOLT REGULATOR

Z1	1 K	6 PIN RESISTOR PACK
Z2	1 K	6 PIN RESISTOR PACK
Z3	1 K	6 PIN RESISTOR PACK
Z4	1 K	10 PIN RESISTOR PACK
Z5	1 K	10 PIN RESISTOR PACK
Z6	1 K	6 PIN RESISTOR PACK
Z7	1 K	10 PIN RESISTOR PACK
Z8	1 K	6 PIN RESISTOR PACK

S1	5 SPST DIP	SWITCH
S2	8 SPST DIP	SWITCH

Y1	8. 0 MHZ	XTAL
Y2	32 K	XTAL



MOTOROLA

SEMICONDUCTORS

3501 E. BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6809

(1.0 MHz)

MC68A09

(1.5 MHz)

MC68B09

(2.0 MHz)

8-BIT MICROPROCESSING UNIT

The MC6809 is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the M6800 family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The MC6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

MC6800 COMPATIBLE

- Hardware — Interfaces with All M6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4XE)
- DMA/BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories


SOFTWARE FEATURES

- 10 Addressing Modes
 - 6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing:
 - 0-, 5-, 8-, or 16-bit Constant Offsets
 - 8-, or 16-bit Accumulator Offsets
 - Auto-Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

HMOS

(HIGH DENSITY N-CHANNEL, SILICON-GATE)


8-BIT MICROPROCESSING UNIT



L SUFFIX
CERAMIC PACKAGE
CASE 715




P SUFFIX
PLASTIC PACKAGE
CASE 711



S SUFFIX
CERDIP PACKAGE
CASE 734

FIGURE 1 — PIN ASSIGNMENT



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MC6809, MC68A09, MC68B09 MC6809C, MC68A09C, MC68B09C	T _A	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage levels (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Cerdip Plastic	θ _{JA}	50 60 100	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{PORT}

P_{INT} = I_{CC} × V_{CC}, Watts - Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts - User Determined

For most applications P_{PORT} < P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = 0 to 70°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage Logic, EXTAL RESET	V _{IH} V _{IHR}	V _{SS} + 2.0 V _{SS} + 4.0	-	V _{CC} V _{CC}	V
Input Low Voltage Logic, EXTAL, RESET	V _{IL}	V _{SS} - 0.3	-	V _{SS} + 0.8	V
Input Leakage Current (V _{in} = 0 to 5.25 V, V _{CC} = max)	I _{in}	-	-	2.5	µA
DC Output High Voltage (I _{Load} = -205 µA, V _{CC} = min) (I _{Load} = -145 µA, V _{CC} = min) (I _{Load} = -100 µA, V _{CC} = min)	V _{OH}	V _{SS} + 2.4 V _{SS} + 2.4 V _{SS} + 2.4	- - -	- - -	V
DC Output Low Voltage (I _{Load} = 2.0 mA, V _{CC} = min)	V _{OL}	-	-	V _{SS} + 0.5	V
Internal Power Dissipation (measured at T _A = 0°C in steady state operation)	P _{INT}	-	-	1.0	W
Capacitance ‡ (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{in} C _{out}	- -	10 10	15 15	pF
Frequency of Operation (Crystal or External Input)	f _{XTAL}	0.4 0.4 0.4	- - -	4 6 8	MHz
Three-State (Off State) Input Current (V _{in} = 0.4 to 2.4 V, V _{CC} = max)	I _{TSI}	- -	2.0 -	10 100	µA

‡ capacitances are periodically tested rather than 100% tested.



FIGURE 2 - BUS TIMING



BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

Ident. Number	Characteristics	Symbol	MC6809		MC68A09		MC68B09		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time (See Note 5)	t_{cyc}	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PW_{EL}	430	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PW_{EH}	450	15500	280	15700	220	15700	ns
4	Clock Rise and Fall Time	t_r, t_f	-	25	-	25	-	20	ns
5	Pulse Width, Q High	PW_{QH}	430	5000	280	5000	210	5000	ns
6	Pulse Width, Q Low	PW_{QL}	450	15500	280	15700	220	15700	ns
7	Delay Time, E to Q Rise	t_{AVS}	200	250	130	165	80	125	ns
9	Address Hold Time* (See Note 4)	t_{AH}	20	-	20	-	20	-	ns
10	BA, BS, R/W, and Address Valid Time to Q Rise	t_{AQ}	50	-	25	-	15	-	ns
17	Read Data Setup Time	t_{DSR}	80	-	60	-	40	-	ns
18	Read Data Hold Time*	t_{DHR}	10	-	10	-	10	-	ns
20	Data-Delay Time from Q	t_{DDQ}	-	200	-	140	-	110	ns
21	Write Data Hold Time*	t_{DHW}	30	-	30	-	30	-	ns
29	Usable Access Time (See Note 3)	t_{ACC}	695	-	440	-	330	-	ns
	Processor Control Setup Time (MRDY, Interrupts, DMA/BREQ, HALT, RESET) (Figures 7, 9, 10, 11, 13, and 14)	t_{PCS}	200	-	140	-	110	-	ns
	Crystal Oscillator Start Time (Figures 7 and 8)	t_{RC}	-	100	-	100	-	100	ms
	Processor Control Rise and Fall Time (Figures 7 and 9)	t_{PCr}, t_{PCf}	-	100	-	100	-	100	ns


*Address and data hold times are periodically tested rather than 100% tested.

NOTES:

1. Voltage levels shown are $V_L \leq 0.4 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. Usable access time is computed by: 1-4-7 max + 10-17.
4. Hold time (9) for BA and BS is not specified.
5. Maximum t_{cyc} during MRDY or DMA/BREQ is 16 μs .




FIGURE 3 — MC6809 EXPANDED BLOCK DIAGRAM



* Internal Three-State Control

FIGURE 4 — BUS TIMING TEST LOAD



C = 30 pF for BA, BS
130 pF for D0-D7, E, Q
90 pF for A0-A15, R/W

R = 11.7 kΩ for D0-D7
18.5 kΩ for A0-A15, E, Q, R/W
24 kΩ for BA, BS

PROGRAMMING MODEL

As shown in Figure 5, the MC6809 adds three registers to the set available in the MC6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.


Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The Direct Page Register of the MC6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A8-A15) during direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during Processor Reset.



FIGURE 5 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



INDEX REGISTERS (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the MC6809 point to the top of the stack, in contrast to the MC6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the MC6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


PROGRAM COUNTER

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The Condition Code Register defines the State of the Processor at any given time. See Figure 6.

FIGURE 6 — CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

BIT 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

BIT 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.



BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

BIT 4 (I)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RESET} , and SWI are set I to a one; SWI2 and SWI3 do not affect I.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RESET} all set F to a one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is +5.0 V \pm 5%.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, $R/\overline{W} = 1$, and $BS = 0$; this is a "dummy access" or VMA cycle. Addresses are valid on the rising edge of Q (see Figure 2). All address bus drivers are made high-impedance when output Bus Available (BA) is high. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

READ/WRITE (R/ \overline{W})

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. R/\overline{W} is valid on the rising edge of Q.

\overline{RESET}

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when Interrupt Acknowledge is true, ($\overline{BA} \cdot BS = 1$). During initial power-on, the \overline{RESET} line should be held low until the clock oscillator is fully operational. See Figure 8.

Because the MC6809 \overline{RESET} pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (\overline{FIRQ} , \overline{IRQ}) although $\overline{DMA/BREQ}$ will always be accepted, and \overline{NMI} or \overline{RESET} will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (\overline{RESET} , $\overline{DMA/BREQ}$), a halted state ($\overline{BA} \cdot BS = 1$) can be achieved by pulling HALT low while \overline{RESET} is still low. If $\overline{DMA/BREQ}$ and HALT are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figure 9.

BUS AVAILABLE, BUS STATUS (BA, BS)


The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, a dead cycle will elapse before the MPU acquires the bus.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU State		MPU State Definition
BA	BS	
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
1	0	Sync Acknowledge
1	1	Halt or Bus Grant Acknowledge





FIGURE 7 - RESET TIMING




*NOTE: Parts with date codes prefixed by 7F or 5A will come out of RESET one cycle sooner than shown.



FIGURE 8 - CRYSTAL CONNECTIONS AND OSCILLATOR START UP



Y1	C _{in}	C _{out}
8 MHz	18 pF	18 pF
6 MHz	20 pF	20 pF
4 MHz	24 pF	24 pF




Nominal Crystal Parameters*

	3.58 MHz	4.00 MHz	6.0 MHz	8.0 MHz
R _S	60 Ω	50 Ω	30-50 Ω	20-40 Ω
C ₀	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40K	>30 K	>20 K	>20 K

All parameters are 10%


*NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



FIGURE 9 — HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch ($\overline{\text{RESET}}$, $\overline{\text{NMI}}$, $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$, SWI2 , SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the MC6809 is in a Halt or Bus Grant condition.

interrupt cannot be inhibited by the program, and also has a higher priority than $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$ or software interrupts. During recognition of an $\overline{\text{NMI}}$, the entire machine state is saved on the hardware stack. After reset, an $\overline{\text{NMI}}$ will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of $\overline{\text{NMI}}$ low must be at least one E cycle. If the $\overline{\text{NMI}}$ input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 10.

TABLE 1: MEMORY MAP FOR INTERRUPT VECTORS

Memory Map For Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{\text{RESET}}$
FFFC	FFFD	$\overline{\text{NMI}}$
FFFA	FFFB	$\overline{\text{SWI}}$
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

NON MASKABLE INTERRUPT ($\overline{\text{NMI}}$)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable

FAST-INTERRUPT REQUEST ($\overline{\text{FIRQ}}$)*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ($\overline{\text{IRQ}}$), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 11.


INTERRUPT REQUEST ($\overline{\text{IRQ}}$)*

A low level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since $\overline{\text{IRQ}}$ stacks the entire machine state it provides a slower response to interrupts than $\overline{\text{FIRQ}}$. $\overline{\text{IRQ}}$ also has a lower priority than $\overline{\text{FIRQ}}$. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

* $\overline{\text{NMI}}$, $\overline{\text{FIRQ}}$, and $\overline{\text{IRQ}}$ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWA condition is present. If $\overline{\text{IRQ}}$ and $\overline{\text{FIRQ}}$ do not remain low until completion of the current instruction they may not be recognized. However, $\overline{\text{NMI}}$ is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of $\overline{\text{RESET}}$ and the rising edge of BS indicating $\overline{\text{RESET}}$ acknowledge.




FIGURE 10 — \overline{IRQ} AND NMI INTERRUPT TIMING



NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified.
E clock shown for reference only.



FIGURE 11 - FIRO INTERRUPT TIMING



NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified. E clock shown for reference only.



XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 8. Proper RF layout techniques should be observed in the layout of printed circuit boards.

E, Q

E is similar to the MC6800 bus timing signal $\phi 2$; Q is a quadrature clock signal which leads E. Q has no parallel on the MC6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Figure 12.

MRDY*

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of quarter ($\frac{1}{4}$) bus cycles, thus allowing interface to slow memories, as shown in Figure 13(A). During non-valid memory access (\overline{VMA} cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

NOTE: Four of the early production mask sets (G7F, T5A, P6F, T6M) require synchronization of the MRDY input with the 4f clock. The synchronization necessitates an external oscillator as shown in Figure 13(B). The negative transition of the MRDY signal, normally derived from the chip select decoding, must meet the t_{PCS} timing. With these four mask sets, MRDY's positive transition must occur with the rising edge of 4f.

In addition, on these same mask sets, MRDY will not stretch the E and Q signals if the machine is executing either a TFR or EXG instruction during the HALT high-to-low transition. If the MPU executes a CWA1 instruction, the machine pushes the internal registers onto the stack and then awaits an interrupt. During this waiting period, it is possible to place

the MPU into a Halt mode to three-state the machine, but MRDY will not stretch the clocks.

The mask set for a particular part may be determined by examining the markings on top of the part. Below the part number is a string of characters. The first two characters are the last two characters of the mask set code. If there are only four digits the part is the G7F mask set. The last four digits, the date code, show when the part was manufactured. These four digits represent year and week. For example a ceramic part marked:



is a T5A mask set made the twelfth week of 1980.

DMA/BREQ*


The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 14. Typical uses include DMA and dynamic memory refresh.

Transitions of DMA/BREQ should occur during Q. A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge DMA/BREQ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 15. The self-refresh counter is only cleared if DMA/BREQ is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin low on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during any dead cycles by developing a system \overline{DMAVMA} signal which is LOW in any cycle when BA has changed.

FIGURE 12 — E/Q RELATIONSHIP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

*The on-board clock generator furnishes E and Q to both the system and the MPU. When MRDY is pulled low, both the system clocks and the internal MPU clocks are stretched. Assertion of DMA/BREQ input stops the internal MPU clocks while allowing the external system clocks to RUN (i.e., release the bus to a DMA controller). The internal MPU clocks resume operation after DMA/BREQ is released or after 16 bus cycles (14 DMA, 2 dead), whichever occurs first. While DMA/BREQ is asserted it is sometimes necessary to pull MRDY low to allow DMA to/from slow memory/peripherals. As both MRDY and DMA/BREQ control the internal MPU clocks, care must be exercised not to violate the maximum t_{CYC} specification for MRDY or DMA/BREQ. (See Note 5 in Bus Timing.)



When BA goes low (either as a result of $\overline{\text{DMA/BREQ}} = \text{HIGH}$ or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

This sequence begins after $\overline{\text{RESET}}$ and is repeated indefinitely unless altered by a special instruction or hardware occurrence. software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWA1, RTI and SYNC. An interrupt, $\overline{\text{HALT}}$, or $\overline{\text{DMA/BREQ}}$ can also alter the normal execution of instructions. Figure 16 illustrates the flowchart for the MC6809.

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function.

FIGURE 13(A) - MRDY TIMING




FIGURE 13(B) - MRDY SYNCHRONIZATION




FIGURE 14 — TYPICAL DMA TIMING (< 14 CYCLES)





FIGURE 15 — AUTO-REFRESH DMA TIMING (> 14 CYCLES)
(REVERSE CYCLE STEALING)




*DMAVMA is a signal which is developed externally, but is a system requirement for DMA. Refer to Application Note AN-8.

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



FIGURE 16 — FLOWCHART FOR MC6809 INSTRUCTIONS



NOTE: Asserting RESET will result in entering the reset sequence from any point in the flow chart.



ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809:

- Inherent (Includes Accumulator)
- Immediate
- Extended
 - Extended Indirect
- Direct
- Register
- Indexed
 - Zero-Offset
 - Constant Offset
 - Accumulator Offset
 - Auto Increment/Decrement
 - Indexed Indirect
- Relative
 - Short/Long Relative Branching
 - Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Inherent Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The MC6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA #20
LDX #F000
LDY #CAT
```

NOTE: # signifies Immediate addressing, \$ signifies hexadecimal value.

EXTENDED ADDRESSING

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the MC6809 is compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD < CAT
```

NOTE: < is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR	X, Y	Transfers X into Y
EXG	A, B	Exchanges A with B
PSHS	A, B, X, Y	Push Y, X, B and A onto S
PULU	X, Y, D	Pull D, X, and Y from U


INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 17 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.



FIGURE 17 — INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

Post-Byte Register Bit								Indexed Addressing Mode
7	6	5	4	3	2	1	0	
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
1	R	R	i	0	0	0	1	,R++
1	R	R	0	0	0	1	0	,-R
1	R	R	i	0	0	1	1	--R
1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	x	x	i	1	1	0	0	EA = ,PC + 8 Bit Offset
1	x	x	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = [,Address]



x = Don't Care
 d = Offset Bit
 0 = Not Indirect
 i = 1 = Indirect

Zero-Offset Indexed — In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:
 LDD 0,X
 LDA S

Constant Offset Indexed — In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

- 5-bit (-16 to +15)
- 8-bit (-128 to +127)
- 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X
 LDX -2,S
 LDY 300,X
 LDU CAT,Y

TABLE 2 — INDEXED ADDRESSING MODE

Type	Forms	Non Indirect			Indirect		
		Assembler Form	Postbyte OP Code	+ + ~ #	Assembler Form	Postbyte OP Code	+ + ~ #
Constant Offset From R	No Offset	,R	1RR00100	0 0	[,R]	1RR10100	3 0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1 0	defaults to 8-bit		
	8 Bit Offset	n, R	1RR01000	1 1	[n, R]	1RR11000	4 1
	16 Bit Offset	n, R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset: From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1 0	[A, R]	1RR10110	4 0
	B Register Offset	B, R	1RR00101	1 0	[B, R]	1RR10101	4 0
	D Register Offset	D, R	1RR01011	4 0	[D, R]	1RR11011	7 0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2 0	not allowed		
	Increment By 2	,R++	1RR00001	3 0	[,R++]	1RR10001	6 0
	Decrement By 1	,-R	1RR00010	2 0	not allowed		
	Decrement By 2	,--R	1RR00011	3 0	[,--R]	1RR10011	6 0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect	16 Bit Address	-	-	- -	[n]	10011111	5 2

R = X, Y, U or S
 x = Don't Care
 RR:
 00 = X
 01 = Y
 10 = U
 11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.



Accumulator-Offset Indexed — This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

```
LDA B,Y
LDX D,Y
LEAX B,X
```

Auto Increment/Decrement Indexed — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA ,X+
STD ,Y++
LDB ,—Y
LDX ,—S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0,X++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

- 0—temp calculate the EA; temp is a holding register
- X+2—X perform autoincrement
- X—(temp) do store operation

INDEXED INDIRECT

All of the indexing modes with the exception of auto increment/decrement by one, or a ± 4 -bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

Before Execution

A = XX (don't care)
X = \$F000

```
$0100 LDA [$10,X] EA is now $F010
```

```
$F010 $F1 $F150 is now the
$F011 $50 new EA
```

```
$F150 $AA
```

After Execution

A = \$AA Actual Data Loaded
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA [,X] LDA [B,Y]
LDD [10,S] LDD [X++]
```

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2^{16} . Some examples of relative addressing are:

```
BEQ CAT (short)
BGT DOG (short)
CAT LBEQ RAT (long)
DOG LBGT RABBIT (long)
•
•
•
RAT NOP
RABBIT NOP
```

PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA CAT,PCR
LEAX TABLE,PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA [CAT,PCR]
LDU [DOG,PCR]
```



MC6809 INSTRUCTION SET

The instruction set of the MC6809 is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.


PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown below.

PUSH/PULL POST BYTE



STACKING ORDER



register, while bits 0-3 represent the destination register. These are denoted as follows:

TRANSFER/EXCHANGE POST BYTE



REGISTER FIELD

0000 = D.(A:B)	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = U	1011 = DPR
0100 = S	
0101 = PC	

NOTE: All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

```
LEAX MSG1, PCR
LBSR PDATA (Print message routine)
```

```
MSG1 FCC 'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa ,b+ (any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b.)
- 1. b ← temp (calculate the EA)
- 2. b + 1 ← b (modify b, postincrement)
- 3. temp ← a (load a)

TFR/EXG

Within the MC6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source

TABLE 3 — LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X + 10 ← X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 ← X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A ← Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y + D ← Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U - 10 ← U	Subtracts 10 from U
LEAS -10, S	S - 10 ← S	Used to reserve area on stack
LEAS 10, S	S + 10 ← S	Used to 'clean up' stack
LEAX 5, S	S + 5 ← X	Transfers as well as adds



LEAa, -b

1. b-1-temp (calculate EA with predecrement)
2. b-1-b (modify b, predecrement)
3. temp-a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The MC6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 18 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on the MC6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The MC6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the

next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. VMA is an indication of FFFF16 on the address bus, R/W = 1 and BS = 0. The following examples illustrate the use of the chart; see Figure 19.

Example 1: LBSR (Branch Taken)
Before Execution SP = F000

		•
		•
		•
\$8000		LBSR CAT
		•
		•
\$A000	CAT	•

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	•	1	VMA Cycle
5	FFFF	•	1	VMA Cycle
6	A000	•	1	Computed Branch Address
7	FFFF	•	1	VMA Cycle
8	FFFF	80	0	Stack High Order Byte of Return Address
9	FFFF	03	0	Stack Low Order Byte of Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
	•	
	•	
\$A8000	\$80	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	•	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	•	1	VMA Cycle
7	A000	7F	0	Store the Decrement Data

*The data bus has the data at that particular address.

MC6809 INSTRUCTION SET TABLES

The instructions of the MC6809 have been broken down into five different categories. They are as follows:

- 8-Bit operation (Table 4)
- 16-Bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)


Hexadecimal values for the instructions are given in Table 9.

PROGRAMMING AID

Figure 21 contains a compilation of data that will assist in programming the MC6809.



FIGURE 18 — SYNC TIMING




NOTES:

1. If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC+1. However, if the interrupt is accepted (NMI or IRQ) interrupt processing continues with this cycle as (m) on Figures 10 and 11 (Interrupt Timing).
2. If mask bits are clear, IRQ and FIRO must be held low for three cycles to guarantee interrupt to be taken, although only one cycle is necessary to bring the processor out of SYNC.

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



FIGURE 19 - ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE



NOTES:
 1. All subsequent Page 2 and Page 3 pre-bytes will be ignored after initial opcode fetch.
 2. Write operation during store instruction.
 3. ADDR refers to the state of the address bus.



FIGURE 20(b) — OPERATION: ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE
(CONTINUED)





FIGURE 20(a) — OPERATION: ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE



- NOTES:
1. Stack (W) refers to the following sequence: $SP - SP - 1$, then $ADDR - SP$ with $R/W = 0$. Stack (R) refers to the following sequence: $ADDR - SP$ with $R/W = 1$, then $SP - SP + 1$.
 2. PSHU, PULS instructions use the user stack pointer (i.e., $SP = U$) and PSHS, PULS use the hardware stack pointer (i.e., $SP = S$).
 3. The number of stack accesses will vary according to the number of bytes saved.
 4. VMA cycles will occur until an interrupt occurs.



TABLE 4 — 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonics(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ($A \times B = D$)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 — 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonics(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.



TABLE 6 — INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

TABLE 7 — BRANCH INSTRUCTIONS

Instruction	Description
SIMPLE BRANCHES	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCC	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
SIGNED BRANCHES	
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2's complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC, LBVC	Branch if valid 2's complement result
BLT, LBLT	Branch if less than (signed)
UNSIGNED BRANCHES	
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLs	Branch if lower or same (unsigned)
BCS, LBCC	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
OTHER BRANCHES	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

TABLE 8 — MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



TABLE 9 — HEXADECIMAL VALUES OF MACHINE CODES

OP	Mnem	Mode	-	#	OP	Mnem	Mode	-	#	OP	Mnem	Mode	-	#		
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+		
01	*	↑			31	LEAY	↑	4+	2+	61	*	↑				
02	*				32	LEAS		4+	2+	62	*					
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+		
04	LSR		6	2	34	PSHS	Inherent	5+	2	64	LSR		6+	2+		
05	*	↓			35	PULS	↑	5+	2	65	*	↑				
06	ROR			6	2	36		PSHU	5+	2	66		ROR		6+	2+
07	ASR		6	2	37	PULU		5+	2	67	ASR		6+	2+		
08	ASL, LSL		6	2	38	*	↓			68	ASL, LSL		6+	2+		
09	ROL		6	2	39	RTS			5	1	69	ROL		6+	2+	
0A	DEC		6	2	3A	ABX		3	1	6A	DEC		6+	2+		
0B	*	↓			3B	RTI		6/15	1	6B	*	↑				
0C	INC			6	2	3C	CWAI		≥20	2	6C		INC		6+	2+
0D	TST		6	2	3D	MUL		11	1	6D	TST		6+	2+		
0E	JMP		3	2	3E	*	↓			6E	JMP		3+	2+		
0F	CLR	Direct	6	2	3F	SWI		Inherent	19	1	6F	CLR	Indexed	6+	2+	
10	Page 2	-	-	-	40	NEGA	Inherent	2	1	70	NEG	↑	Extended	7	3	
11	Page 3	-	-	-	41	*	↑			71	*					
12	NOP	Inherent	2	1	42	*		↓			72	*	↑			
13	SYNC	Inherent	≥4	1	43	COMA			2	1	73	COM			7	3
14	*	↓			44	LSRA		2	1	74	LSR		7	3		
15	*					45	*	↑			75	*	↑			
16	LBRA	Relative	5	3	46	RORA			2	1	76	ROR			7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3		
18	*	↓			48	ASLA, LSLA		2	1	78	ASL, LSL		7	3		
19	DAA		Inherent	2	1	49	ROLA		2	1	79	ROL		7	3	
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3		
1B	*	-			4B	*	↓			7B	*	↑				
1C	ANDCC	Immed	3	2	4C	INCA			2	1	7C		INC		7	3
1D	SEX	Inherent	2	1	4D	TSTA		2	1	7D	TST		7	3		
1E	EXG	↑	8	2	4E	*	↓			7E	JMP		4	3		
1F	TFR		Inherent	6	2	4F		CLRA	Inherent	2	1	7F	CLR	Extended	7	3
20	BRA	↑	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	↑	Immed	2	2
21	BRN			3	2	51	*	↑			81	CMPA			2	2
22	BHI		3	2	52	*	↓				82	SBCA		2	2	
23	BLS		3	2	53	COMB			2	1	83	SUBD		4	3	
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2		
25	BLO, BCS		3	2	55	*	↑			85	BITA		2	2		
26	BNE		3	2	56	RORB			2	1	86	LDA		2	2	
27	BEQ		3	2	57	ASRB		2	1	87	*	↓				
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA			2	2	
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2		
2A	BPL		3	2	5A	DECB		2	1	8A	ORA		2	2		
2B	BMI		3	2	5B	*	↓			8B	ADDA		2	2		
2C	BGE		3	2	5C	INCB			2	1	8C	CMPL	Immed	4	3	
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2		
2E	BGT	↓			5E	*	↑			8E	LDX	↓	Immed	3	3	
2F	BLE		Relative	3	2	5F		CLRB	Inherent	2	1		8F	*		

LEGEND:

- Number of MPU cycles (less possible push pull or indexed-mode cycles)
- # Number of program bytes
- * Denotes unused opcode



FIGURE 21 — PROGRAMMING AID

Instruction	Forms	Addressing Modes												Description	5	3	2	1	0				
		Immediate			Direct			Indexed			Extended				Inherent			H	N	Z	V	C	
		Op	-	#	Op	-	#	Op	-	#	Op	-	#	Op	-	#							
ABX														3A	3	1	B + X ← X (Unsigned)	
ADC	ADCA	89	2	2	99	4	2	A9	4+	2+	B9	5	3				A + M + C ← A	
	ADCB	C9	2	2	D9	4	2	E9	4+	2+	F9	5	3				B + M + C ← B	
ADD	ADDA	8B	2	2	9B	4	2	AB	4+	2+	BB	5	3				A + M ← A	
	ADDB	CB	2	2	DB	4	2	EB	4+	2+	FB	5	3				B + M ← B	
	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3				D + M: M + 1 ← D	
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3				A Δ M ← A	
	ANDB	C4	2	2	D4	4	2	E4	4+	2+	F4	5	3				B Δ M ← B	
	ANDCC	1C	3	2													CC Δ IMM ← CC	7	
ASL	ASLA													48	2	1		8	
	ASLB													58	2	1		8
	ASL				08	6	2	68	6+	2+	78	7	3					8
ASR	ASRA													47	2	1		8	
	ASRB													57	2	1		8
	ASR				07	6	2	67	6+	2+	77	7	3					8
BIT	BITA	85	2	2	95	4	2	A5	4+	2+	B5	5	3				Bit Test A (M Δ A)	
	BITB	C5	2	2	D5	4	2	E5	4+	2+	F5	5	3				Bit Test B (M Δ B)	
CLR	CLRA													4F	2	1	0 ← A	0	
	CLRB													5F	2	1	0 ← B	0	
	CLR				0F	6	2	6F	6+	2+	7F	7	3				0 ← M	0	
CMP	CMPA	81	2	2	91	4	2	A1	4+	2+	B1	5	3				Compare M from A	8	
	CMPB	C1	2	2	D1	4	2	E1	4+	2+	F1	5	3				Compare M from B	8	
	CMPD	10	5	4	10	7	3	10	7+	3+	10	8	4				Compare M: M + 1 from D	
		83			93			A3			B3						Compare M: M + 1 from S	
	CMPS	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M: M + 1 from S	
		8C			9C			AC			BC						Compare M: M + 1 from U	
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M: M + 1 from U	
		83			93			A3			B3						Compare M: M + 1 from X	
CMPX	8C	4	3	9C	6	2	AC	6+	2+	BC	7	3				Compare M: M + 1 from X		
	10	5	4	10	7	3	10	7+	3+	10	8	4				Compare M: M + 1 from Y		
COM	COMA													43	2	1	A ← A	0	
	COMB													53	2	1	B ← B	0	
	COM				03	6	2	63	6+	2+	73	7	3				M ← M	0	
CWAI		3C	≥20	2													CC Δ IMM ← CC Wait for Interrupt					7	
DAA														19	2	1	Decimal Adjust A	0	
DEC	DECA													4A	2	1	A - 1 ← A	
	DECB													5A	2	1	B - 1 ← B	
	DEC				0A	6	2	6A	6+	2+	7A	7	3				M - 1 ← M	
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	B8	5	3				A ⊕ M ← A	
	EORB	C8	2	2	D8	4	2	E8	4+	2+	F8	5	3				B ⊕ M ← B	
EXG	R1, R2													1E	8	2	R1 ← R2	
INC	INCA													4C	2	1	A + 1 ← A	
	INCB													5C	2	1	B + 1 ← B	
INC				0C	6	2	6C	6+	2+	7C	7	3				M + 1 ← M		
JMP					0E	3	2	6E	3+	2+	7E	4	3				EA ³ ← PC	
JSR					9D	7	2	AD	7+	2+	BD	8	3				Jump to Subroutine	
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3				M ← A	
	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3				M ← B	
	LDD	CC	3	3	DC	5	2	EC	5+	2+	FC	6	3				M: M + 1 ← D	
		10	4	4	10	6	3	10	6+	3+	10	7	4				M: M + 1 ← S	
	LDS	CE			DE			EE			FE							M: M + 1 ← S
		10	4	4	10	6	3	10	6+	3+	10	7	4				M: M + 1 ← S	
	LDU	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3				M: M + 1 ← U	
		8E	3	3	9E	5	2	AE	5+	2+	BE	6	3				M: M + 1 ← X	
LDX	8E	3	3	9E	5	2	AE	5+	2+	BE	6	3				M: M + 1 ← X		
	10	4	4	10	6	3	10	6+	3+	10	7	4				M: M + 1 ← Y		
LEA	LEAS							32	4+	2+							EA ³ ← S	
	LEAU							33	4+	2+							EA ³ ← U	
	LEAX							30	4+	2+							EA ³ ← X	
	LEAY							31	4+	2+							EA ³ ← Y	

Legend:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero result
- V Overflow, 2's complement
- C Carry from ALU

- ! Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- : Concatenation
- V Logical or
- Δ Logical and
- ⊕ Logical Exclusive or



FIGURE 21 — PROGRAMMING AID
(CONCLUDED)

Branch Instructions

Instruction	Forms	Addressing Mode		Description						
		Relative			5	3	2	1	0	
		OP	#		H	N	Z	V	C	
BCC	BCC	24	3	2	Branch C = 0	*	*	*	*	*
	LBCC	10	5(6)	4	Long Branch	*	*	*	*	*
		24			C = 0	*	*	*	*	*
BCS	BCS	25	3	2	Branch C = 1	*	*	*	*	*
	LBCS	10	5(6)	4	Long Branch	*	*	*	*	*
		25			C = 1	*	*	*	*	*
BEQ	BEQ	27	3	2	Branch Z = 1	*	*	*	*	*
	LBEQ	10	5(6)	4	Long Branch	*	*	*	*	*
		27			Z = 0	*	*	*	*	*
BGE	BGE	2C	3	2	Branch \geq Zero	*	*	*	*	*
	LBGE	10	5(6)	4	Long Branch \geq Zero	*	*	*	*	*
		2C				*	*	*	*	*
BGT	BGT	2E	3	2	Branch $>$ Zero	*	*	*	*	*
	LBGT	10	5(6)	4	Long Branch $>$ Zero	*	*	*	*	*
		2E				*	*	*	*	*
BHI	BHI	22	3	2	Branch Higher	*	*	*	*	*
	LBHI	10	5(6)	4	Long Branch Higher	*	*	*	*	*
		22				*	*	*	*	*
BHS	BHS	24	3	2	Branch Higher or Same	*	*	*	*	*
	LBHS	10	5(6)	4	Long Branch Higher or Same	*	*	*	*	*
		24				*	*	*	*	*
BLE	BLE	2F	3	2	Branch \leq Zero	*	*	*	*	*
	LBLE	10	5(6)	4	Long Branch \leq Zero	*	*	*	*	*
		2F				*	*	*	*	*
BLO	BLO	25	3	2	Branch lower	*	*	*	*	*
	LBLO	10	5(6)	4	Long Branch Lower	*	*	*	*	*
		25				*	*	*	*	*

Instruction	Forms	Addressing Mode		Description						
		Relative			5	3	2	1	0	
		OP	#		H	N	Z	V	C	
BLS	BLS	23	3	2	Branch Lower or Same	*	*	*	*	*
	LBLS	10	5(6)	4	Long Branch Lower or Same	*	*	*	*	*
		23				*	*	*	*	*
BLT	BLT	2D	3	2	Branch $<$ Zero	*	*	*	*	*
	LBLT	10	5(6)	4	Long Branch $<$ Zero	*	*	*	*	*
		2D				*	*	*	*	*
BMI	BMI	2B	3	2	Branch Minus	*	*	*	*	*
	LBMI	10	5(6)	4	Long Branch Minus	*	*	*	*	*
		2B				*	*	*	*	*
BNE	BNE	26	3	2	Branch Z = 0	*	*	*	*	*
	LBNE	10	5(6)	4	Long Branch Z \neq 0	*	*	*	*	*
		26				*	*	*	*	*
BPL	BPL	2A	3	2	Branch Plus	*	*	*	*	*
	LBPL	10	5(6)	4	Long Branch Plus	*	*	*	*	*
		2A				*	*	*	*	*
BRA	BRA	20	3	2	Branch Always	*	*	*	*	*
	LBRA	16	5	3	Long Branch Always	*	*	*	*	*
		20				*	*	*	*	*
BRN	BRN	21	3	2	Branch Never	*	*	*	*	*
	LBRN	10	5	4	Long Branch Never	*	*	*	*	*
		21				*	*	*	*	*
BSR	BSR	8D	7	2	Branch to Subroutine	*	*	*	*	*
	LBSR	17	9	3	Long Branch to Subroutine	*	*	*	*	*
		8D				*	*	*	*	*
BVC	BVC	28	3	2	Branch V = 0	*	*	*	*	*
	LBVC	10	5(6)	4	Long Branch V = 0	*	*	*	*	*
		28				*	*	*	*	*
BVS	BVS	29	3	2	Branch V = 1	*	*	*	*	*
	LBVS	10	5(6)	4	Long Branch V = 1	*	*	*	*	*
		29				*	*	*	*	*

SIMPLE BRANCHES

	OP	-	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BGT	2E	BLE	2F
r \geq m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r \leq m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)


Test	True	OP	False	OP
r > m	BHI	22	BLS	23
r \geq m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r \leq m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

Notes:

1. All conditional branches have both short and long variations.
2. All short branches are 2 bytes and require 3 cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.




PACKAGE DIMENSIONS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.69	52.45	2.035	2.065
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600	BSC
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- NOTES:
1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.


P SUFFIX
PLASTIC PACKAGE
CASE 711-03



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	14.63	15.49	0.576	0.610
C	2.79	4.32	0.110	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.52	0.030	0.060
G	2.54	BSC	0.100	BSC
J	0.20	0.33	0.008	0.013
K	2.54	4.57	0.100	0.180
L	14.99	15.65	0.590	0.616
M	-	10°	-	10°
N	1.02	1.52	0.040	0.060

- NOTES:
1. DIMENSION A IS DATUM.
 2. POSITIONAL TOLERANCE FOR LEADS:
 $\oplus 0.25 (0.010) \text{ (M) T A (M)}$
 3. T IS SEATING PLANE.
 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

L SUFFIX
CERAMIC PACKAGE
CASE 715-04



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.31	53.24	2.020	2.096
B	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.100	BSC
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24	BSC	0.600	BSC
M	5°	15°	5°	15°
N	0.51	1.27	0.020	0.050

- NOTES:
1. DIMENSION A IS DATUM.
 2. POSITIONAL TOLERANCE FOR LEADS:
 $\oplus \text{ } \text{ } 0.25 (0.010) \text{ (M) T A (M)}$
 3. T IS SEATING PLANE.
 4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 5. DIMENSION A AND B INCLUDES MENISCUS.

S SUFFIX
CERDIP PACKAGE
CASE 734-03



Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.