

**Z80 MICROCOMPUTER SYSTEMS** 

**Operations Manual** 

RAM-80BE MEMORY EXPANSION BOARD MEMORY EXPANSION BOARD (RAM-80BE)

(MK78110)

OPERATIONS MANUAL

## TABLE OF CONTENTS

SECTION	PARAGRAPH		PAGE
NUMBER	NUMBER	TITLE	NUMBER
1 -		GENERAL INFORMATION	
	1-1	INTRODUCTION	1-1
	1-3	GENERAL DESCRIPTION	1-1
	1-4	FUNCTI ONAL	1-1
	1-5	PHYSICAL	1-1
	1-6	SPECIFICATIONS	1-1
0		FUNCTIONAL DECORPORTOR	
2	0.1	FUNCTIONAL DESCRIPTION	0.1
	2-1	INTRODUCTION	2-1
	2-3	MEMORY INTERFACE	2-1
	2 <b>-</b> 5	MEMORY ARRAY	2-1
	2-6	MEMORY DECODE AND CONTROL	2-1
	2 <b>-</b> 7 2 <b>-</b> 8	ADDRESS MULTIPLEXER (MUX)	2-1
	2 <b>-</b> 0 2 <b>-</b> 9	DATA BUFFER	2-1
	2-9	PARALLEL I/O INTERFACE	2 <b>-</b> 3
	2-11	MK3881 PIO's	
	2-12	PORT SELECT	2-3
	2-13	BIDIRECTIONAL BUFFERS STRAPPED BUFFERS	2 <b>-</b> 3
	2 <b>-</b> 14 2 <b>-</b> 15	DATA AND CONTROL BUFFERS	2 <b>-</b> 3
	2 10	DATA AND GONTROL BOTTERS	2-0
3		UTILIZATION	
	3-1	INTRODUCTION	3-1
	3-3	PARALLEL INTERFACE	3-1
	3-5	CONNECTORS	3-1
	3-6	RESISTOR TERMINATIONS	3-1
	3-7	HANDSHAKE LINE BUFFERS (STB, RDY)	3-1
	3-8	PORT A DATA BUFFER	3-3
	3-9	PORT B DATA BUFFER	3-3
	3-10	HEADER AND JUMPER INFORMATION	3-4

# TABLE OF CONTENTS (CONTD)

SECTION	PARAGRAPH		PAGE
NUMBER	NUMBER	TITLE	NUMBER
3 CONT'D	3-11	PORT ADDRESSES	3-8
	3-12	HEADER AND JUMPER INFORMATION	3-13
	3-13	MEMORY INTERFACE	3-13
	3-15	MEMORY DECODING JUMPERS	3-13
	3-16	PAGE MODE	3-17
	3-17	HEADER AND JUMPER INFORMATION	3-17
	3-18	MEMORY DISABLE INPUTS	3-17
	3-19	ADDING MEMORY TO THE RAM-80B USING	
		THE XRAM-80B ADD ON MEMORY PACKAGE	3-22
APPENDIX A		FACTORY NOTICES	A-1
APPENDIX B		SCHEMATIC DIAGRAMS	B <b>-1</b>
APPENDIX C		ASSEMBLY	C-1

## LIST OF FIGURES

FIGURE		PAGE
NU <b>M</b> BER	TITLE	NUMBER
1-1	RAM-80BE CIRCUIT BOARD	1-2
2-1	RAM-80BE FUNCTIONAL BLOCK DIAGRAM	2-2
3-1	GENERALIZED PARALLEL I/O INTERFACE	3-2
3-2	STRAPS TO CONTROL PARALLEL PORTS	3-6
3-3	PARALLEL I/O INTERFACE #1 AS SHIPPED FROM THE FACTORY	3-9
3-4	PARALLEL I/O INTERFACE #2 AS SHIPPED FROM THE FACTORY	3-10
3-5	PARALLEL I/O INTERFACE	3-11
3-6	PARALLEL I/O INTERFACE	3-12
3-7	DECODED PORTS AVAILABLE FOR PIO #1, PIO #2, AND PAGE MODE	3-14
3-8	HEADER STRAPPING OPTIONS FOR PIO #1, PIO #2, AND PAGE MODE	3-15
	PORT SELECT	
3-9	HEADER STRAPPING OPTIONS FOR POSITIONING RAM-80BE MEMORY	3-16
3-10	SDB-80E SYSTEM USING FOUR RAM-80BE'S IN PAGE MODE	3-18
3-11	STRAPPING FOR ENABLING AND DISABLING PAGE MODE	3-19
3-12	HEADER STRAPPING OPTIONS FOR PAGE SELECT 0-7	3-20
3-13	HEADER STRAPPING OPTIONS FOR PAGE SELECT 8-F	3-21
3-14	SDB-80E CONFIGURED TO DISABLE OVERLAPPING RAM-80BE MEMORY	3-23

# LIST OF TABLES

TABLE		PAGE
NUMBER	TITLE	NUMBER
1-1	AVAILABLE ITEMS	1-3
1-2	SPECIFICATIONS	1-3
1-3	CONNECTOR SK1 & SK2 PIN OUT	1-4
3-1	STRAPPING OF HANDSHAKE BUFFERS AS SHIPPED FROM FACTORY	3-3
3-2	DEVICE OPTIONS FOR PORT B	3-4
3-3	JUMPER OPTIONS FOR HANDSHAKE BUFFERS	3-5
3-4	JUMPER OPTIONS FOR PORT B CONTROL LINES	3-7
3-5	JUMPER OPTIONS FOR PORT A CONTROL LINES	3-8
3-6	DECODED PORTS AVAILABLE FOR PIO #1, PIO #2, AND PAGE MODE	3-13
3-7	EXPANDING RAM-80BE MEMORY	3-24

#### SECTION 1

#### GENERAL INFORMATION

#### 1-1. INTRODUCTION.

1-2. The RAM-80BE shown in Figure 1-1 provides a low cost means of expanding RAM and parallel I/O for a Z8O microcomputer system. The RAM-80BE is a peripheral board which can be directly interfaced to the MOSTEK Z8O Software Development Board (SDB-80E) or any Z8O Microprocessor based system.


#### 1-3. GENERAL DESCRIPTION.

- 1-4. FUNCTIONAL. The RAM-80BE is a combination memory and I/O expansion board. The memory may be configured to have a memory capacity of 16K, 32K, 48K, or 65K bytes of RAM. This on-board memory expandability is made possible by population options of either eight, sixteen, twenty-four or thirty-two MK4116-4 (16,384x1 MOS dynamic RAM) memories. The RAM-80BE provides strapping options for positioning the decoded memory space to start on any 16K address boundary. In addition to the add-on memory, the RAM-80BE provides four 8-bit I/O ports from the two on-board MK3881 Z80 PIO circuits. Each I/O port is fully TTL buffered and has two handshake lines per I/O port. The RAM-80BE also includes logic for a "Page Mode Operation" which permits up to 1 mega-byte (sixteen 65Kx8 RAM-80BEs) to be used in a single SDB-80E system.
- 1-5. PHYSICAL. The RAM-80BE is implemented on a double Eurocard printed circuit board. The board requires three DC voltages at levels of +5, +12, and -12 VDC. The RAM-80BE is interfaced to a system by connectors SK1 and SK2.

#### 1-6. SPECIFICATIONS.

1-7. Table 1-1 lists nomenclature and part numbers for the RAM-80BE and its accessories. Table 1-2 lists the overall specifications for the RAM-80BE. Table 1-3 lists the pin usage of connectors SK1 and SK2.

Figure 1-1. RAM-80BE Board.



#### Table 1-1. Available Items

NAME DESCRIPTION PART NO

RAM-80BE Expandable 16,384 byte RAM board with 8-MK4116s, MK78110

sockets for 24 additional MK4116s, 2-MK3881 Z80

PIOs, plus page mode capability.

XRAM-80B\*\* RAM-80BE Expansion Package, includes 8-MK4116 RAMs MK78126

for insertion in the RAM-80BE board plus a blank

strapping header and documentation.

\*\* The XRAM-80B package is available to RAM-80BE customers <u>only</u>. It is therefore required that each order for an XRAM-80B be accompanied by an Authorization Certificate from the RAM-80BE package. (Each RAM-80BE package is shipped with three of these non-transferable, non-replaceable certificates.)

Table 1-2. Specifications.

Memory Capacity Up to 65,536 bytes Memory Access 345 ns max. 450 ns min. Memory Cycle Parallel I/O Four 8-bit ports w/handshake lines Interface levels TTL compatible +12 VDC + 5%, 200 mA (typ); 575 mA (max) -12 VDC + 5%, 25 mA (typ); 30 mA (max) +5 VDC + 5%, 1.1A (typ); 1.5 A (max) Physical Dimensions 250 mm x 233.4 mm x 18 mm 0 C to 50 C Operating Temperature


Table 1-3. Connector SK1 and SK2 Pin Out.

	SK1			SK2	
a		C	a		С
GND	1	GND	GND	1	GND
GND	2	GND	GND	2	GND
-12V	3	-12V		3	
<b>+</b> 5V	4	+5V		4	
+5V	5	+5V		5	
+12V	6	+12V			
	7				
IEOB	8	IEIB			
		· · · · · · · · · · · · · · · · · · ·			
BAO	9	BAI			
	10	MEMDIS2			
RESETB	11	MEMD I SB	RDY2B	11	STB2B
	12	M1B	P(D6)4	12	P(D6)3
MREQB	13		P(D6)5	13	P(D6)2
	14		P(D6)6	14	P(D6)1
INTB	15		P(D6)7	15	P(D6)0
	16	RDB	RDY2A	16	STB2A
DB	17	AOB	P(D4)4	17	P(D4)3
IORQB	18	A1B	P(D4)5	18	P(D4)2
WRB	19	A2B	P(D4)6	19	P(D4)1
RFSHB	20	АЗВ	P(D4)7	20	P(D4)0
	21	A4B		21	
DINB	22	A5B		22	
	23	A6B	RDY1B	23	STB1B
	24	A7B	P(D2)4	24	P(D2)3
DOB	25	A8B	P(D2)5	25	P(D2)2

Table 1-3. Connector SK1 and SK2 Pin Out (Cont'd)

	SK1			SK2	
a		С	a		С
D1B	26	A9B	P(D2)6	26	P(D2)1
D2B	27	A10B	P(D2)7	27	P(D2)0
D3B	28	A11B	RDY1A	28	STB1A
D4B	29	A12B	P(D0)4	29	P(D0)3
D5B	30	A13B	P(D0)5	30	P(D0)2
D6B	31	A14B	P(D0)6	31	P(D0)1
D7B	32	A15B	P(D0)7	32	P(D0)0

Figure 2-1. FUNCTIONAL BLOCK DIAGRAM.




- 2-9. PARALLEL I/O INTERFACE.
- 2-10. The following functions from Figure 2-1 make up the RAM-80BE parallel interface: MK3881 PIO's, port select, bidirectional buffers, strapped buffers, data buffers and control buffers.
- 2-11. MK3881 PIO's. The MK3881 parallel input/output device is the central part of the PIO interface. The PIO provides two 8-bit ports with two handshake lines per port.
- 2-12. PORT SELECT. The port select function is responsible for selecting one of the PIO's if the selected port address and the appropriate control signals are present. The port select is also used to select one port for the page mode circuit, if the page mode is being used.
- 2-13. BIDIRECTIONAL BUFFERS. The bidirectional buffers are connected to port A of the PIO's and can be used as either an input, output, or bidirectional tri-state 8-bit port. The bidirectional buffers are configured by the use of jumpers contained on DIP headers. Strapping of the jumpers is illustrated in the utilization section.
- 2-14. STRAPPED BUFFERS. The strapped buffers are connected to port B of the PIO's and can be used as either an input or an output port. Furthermore, the port may be divided into two four bit sections, with one section an input, and one section an output. Options for the strapped buffers are shown in the utilization section.
- 2-15. DATA AND CONTROL BUFFERS. The data and control buffers, isolate the data bus and the control bus from the PIO's.

#### SECTION 3

#### UTILIZATION

- 3-1. INTRODUCTION.
- 3-2. This section will explain the various options for the memory and parallel I/0 sections of the RAM-80BE.
- 3-3. PARALLEL INTERFACE.
- 3-4. Two Parallel I/O Controllers (MK3881) are included on the RAM-80BE. This gives four independent 8-bit I/O ports with two handshake (data transfer) control lines per port. All I/O lines are TTL buffered and have provision for termination resistors on board. Figure 3-1 shows a diagram of a generalized parallel I/O port.
- 3-5. CONNECTOR. Connector SK2 is used for I/O and is identified as Parallel I/O#l and Parallel I/O#2.
- 3-6. RESISTOR TERMINATIONS. One 14-pin socket per port is provided for resistor dual inline packages so that terminations may be placed on the data lines. A parallel termination is provided for each 8-bit port data line plus the input strobe (STB) handshake line. As shown in Figure 3-1, the termination resistors may be either simple pull up resistors (port A) or an impedance matching network (port B). The RAM-80BE is shipped with four lKLpull up terminations. In addition to the parallel termination resistors each ready (RDY) handshake output line is "terminated" with a series 47Lresistor on the board. This is used to help damp and reduce any reflections on this output line.
- 3-7. HANDSHAKE LINE BUFFERS (STB, RDY). Standard TTL Exclusive OR gates (7486) are used to buffer and isolate these lines. Jumper options (located on the Jumper Select Header) are provided on board to independently control the polarity or "sense" of each handshake signal so as to ease the interfacing between the board and peripheral devices. The input Control and Data lines to each gate are marked

Figure 3-1. GENERALIZED PARALLEL I/O INTERFACE.



C and D respectively in Figure 3-1 controls the data as shown:

Control = logic "0"; Data = non-inverted

Control = logic "l"; Data = inverted

Table 3-1. indicates how the handshake buffers are jumpered on the RAM-80BE as shipped from the factory.

Table 3-1. Strapping of Handshake Buffers as Shipped From Factory

	DATA LINE	POLARITY OF BUFFER
PIO # 1	A RDY	inverting
	A STB B RDY B STB	<pre>inverting inverting non-inverting</pre>
	D 31D	non-invercing
PIO # 2	A RDY	non-inverting
* ,	A STB	non-inverting
	B RDY	non-inverting
	B STB	non-inverting

3-8. PORT A DATA BUFFER. Port A data bus lines are buffered using two quad party line non-inverting transceivers (DS8833). This allows true bidirectional capability. Jumper options allow for fixed IN, fixed OUT or BIDIRECTIONAL under software control. Replacing the DS8833 with a DS8835 effects a polarity change in the output bits. The drivers and receiver (as designated by D and R respectively) in Figure 3-1 are enabled by jumpers on the Jumper Select Header and on two sets of Wire Wrap pins (E A-B, E C-D). The enable lines are listed as REC for receiver enable and DVR for driver enable. The jumper connections will be detailed later under Header and Jumper Information.

3-9. PORT B DATA BUFFERS. Port B data lines are arranged in such a fashion (in increments of 4-bit sections) as to allow the user to determine the port direction. Sockets are provided for standard 14-pin 7400 series TTL packages. Depending upon the package type inserted, the port may be dedicated IN or OUT.

In the output mode ports may be selected to provide standard, or buffered drive, active pull ups or open collector, low or high voltage, etc. Figure 3-1. shows an arbitrary arrangement whereby four bits are buffered OUT by a 7400 NAND gate while four bits are buffered IN by 7402 NOR gate. The Data Control lines of these gates are marked D and C respectively. The control line for a NAND gate will be pulled high by the pull up resistor, the control line for a NOR gate needs to be pulled low, while the control line for an Exclusive - or gate will determine the output polarity. Table 3-2. shows the different types of devices that may be used to buffer port B.

Table 3-2. Device Options for Port B.

IN

OUT

	~			
7402 STD drive, i	nverting (N	OR)	7400	STD drive, inverting (NAND)
			7403	open collector, inverting (NAND)
			7408	STD drive, non-inverting (AND)
			7409	open collector, non-inverting (AND)
				7426 open collector, high-voltage,
				inverting (NAND)
			7432	STD drive, non-inverting (OR)
			7437	buffer, inverting (NAND)
			7438	open collector, buffer, inverting
				(NAND)
			7486	STD drive, Invert/non-inverting
				(EX-OR)


- 3-10. HEADER AND JUMPER INFORMATION. Headers U17 (for I/O #1) and U70 (for I/O #2) contain the following jumper options:
  - Determine polarity of handshake lines by strapping the control line of the Exclusive OR buffers U20 and U69.
  - 2) Strap the control line on the buffers of port B for proper AND, NOR, or EX-OR operation.
  - 3) Enable the Receiver or Driver portions of the port A buffers.

Figure 3-2. shows the header and Wire Wrap pins jumpered so that each control line is strapped to logical "0". Table 3-3, 3-4 and 3-5 summarize all jumper options for the two I/O interfaces. Refer to Figure 3-3 and 3-4 which show the electrical configuration of each interface as shipped from the factory for a RAM-80BE.


Table 3-3. Jumper Options for Handshake Buffers.

		Designator	Header and Jumper Pins
	А	RDY INVERTED	U17 Pin 4,13 OPEN
		NON-INVERTED	Pin 4,13 STRAPPED
	А	STB	U17
		INVERTED	Pin 1,16 OPEN
		NON-INVERTED	Pin 1,16 STRAPPED
PIO #1	В	RDY	U17
	b	INVERTED	Pin 3,14 OPEN
		NON-INVERTED	Pin 3,14 STRAPPED
	В	STB	U17
	8	INVERTED	Pin 2,15 OPEN
	5	NON-INVERTED	Pin 2,15 STRAPPED
	А	RDY	U70
		INVERTED	Pin 4,13 OPEN
		NON-INVERTED	Pin 4,13 STRAPPED
	A		U70
		INVERTED	Pin 1,16 OPEN
5.70 "0		NON-INVERTED	Pin 1,16 STRAPPED
PIO #2	В	RDY	U70
		INVERTED	Pin 3,14 OPEN
		NON-INVERTED	Pin 3,14 STRAPPED
7	В	STB	U70
		INVERTED	Pin 2,15 OPEN
		NON-INVERTED	Pin 2,15 STRAPPED


Figure 3-2. STRAPS TO CONTROL PARALLEL PORTS.



CONTROL LINE FOR EACH HANDSHAKE BUFFER IS STRAPPED TO A LOGIC "O" SO HANDSHAKE DATA IS NON-INVERTED. ABSENCE OF A STRAP INVERTS THE DATA.



CONTROL LINE FOR EACH HANDSHAKE BUFFER IS STRAPPED TO A LOGIC "O" SO THAT THE 'OR' OR 'NOR' BUFFER IS ENABLED. ADDITION OF A STRAP APPLIES TO A 'AND', 'NOR' OR POSSIBLY AN EX 'OR' GATE.



BOTH THE RECEIVER AND DRIVER CONTROL LINES ARE STRAPPED TO "O" CAUSING THE RECEIVERS AND DRIVERS TO BE ENABLED. IN OPERATION EITHER ONE MAY BE STRAPPED BUT NOT BOTH. IN THE BIDIRECTIONAL MODE NO STRAP IS USED.



WIRE WRAP PINS ARE WIRED FOR BIDIRECTIONAL MODE.

Table 3-4. Jumper Options for Port B Control Lines.

7400, 7403, 7408, 7409	
7426, 7437, 7438	
U27	U17 Pin 5,12 OPEN
U22	U17 Pin 6,11 OPEN
U29	U70 Pin 5,12 OPEN
U24	U70 Pin 6,11 OPEN
7402, 7432	
U27	U17 Pin 5,12 STRAPPED
U22	U17 Pin 6,11 STRAPPED
U29	U70 Pin 5,12 STRAPPED
U24	U70 Pin 6,11 STRAPPED
7486	
U27 (INVERTING)	U17 Pin 5,12 OPEN
U27 (NON-INVERTING)	U17 Pin 5,12 STRAPPED
U22 (INVERTING)	U17 Pin 6,11 OPEN
U22 (NON-INVERTING)	U17 Pin 6,11 STRAPPED
U29 (INVERTING)	U70 Pin 5,12 OPEN
U29 (NON-INVERTING)	U70 Pin 5,12 STRAPPED
U24 (INVERTING)	U70 Pin 6,11 OPEN
U24 (NON-INVERTING)	U70 Pin 6,11 STRAPPED

Two blank schematics (Figures 3-5 and 3-6) of interfaces #1 and #2 are included to help the user effect any changes in the port options.

Table 3-5. Jumper Options for Port A Control Lines

DIRECTION	SOCKET .	HEADER & JUMPERS	WIRE WRAP PINS
INPUT	U21, U26 PI0#1	U17 Pin 7,10 STRAPPED U17 Pin 8,9 OPEN	E 1-2 OPEN E 3-4 OPEN
2	U23, U28 PI0#2	U70 Pin 7,10 STRAPPED U70 Pin 8,9 OPEN	E 5-6 OPEN E 7-8 OPEN
OUTPUT	U21, U26 PI0#1	U17 Pin 7,10 OPEN U17 Pin 8,9 STRAPPED	E 1-2 OPEN E 3-4 OPEN
	U23, U28 PI0#2	U70 Pin 7,10 OPEN U70 Pin 8,9 STRAPPED	E 5-6 OPEN E 7-8 OPEN
BI-	U21, U26 PI0#1	U17 Pin 7,10 OPEN U17 Pin 8,9 OPEN	E 1-2 CONNECTED E 3-4 CONNECTED
DIRECTIONAL	U23, U28 PIO #2	U70 Pin 7,10 OPEN U70 Pin 8,9 OPEN	E 5-6 CONNECTED E 7-8 CONNECTED

3-11. PORT ADDRESSES. Each port in a PIO chip has two addresses; one for CONTROL and one for DATA. The port addresses are derived from the lowest 8-address lines (AO-A7). AO and Al are fed directly to the PIO so that AO selects either control or data and Al selects either port A or port B. The rest of the addresses, A2 - A7 are decoded in the port section which provides a chip enable for each PIO. The CE function, along with AO and Al, create the proper address for each port. PIO#1 and PIO#2 may be assigned to any one of the 4 port address segments within Block #1 or Block #2. However, PIO#1 and PIO#2 must reside within the same block. See Table 3-6.

Figure 3-3. PARALLEL I/O INTERFACE #1 AS SHIPPED FROM FACTORY.




Figure 3-4. PARALLEL I/O INTERFACE #2 AS SHIPPED FROM FACTORY.




Figure 3-5. PARALLEL I/O INTERFACE.





Figure 3-6. PARALLEL I/O INTERFACE.



If page mode is used, one port segment will be used for control of the page mode circuitry.

Table 3-6.	Decoded Port	Available	for PIO#1,	PI0#2,	and Page Mode.
------------	--------------	-----------	------------	--------	----------------

BLOCK #1	BLOCK #2
AO - A3 A4 - A7	60–63 64–67
A8 - AB	68 <b>-</b> 6B
AC - AF	6C-6F
BO - B3	70–73
B4 - B7	74-77
B8 - BB	78 <b>-</b> 7B
BC - BF	7C-7F

- 3-12. HEADER AND JUMPER INFORMATION. Header U72 is used for the following jumper options:
  - 1) Set ports for PIO#1, PIO#2 and page mode.
  - 2) Determine which block that ports will be selected from.

Figure 3-7 shows the header U72 and how it is strapped from factory.

#### 3-13. MEMORY INTERFACE

- 3-14. The RAM-80BE can be populated with 16K, 32K, 48K, or 64K bytes of RAM. This on-board memory expandability is made possible by population options of eight, sixteen, twenty-four or thirty-two MK4116-4 (16,384x1 MOS dynamic RAM) memories. The RAM-80BE, provides strapping options for positioning the decoded memory space to start start on any 16K address boundary. In addition to the add-on memory, the RAM-80BE provides logic to allow memory to be allocated into memory pages.
- 3-15. MEMORY DECODING JUMPERS. Decoding for each of the 16K segments is done by strapping options located on Ul3. Figure 3-9 shows the strapping options for Ul3, and how the board is strapped from the factory.

Figure 3-7. DECODED PORTS AVAILABLE FOR PIO #1, PIO #2, AND PAGE MODE

Α. U72

в. \* U72 80.83 PORTS: PAGE MODE PIO # I AO-A3

PIO # 2 .

A8-AB

AC-AF

SHIPPED FROM FACTORY IN THIS CONFIGURATION.

### Figure 3-8. HEADER STRAPPING OPTIONS FOR PIO #1, PIO #2, AND PAGE MODE PORT SELECT





Figure 3-9. HEADER STRAPPING OPTIONS FOR POSITIONING RAM-80BE MEMORY



\* SHIPPED FROM FACTORY IN THIS CONFIGURATION.

3-16. PAGE MODE. The RAM-80BE has a unique feature which allows the memory of the RAM-80BE to be used in a page mode. By using the page mode, the amount of RAM can be extended to a maximum of 16 RAM-80BE memory boards or 1 megabyte. (16 boards x 65,536 bytes per RAM-80BE) The amount of memory that can be present in a page is dependent upon the amount and location of memory on the SDB-80E. For example, if the SDB-80E is configured with 16Kx8 of memory that starts at 0000 and also has the ASMB-80 software package installed starting at C000H, the maximum memory that can be present on a RAM-80BE memory page is 32Kx8 or two rows of 16K RAMs, with origin at 4000H. Figure 3-10 shows an example of a typical page mode system using the SDB-80E and four RAM-80BE boards. The page mode for the RAM-80BE is implemented by using a latching output port that is fed into a 4 to 16 decoding circuit. To access a particular page of memory, the appropriate 4 bit code is output to all RAM-80BE memory boards via the selected I/0 port.

NOTE: If more than eight RAM-80BE boards are used in a system, two I/O ports segments will be needed for the page mode.

See Figures 3-7 and 3-8. Whenever a power-on or manual reset is performed, the memory board residing in the page zero position will always be activated.

3-17. HEADER AND JUMPER INFORMATION. Headers U13 and U5 are used with page mode. Figure 3-11, 3-12 and 3-13 show the strapping for headers U13 and U5.


Two memory disable inputs are provided on the 3-18. MEMORY DISABLE INPUTS. RAM-80BE for the purpose of inhibiting memory reads and memory writes on the board. The two signals are designated as MEMDIS and MEMDIS2. MEMDIS is located on pin 11C of edge card connector SKl. A typical use for MEMDIS is to disable memory under control of the AIM-80E in-circuit-emulation card. MEMDIS2 is located on pin 10C of edge card connector SK2 and is not used by the SDB-80E system. typical use for MEMDIS2 would be to disable memory on the RAM-80B by controlling MEMDIS2 by external logic. Another use for MEMDIS2 would be to use the SDB-80E to disable RAM-80B memory when the SDB-80E was addressing memory on its board. action would be necessary only if the RAM-80BE was populated with 48K or 65K bytes of memory. The memory disable signal from the SDB-80 would prevent memory decoding conflicts between the SDB-80E and the RAM-80BE. This modification consists of connecting a jumper wire from U47 pin 8 on the SDB-80E to pin 10C of SK1 on the SDB-80E. When this modification is made to the SDB-80E, SK1-10C will go

Figure 3-10. SDB-80E SYSTEM USING FOUR RAM-80BE's IN PAGE MODE

SDB-80E MEMORY	SCRATCH RAM DDT-80 ASMB-80	C000	SDB-80 <b>E</b> MEMORY	SCRATCH RAM  DDT-80  ASMB 80	C000
	RAM-80B <b>E</b>	0000		RAM 80B <b>E</b>	
	BOARD #1			BOARD #2	X
	32K BYTES			32K BYTES	
	PAGE 0	8		PAGE 1	
		4000			4000
000 00 <b>5</b>	16K BYTE			16K BYTE	
SDB-80E MEMORY	USER RAM		SDB 80E MEMORY	USER RAM	
WEWONT	JOET TIME	-	,,,,,,,,,	33211 7774	a = 0
SDB-80 <b>E</b>	SCRATCH RAM		SDB-80 <b>E</b>	SCRATCH RAM	
MEMORY	ASMB-80		MEMORY	ASMB-80	
	RAM-80BE BOARD #3 32K BYTES	C000		RAM-80BE BOARD #4 32K BYTES	C000
* "	PAGE 2	.5		PAGE 3	
	e e <sub>s</sub> es				
		4000		, , , ,	4000
SDB-80 <b>E</b> MEMORY	16K BYTE USER RAM		SDB-80 <b>E</b> MEMORY	16K BYTE USER RAM	9
	* * * * * * * * * * * * * * * * * * *	8.		A	10.70 J


Figure 3-11. STRAPPING FOR ENABLING AND DISABLING PAGE MODE

Α.



PIN 5 TO PIN 6 ENABLES PAGE MODE

B.\*



PIN 5 TO PIN 3, 4, 12 DISABLES PAGE MODE

\* SHIPPED FROM FACTORY IN THIS CONFIGURATION.

Figure 3-12. HEADER STRAPPING OPTIONS FOR PAGE SELECT 0-7.









Figure 3-13. HEADER STRAPPING OPTIONS FOR PAGE SELECT 8-F.




















low whenever memory is being addressed on the SDB-80E and will disable memory reads and memory writes on all RAM-80BE's in the system. Figure 3-14 shows a SDB-80E and RAM-80BE system with all memory on the SDB-80E disabled except the DDT-80 ROM and the scratch-pad RAM. With this configuration a fully populated RAM-80BE would have a total usable RAM of 63K (65K-2K-1K). This RAM could be extended beyond the 63K by using multiple RAM-80BE's in page mode.

3-19. ADDING MEMORY TO THE RAM-80BE USING THE XRAM-80B ADD ON MEMORY PACKAGE. Memory may be added to the RAM-80BE in 16K byte increments up to 65K bytes by using the XRAM-80B add-on memory package. The RAM-80BE is shipped from the factory with 16K bytes of memory starting at 4000H to 7FFFH. If the SDB-80E has 4K or 16K of RAM or the ASMB-80, DDT-80 software package is used, then sockets U36, U37, U38, U39, U40, U41, U42, U43 and U60, U61, U62, U63, U64, U65, U66, U67 cannot be populated on the RAM-80BE unless the memory disable signals on the SDB-80E and RAM-80BE are used to prevent memory decoding conflicts. Before installing memory in these sockets refer to the SDB-80E operations manual and paragraph 3-18 of this manual. Table 3-7 and Figure 3-9 show the jumpers and location of devices for adding memory to the RAM-80BE.

Figure 3-14. SDB-80E CONFIGURED TO DISABLE OVERLAPPING RAM-80BE MEMORY




Table 3-7. Expanding RAM-80BE Memory

LOCATION	INSTALL DEVICES	I <b>N</b> STALL JUMPER	NOTES
0-3FFF	U36,U37,U38,U39,U40,U41,U42,U43	U3 Pin 4 to 13	Do not install unless memory disable signals are utilized.
4000-7FFF	U44,U45,U46,U47,U48,U49,U50,U51	U3 Pin 3 to 14	Shipped from factory in this configuration.
8000 <b>-</b> BFFF	U52,U53,U54,U55,U56,U57,U58,U59	U3 Pin 2 to 15	
COOO-FFFF	U60,U61,U62,U63,U64,U65,U66,U67	U3 Pin 1 to 16	Do not install unless memory disable signals are utilized.

APPENDIX A

FACTORY NOTICES

#### FACTORY REPAIR SERVICE

In the event that difficulty is encountered with this unit, it may be returned directly to MOSTEK for repair. This service will be provided free of charge if the unit is returned within the warranty period. However, units which have been modified or abused in any way will not be accepted for service, or will be repaired at the owner's expense. When returning a circuit board, place it inside the conductive plastic bag in which it was delivered to protect the MOS devices from electrostatic discharge. THE CIRCUIT BOARD MUST NEVER BE PLACED IN CONTACT WITH SYTROFOAM MATERIAL. Enclose a letter containing the following information with the returned circuit board:

Name, address, and phone number of purchaser Data and place of purchase Brief description of the difficulty

Mail a copy of this letter SEPARATELY to:

In USA:

MOSTEK Corporation
Microcomputer Service Manager
1215 West Crosby Road
Carrollton TX, 75006

OUTSIDE USA:

Please address the letter and board to the Mostek office or representtive in your country.

Securely package and mail the circuit board, prepaid and insured, to the same address.

### LIMITED WARRANTY

MOSTEK warrants this product against defective materials and workmanship for a period of 90 days. This warranty does not apply to any product that has been subjected to misuse, accident, improper installation, improper application, or improper operation, nor does it apply to any product that has been repaired or altered by other than an authorized factory representative.

There are no warranties which extend beyond those herein specifically given.


### NOTICE

This antistatic bag is provided for shipment of the Mostek PC boards to prevent damage to the components due to electrostatic discharge.


Failure to use this bag is shipment will VOID the warranty.

APPENDIX B

SCHEMATIC DIAGRAMS




RAM-80BE Schematic Diagram (Sheet 1)



RAM-80BE Schematic Diagram (Sheet 2)


RAM-80BE Schematic Diagram (Sheet 3)



APPENDIX C

ASSEMBLY DRAWING
PARTS LIST

## RAM-80BE ASSEMBLY DIAGRAM



# RAM-80BE PARTS LIST

44	2	4(20019	SOCKET 40 PIN	V10 10
		4280007	STAKE PINS	X18,19
43 42	21	The second second second second second		E1-14, TP 1-7
41	1	4470183 4470170	DIP IO PIN 33 A SERIES DIP IA PIN IK PULL-UPS	<u> 11 80</u> <u> 11 31 - 34</u>
40	4	4470202	SIP 6 PIN 4.7K	
				U 88,89
39		4470175	SIP 10 PIN 4.7K	
36	8	43/3280	16K MEMORY MK 4116	U44-51
37	/	4313286	DELAY LINE , 110 NS	U35
36	6	4620060	ADAPTER 16 PIN	U3.5.13.17.70.72 TABLE
35	2	414 0003	CARD EJECTOR	2
34	2	42/0057	CONNECTOR , EURO	SK 1,2
33	1	4480047	DIODE , ZENER IN751	CRI
32	1	4480010	TRANS. NPN 2N3904	Q1
31	8.	4620016	SOCKET 14 PIN	X 22.24.27.29
				31 - 34
30	42	4620017	SOCKET 16 PIN	X3.5.13.17.21.
				23.26,28.
			l l	36-67,70,72
29	3	4150114	CAP. COBAF ELECTROLYTIC	C86.87.90
28	87	4150111	CAP1 LERAMIC	C1-85,88,89
27	1	44 700 57	RES. 1/4 W, 33 1 ,5%	R17
26	1	4470063	RES. 1/4W. 390 1,5%	R 16
25	1	4470061	RES. 1/4W, 3301, 5%	RS
24	1	4470099	RES. 1/4W. 12K, 5%	R8
23	4	4470041	RES. 1/4W. 471, 590	R6,7,13.14
22	3	4470013	RES. 1/4W, 1K ,5%	R5.11.12
21	6	4470085	RES. 1/4W. 3.3K. 5%	RI-4,10,15
20	4	4313291	I.C. 74LS14	U84.85.86.87
19	1	4313294	I.C. 74LS132	U81
18	2	4313080	I.C. 74157	U 78.79
17	1	4313006	I.C. 7404	บาร
160		4313002	I.C. 7400	U74
15	1	4313290	I.C. 74LS12	U30
14	1	4313289	I.C. 74LS08	U 25
13		4313010	I.C. 7408	U22,24,27,29
12	8	4313260	I.C. 8833	U21,26,23,28
				76.77.82.83
11	2	4313035	I.C. 7486	U20.69
10	2	<del>4</del> 313270	I.C. MK 3881N	L/18.19
9			I.C. 74LS04	U15
8	1	4313306	I.C. 74LS175	U14
7	2	4313296	I.C. 74 LS138	U 12 , 73
6	2	4313287	I.C. 74LSOD	US. 10
5	1	4313292	I.C. 74L S20	U8
4	1	4313293	I.C. 74LS22	U7
3	1	4313295	I.C. 74S138	11 4
2	1	4610041	P.C. BD. FAB (450-00196-00)	U 7
1	REF	450-00138-00		
		PART NO.		REF. DESIG. NOTES
ITEM		LUNDI NICA	DESCRIPTION	L DEF DESIGNATES



1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/323-6000 In Europe, Contact: MOSTEK Brussels 150 Chaussee de la Hulpe, B1170, Belgium; Telephone: 660.69.24

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

PRINTED IN USA November 1979 Publication No. MK78555 STD No. 8023-78555-0505 Copyright 1979 by Mostek Corporation All rights reserved