CAULUS ES REVIEW

REPRINTS

VOLUME ONE
April 1975 through July, 1976

O

Q and A

- Q. What do I need to hook my Southwest Technical Products CT1024 to my ALTAIR?
- You need a CT-S serial interface from Southwest Tech and a SIOA interface from MITS.

Another possibility that we believe will work is a 99-PIO from MITS and a CT-L parallel interface from Southwest.

- Q. What do I do about a short rot time or subroutine that doesn't do what I want it to?
- A. Send it to our service desk --we won't rewrite it for you but we will tell you what you are doing wrong.
- have you been experiencing with the 8800? What kinds of hardware problems
- A. The problems ar this point have been only in kits and have been pri-marily solder bridges and cold solder marily solder bridges and cold solder joints in the ground or power cir-cuits. Point of interest: Of 1000 units in the field, only 13 have been returned to date. Five of these have been at the request of the re-/ ir department to investigate octentially serious problems. P.S. They weren't serious.
- Q. How many options can I put in my ALTAIR 8800 before I have to beef up the power supply?
- A. There are 16 slots in the basic chassis. One of these is taken up by the CPU board. The other 15 can be filled in any manner (memory, 1/0, etc.) to satisfy the user's require-
- Q. How do I use the sense switches?
- A. Sense switches are inputted to AREG by an input 303 from DEVICE 377. After this the data may be manipu-lated in any fashion that you choose.
- Q. What does MITS have in the mill as a mass storage device priced be-tween the Audio Cassette and the Floppy Disk?
- A. We do have a mag tape system in the planning stages right now, and will be announcing more on it in future newslatters.

- How can I contact other Users Group members?
- A. If you will send a letter to Barb authorizing her to publish your name to other users, we'll have these names printed in future news-

Aben in . going to get more information on the floopy disk and line printer?

- Look at the "New Products" page
- I've seen bits and pieces about software available for the 8800. What's the full story?
- A. See page 3 for software details and prices.

ALTAIR CHECKOUT PROCEDURE

- BEFORE APPLYING POWER VISUALLY 1. BEFORE APPLYIMG POWER VISUALLY (WITH THE AID OF A MAGNIFYIMG GLASS IF POSSIBLE) CHECK FOR SOLDER BRIDGES, COLD SOLDER JOINTS, BROKEN LANDS AND/OR WIRES AND CORRECT ORIENTATION OF COMPONENTS. 97.374528 OF ALL FAILURES CAN BE CAUGHT DURING THIS STEP.
- With the pluggable boards out of the machine, power it up and check the terminal boards for the check the terminal boards for the proper input voltages.
 Check the bus for +5 volts (pins 1 6 51), +15 volts (pin 2), -15 volts (pin 52), and ground (pins 50, 100). With the boards out these should reach as follows: (Use negative side of power supply electrolytic capacitors as ground.)

+10 VDC +20 VDC -17 VDC Pins 1 6 51 Pin 2 Pin 52 Pins 50, 100 approx.

Now check that none of these voltages are seen on pins adjacent to the above checked pins.

NOTE: IN NO CASE REMOVE OR INSTALL ANY BOARDS WITH POWER ON.

3. After powering the machine down, install the boards and check the output of the voltage regulators for +5VDC. Also check the output of the 12V zener on the CPU board for +12VDC. Assuming everything above is kosher, you should now power the machine down; install the CPU plug and power it back up. The machine comes up in an undetermined state, so what you do is hold the STOP switch in the stop position and give it a RESET. Then check to see if it

to grow count 1 1 10, out to the progress companies to the unprotect position.

u. Now you can check out the dif-ferent switches and indicators. All address switches should be in the off position. Wold the RESET on-you should have all the status lights off and all data address lights on. When you release the RESET switch, all the address lights should go off. The MEMR, MI, WO, MAIT lights should be on and whatever data there is in location 0 will be displayed in the data lights. data lights.

Now to check the lights and switches for proper operation, turn each address switch on one at a time and make sure that the corresponding address light comes on when EXAMINE switch is operated. What you are doing here is checking for obvious shorts in the address bus area so only one switch should be on at a time.

The data lights should be checked in the same fashion. On use the lower 9 switches and the DEFOSIT switch to check these.

Checking the EXAMINE NEXT and DEPOSIT NEXT is fairly simple. Just keep pressing them and observe that the address lights count up binarily.

Make sure that PROTECT switch turns on the Protect Status light and that UNPROTECT turns it off. and that UNFROTECT on you shouldn't be able to change the contents of mem-ory with DEPOSIT or DEPOSIT MEXT (or instructions either).

Now you're ready to try a program. Use the one in the Operator's Hanual on pages 33-38. After you load everything in be sure to RESET so that you start from LOC 0. SINGLE STEP through it first to check out the SINGLE STEP switch and then run it. Every time you stop it to exam-ine the results be sure to RESET prior to restarting.



8800 MOD

- (1) DEPOSIT PROBLEM (D/C board) SYMPTOMS: Machine won't deposit at all or deposits all ones when
- at all or deposits all ones when using the front panel deposit switch. FIX: Change the timing capacitors for the deposit single shot (IC G on the Display/Control board). Chan: C7 to 0.01MF, C8 to 0.1 MF.
- (2) 12 VOLT ZENER (CPU board) (2) 12 VOLT ZENER (CPU board)
 SYMPTOMS: Zener running very hot.
 FIX: Change Rus on CPU board to
 us ohms (Use either a lW or ZW
 resistory). This should be done
 only if there are four or less
 cards on the bus. If there are
 more than four cards Rus should
 be 33 ohms.
- (3) AC SWITCH (Display/Control
- board). Switch (Display/Control board). PROBLEM: The tracks on the D/C board which connect the AC switch terminals to the pads where the switch wires are connected to the board have 115VAC on them. If these are inadvertently shorted to other tracks on the board several IC's are wiped out. FIX:(a) remove the AC switch lines from the D/C board.
- from the D/C board.
 (b) Cut the tracks leading from the pads where the switch is mounted to the pads where the AC switch wires attach to the D/C board. Cut the tracks as close as possible to the switch pads so there will be no length of track with 115VAC on it.
- (c) Slide about 1" of heat shrink rubing (3/32 to 7/64 diam.) over the AC switch wires. Solder these wires directly to the AC switch terminals. Slide the heat. shrink rubing down so it covers the switch terminals and uninsulared ends of the switch wires. Heat the rubing once it has been properly positioned to keep it in place.
- (4) CLOCK SPECS (CPU Board)
 (a) Phase 1 pulse width (measured at 90% points), 80 nano-seconds minimum.
- Seconds minimum.

 (b) Phase 2 pulse width (measured at 90% points), 220 nanoseconds minimum.

 (c) Delay from leading edge (90%) of Phase one to leading edge (10%) of Phase 2. 130
- edge (10%) of Phase 2. 130 nane-seconda minimum. (d) Delay from trailing edge (10%) of Phase 2 to leading edge (10%) of phase 1. 70 nano-seconds minimum.

MAINTENANCE

by Paul Van Baalen

- A good percentage of the people who have had trouble with their bits have shown this symptom. "All the data lites on at all times". Below is a list of the most common causes:

- Below is a list or the most common causes:

 A. Check the mother board for shorts using VOM.

 B. Insure that all regulated voltages are OK.

 C. Make sure the memory is installad and the address strapping is correct. Be sure that the connector from the front panel for the data lines is on the CPU.

 D. Are all the data lines high on the D/C board? If they aren't, check the continuity of the CPU connector.

 E. Check the timing of Ol 802.

 F. Check the drivers J&H on the static memory board. These tristate drivers need a low on pins 1615 to pass a signal. If 1615
- state drivers need a low on pins 1615 to pass a signal. If 1615 are high the outputs of these drivers will be high all the time.

 G. See if line 68 on the hus is high all the time. If it is, backtrack thru the logic. Most probable cause is ICG on the front panel being bad or a short or solder bridge in the vicinity of ICG.

 H. Check IC's UST on DIC board
- H. Check IC's U&T on D/C board to insure the signal levels are correct,i.e.; no 1.5 volt levels as opposed to 4.5V or 24+VDC.



ARROWHEAD TIPS

The Collowing Cips are on construc-tion of the Strain 1996. Page Cum-sess reter to the Assembly Manual.

Name 11 (37) Capacitor C7 has been changed several times, you may find change notices referring to various stages of this change process, as well an extra parts. C7 was changed from .001 WEV to .0047 WEV, then to .0068 MFC. Because is a stage of August 10th!) makes C = .01 MFC and changes CS from .01 to .1 MFD.

Page 18 (D/C Board): Don't bolt the printed circuit board to the sub-panel; the subtrees with sea will noid it fine. The switches come with extra mounting nutti and extra guide washers; you can safely throw away all this extra hardware you don't need it. Mount the switches as shown with only one nutrated for heat results. nut each for best results.

(CFU board): The wafer connector is about 5% too large to fit the board (or you might say the holes in the for you might say the holes in the pouri are too close). To prevent the connector plug from arching, his p it down flat while soldering it on. If you can't clamp it, then try cutting it with a hacksew into the hole connector. two 4-pin connectors.

(Checkout): After turning the com-puter on you should reset it. To not the computer you have to hold the stop switch raised while raising the reset switch. Release the reset switch first. (No, we don't know why, but it's traditional!)

Pages 40-46 (1K Memory): Until May, only the 1K memory board was available, and most systems were ordered with 256 words of memory on one of these boards. Now that the 2K and 4K memories are available, It isn't sensible to require some 1K boards in every system, but the instructions are still embedded in the CPU manual. CPU kfts don't have any memory in them. Pages 40-46

Page 50 (P/S Board): The bridge rectifier seems to cause more than its share of problems. Be sure the leads are clean - several of us have found that solder won't wet the leads, and it's a mest to try to clean the partially soldered assembly. Run the leads through some sloohol and/or steel wool before installing the bridge. The spacer-and-washer arrangement on Page 51 is a jig to get the bridge flat at the right position the bridge flat at the right position it will later be bolted directly to

Page 58 (Chinois): MITS demonstrack too to (Throin): MITO deach't ack the to-cut wires to close tolerances. If you follow the instructions here without trimoling transformer leads, and use all the #20 wire, you'll have long loops of slack. This is good for allowing boards, etc. to be moved without breaking wires, but you may want to install the terminal lugs after consulting the wiring diagrams on Pages 59 and 62.

Page 65 (Mother board): The way the instructions spell it out, you'll have a slack loop of cable. Hold everything in place on the chassis to see the actual length required. We are including a sorred list of wires to help you check your progress. Using masking tape, group the wires in decades after protecting them with a cable clamp. Then, install them on the motherboard, by decades; 50's, 60's, 70's, 20's, 30's, 30's, 30's, and finally 40's.

Install the cable clamps by bolting them to the printed circuit board only. If you put screws through the sub-panel, them the dress-panel won't fit flush against it and you won't be able to screw the chassis into the case!

(Expander Spands): The dung gulder and maybe sorta optional. They look nice, but they really aren't require. to hold the boards in place - the edge connectors are plenty strong for that.

Page 74 (CPU Chip): Many people advocate postponing installation of the CPU chip until after the regulator and zener diodes on the SPU have been

Page 77
(Nameplate): This beauty gets a lot of criticism: "Mine was off-color, kinda pinkish." That's a sticky plastic cover to protect it until after you've installed it. Peel the covering off afterward. The white lettering on the dress-panel can be chipped off by hard use. If you decide to protect it with clear acrylic spray, use a matte-finish product. Ours looks funny with a glossy krylon finish.

DATA/CONTROL BOARD CONNECTIONS TO SYSTEM BUS

ORGANIZED BY DECADE

0's	10's	20's	30's	40's
		20	30	41
		21	31	42
		24	32	43
		26	33	44
		27	34	45
•		28	37	46 (1!)
		29	39	47
				48
50's	60's	70's	80 's	90's
			•	
53	68	70	80	91
54	69	71	81	92
		72	82	93
		75	83	94
		76	8.4	95
		77	85	96
		78	86	97
		79	87	98
				99

MEASURING INTERRUPT ACTIVITY by NORMAN CROWFOOT

Altair User Devises Interrupt Monitor

"During the course of completing a process-control application utilizing the Altair computer, it became necessary to obtain certain measurements of interrupt activity. I devised and implemented a hardware/software mechanism in which Computer Notes readers may be interested.

"Briefly, a ir-chip circuit was constructed on a prototype card and four instructions were added to the general interrupt service routine. This mechanism is further detailed below."

Sincerely, Norman C. Crowfoot Lowell Observatory Flagstaff, AZ 86001

Interrupt Monitor

General Description:

In order to accurately measure certain time-dependent interrupt parameters on a heavily-loaded Al-tair 8800 system, the following hardware/software additions were

The hardware additions consist of four integrated circuit (IC) packages on a prototype board. The function of this circuit is to latch data written by the central process-ing unit (CPU) to a specific memory address area. This data is further used to gate a 1 MHz pulse stream.

The software additions consist of four additional instructions inserted into a general interrupt routine. These instructions set and reset the hardware data latch.

Together these additions allow the accurate measurement of the following parameters:

- interrupt rate;
 interrupt count;
 microseconds used to process interrupts;
- interrupts;
 percentage of total machine
 cycles used to process interrupts;
 interrupt response latency time

Hardware Description:

Constructed on a prototype card, the four-package circuit is diagrammed in Figure 1. The circuit responds to all memory writes with address bit 15 high; that is, all addresses greater than or equal to X'8000'. The data is latched from data line zero into IC C, a D-type flip-flop. Test point A reflects the status of this latch.

IC D continuously divides the 2 MHz \$6, clock to yield a 1 MHz square Wave. This 1 MHz pulse stream is then gated to test point B by the current setting of IC C.

Software Description:

The general interrupt service routine is listed in Figures 2 and 3.

Figure 2 lists the memory locations to which the Vectored Interrupt (VI) board forces the CPU to execute. A typical routine (INTI), first pushes the B/C and D/E register pairs, and then calls the general interrupt service routine (LEVEL). Following the call are three bytes of parameters for LEVEL. First is the new level mask work for the VI board, then two bytes of the address of the specific interrupt handling subroutine for the level. Figure 2 lists the memory the level.

Figure 3 lists LEVEL, the general interrupt service routine, and BACK, the general return routine. LEVEL completes the saving of registers, pushes the current status of the VI board (CLMASK) and sets the VI board up for the new level. Note that at this time, all previous context is pushed on the stack and that interrupts may now be enabled. The ';;;' notation in the remarks field indicates instructions for which interrupts are masked off.

LEVEL then fakes a call on the specified handler subroutine, by pushing the address of BACK and then pushing the handler address. Finally a return (RET) instruction is executed, causing a branch to the handler subroutine.

The code at location BACK is The code at location BACK is entered when the handler routine executes a RET instruction, causing the address pushed by LEVEL to be returned to. First BACK restores the VI board and location CLMASK to their previous values. Then all registers are restored and a RET instruction is executed to return control to the interrupted code.

This technique of handling interrupt context changes allows interrupts to be nested to an in-definite level: In fact, interrupts are allowed at all times, except when the VI board is being updated.

In Figure 3, the four additional instructions have been marked. The simply store a 'l' at location X'8000' upon entry to LEVEL and so X'8000' to '0' upon exiting BACK.

Measurement Procedure:

Referring to Figure 1, the following procedures are used to measure various timings and counts:

- interrupt rate attach frequency meter at test point A;
- interrupt count attach event
- microseconds used to process interrupts attach event counter at test point B;
- interrupt response latency time trigger 'scope on rise of CPU
 line PINT, measure time to
 rise of status line SINTA. The
 lines PINT and SINTA are available on the MITS bus.

Doubtless, there are many other measurements that way be made with this relatively simple setup.

Measuring Interrupt Activity

General Suggestions and Comments:

Only half of IC C, the 7474 latch, is used. Another data line may be connected to the unused half for adding further software "hooks" for more complicated measurements. Additionally, the inting logic might be added to combine several latch outputs. For instance, this could be used to determine how often the CPU is interrupted from some specific code or interrupt

The Power On Clear (POC), bus lin 9, was tied to Reset, line 75, to cause the CPU to automatically start at location zero when power is first applied to the mapower is first applied to the ma-chine. Obviously, some type of involatile memory is required to enable this feature to work proper-ly. And logically, one might wonder why this minor alteration was not included in the original MITS design.

FIGURE 1 - HARDWARE

We also found a subtle problem with the Intel 8214 priority interrupt control chip, used on the VI board. While it is described as a board. While it is described as a latch, it is clocked at 2 Mit and thus appears as a buffer. Too short an interrupt request signal causes the 3214 to develop a level zero interrupt, rather than the one originally requested. The interrupt request line must be held until the CPU grants the held until the CPU grants the interrupt. Beware also of holding the line too long, as multiple interrupts will be generated.

A final point is that the MITS engineers, in their infinite wisdom, have reversed the level numbers on the VI board going into the 8214. This explains the apparent reversal of the VI mask bytes in Figure 2.

This work is an outgrowth of a larger project which has been supported in part by the National Science Foundation grant AST 73-05269 A01 to the Lowell Observatory.




FIGURE 2: HARBWARE PRINCIPLE LEVELS

RE, STACK 1710 1 EVEL9


LEVEL

CATTO 1,500 PERKY FOR JAP

IFFE


T-----INTERRUPT LEVEL I

110 ALACH AT LINE O 111 NETHE AFACK SOMETH 111 NETHE AFACK SOMETH 111 CONTLONE, WITH STARTUR



COMPLITER NOTES/JULY-1976

The Mainframe of the Seventies



The Altair 8800b, now in full production, has generated a large number of inquiries, reminiscent of the response to the original Altair 8800. Because of this, we are devoting a large portion of this month's Computer Notes to technical information on the 8800b.

when the original Altair 8800 first went out into the field, it was by far the most advanced design of its kind. By being at the vanguard of the computer movement, MITS has been in a unique position to assimilate feedback and new information from many sources: from hobby customers, from business users, from computer design industries. All of these influences have been percolating at MITS since the first Altair computer came off the line, and the current result is the Altair 8800b. We feel it will be "the mainframe of the 70's."

As anyone associated with microcomputers will tell you, the field is evolving so rapidly that keeping current is almost a day-to-day job. The Altair 8800b incorporates many new electronic and mechanical features including some of the newer integrated circuits for the 8080 family of microprocessors.

The new design features of the Altair 8800b that will be discussed here include: enhanced front panel capabilities, new Display/Control logic, the Front Panel Interface Board, the new CPU Board, added bus lines and heavy duty power supply.

NEW FRONT PANEL CAPABILITIES

Added Front Panel Switch Functions

Five new front panel switch functions have been added to the Altair 8800b computer to expand the front panel capability:

 SLOW: Permits execution of a program at a rate of approximately 2 machine cycles per second or slower. The normal machine speed is approximately 500,000 machine cycles per second. Useful in debugging programs where it would be too time consuming to single step through the code.

- DISPLAY ACCUMULATOR: Displays the contents of the CPU accumulator register on the front panel data LEDs.
- LOAD ACCUMULATOR: Loads the CPU accumulator register with the data present on the lower eight front panel address switches.
- 4. INPUT ACCUMULATOR: Inputs the data present at an input/output device into the CPU accumulator register. The input/output device is selected on the upper eight front panel address switches.
- OUTPUT ACCUMULATOR: Outputs the contents of the CPU accumulator register to a selected input/ output device. The input/output device is selected on the upper eight front panel address switches.

Oress Panel

A new multi-color dress panel with functionally designed graphics is used in the Altair 8800b. The front surface of the dress panel has a protective sheet of sylar to insure that the graphics are not rubbed or scratched off. The LED indicators are now back-lit through the panel and the toggle switches have 500 longer handles that are flatted (instead of round) for

Front Panel I/O Capability

The 8800b has I/O channel 255, and effectively channel 254, dedicated to the Front panel. As with the Altair 8800, an input from channel 255 (octal 377) will input the contents of the Sense Switches (AIS-A8) to the accumulator. The 8800b has the added feature that an output to 255 will display the contents of the accumulator on the data LEDs. In addition, one can configure this I/O channel (by means of patching jumpers) so that all outputs (to any I/O channel number) are shown on the data LEDs and/or all inputs (from any I/O channel number) are shown on the data LEDs.

NEW DISPLAY/CONTROL LOGIC

Electronically the Display/
Control Board has been completely
redesigned. The logic design is now
totally synchronous. The design approach used in the Altair 8800b is
to allow the Display/Control logic
to assume control of the CPU and jam
the instructions necessary to implement the Front Panel functions. For
example: To implement an EXAMINE,
the Display/Control Board causes the
CPU to execute a jump (JMP) to the
address selected on the front panel
address switches (Ag-AlS).

In order for the Display/Control Board logic to jam instructions to the processor (that is, cause the processor to execute a specific series of instructions), two things are necessary:

- The Display/Control logic must have control of the processor READY line (RDY). (See section entitled "New Bus Lines.")
- The Display/Control logic must have access to the processor data bus.

If these two conditions are satisfied, the Display/Control logic can cause the processor to execute a series of instructions by successively placing the instructions on the data bus and activating the READY line to cause the processor to execute the required instructions.

The block diagram, Figure 1, summarizes the interface between the Display/Control logic, the CPU, and the Memory and I/O. On the block diagram, note that:

- The Display/Control logic has control of the READY (RDY) line.
- The Display/Control logic has access to the data bus through its own data input drivers (FDIØ--FDI7). By activating the Bus Control signal, it can enable its own drivers and disable the standard data input drivers (DIØ--DI7) from the memory and 1/0.


The block diagram, Figure 2, shows the Display/Control logic itself (from a functional block viewpoint).

- 1. The front panel switches are de-bounced and elexamine, deposit, accumulative and 100 function switches (8 switches) are encoded to the upper four address-lines (RA7--RA4) of the control PROM.
- 2. The outputs from the RUN, STOP, SINGLE STEP and SLOW switches go a pairs) to similar circuits whose outputs (RUN and SS) control the RDY line ([RDY] = [RUN] OR [SS]). (See Figure 3.) Both of these circuits consist basically of flip-flops which, when set, force the outputs (RUN, SS) high and, when reset, force the outputs low.

The RUN/STOP flip-flop is set asynchronously as soon as the input from the run switch (S[RUN]) goes high. This in turn causes ROY to go high and the processor will start to execute. The flip-flop will reset when the input from the stop switch (S[STOP]) goes high and the following stop condition is true:

STOP COND =

STOP COND = PS: 3) AND (DOS = SM1) AND (STSTB).



This insures that the processor will stop during the MI machine cycle of an instruction cycle.

The SS/SB circuit's flip-flop is set by the switch inputs from SINGLE STEP or SLOW, or by the SB input from the control PROM. This circuit, however, has two sets of stop conditions.

One is associated with the SINGLE STEP/SLOW switch and one with the control PROM that generates the Front Panel functions. The latter will always stop execution after a single machine cycle has been executed. The former can be con-figured via patching jumpers to stop execution after either a single machine cycle or a complete instruction cycle.

4. The 8 switches which are encoded as addresses to the control PROM represent those functions that are implemented by jamming instructions to the CPU:

> EXAMINE EXAMINE NEXT DEPOSIT DEPOSIT NEXT LGAD ACCUMULATOR DISPLAY ACCUMULATOR INPUT OUTPUT

Pressing one of these switches causes a unique address to be set up on the upper four address lines of the PROM (thus selecting a lobyte sector within the PROM). At the same time, the 4-bit PROM address counter is cleared and clock pulses are applied to its input. This causes the lower four PROM address lines to begin counting from zero and continue sequentially through the 16 bytes of the selected sector. This sequentially carving and to bytes of the selected sector. This will continue until a stop code is encountered in the PROM which will stop the address counter. The instructions stored as data in the PROM may be roughly divided into two categories:

ADDRESS (A#-A15) STATUS MEMORY OR 1/0 ROY DEVICE 81-BATA (09-07) DATA IN (019-017) CPU 10811 FRONT PANEL BUS CONTROL (BC) FIGURE 1. Display-Control Logic/CPU

D/C Logic Control instructions at the even address locations;

"Processor" instructions at the odd address locations.

The D/C Logic Control instructions are output from the PROM and stored in the CONTROL LATCH. These instructions configure the D/C logic so the subsequent "processor" instruction can be jammed

to the CPU. In general this will involve setting the SB and BUS CONTROL bits and selecting the source of the "processor" instruction. It must be noted here that by "processor" instruction we mean any of the bytes that may be required to make a complete 8080 instruction (not just the OP code). There are five sources for "processor" instructions:




FIGURE 3. BESPLAY/CONTROL LOGIC READY LINE CONTROL CERCUITRY




FIGURE 4. CPU BLOCK DIAGRAM

CONTROL PROM (via tri-state drivers), enable: \$5

Upper address switches (Al5--A8), enable: S2

Lower address switches (A7--AØ), enable: Si

Upper address latch, enable: S3

Lower address latch, enable: S4

A typical PROM sequence to complete an examine would be as follows:

- 1) Control Instruction: Set up SB, BUS CONTROL (BC), SS
- 2) "Processor Instruction": JMP = 303 (octal)
- 3) Control Instruction: Set up S8, 8C, S1
- 4) "Processor Instruction": 0008. The contents of PROM are immaterial here since data is coming from address switches AS-A7.
- 5) Control Instruction: Set up SB, BC, S2
- 6) "Processor Instruction": A8--A15
- 7) Control Instruction: Clear Control Latch
- 8) "Processor Instruction": Stop Code for PROM address counter

FRONT PANEL INTERPACE BOARD

All the lines between the 8800b bus and the Display/Control Board are now buffered through a Front Panel Interface Board. (The bus lines no longer directly drive anything on the Display/Control Board.) The Front Panel Interface Board connects to the Display/Control Board by means of two 34-conductor ribbon cable assemblies, eliminating the wiring harness between the Display/Control Board and the bus.

-centinue

NEW CPU BOARD

The CPU Board consists of four major functional blocks:

8080A CPU Chip 3224 Clock Generator Chip 8212 Status Latch Drivers and Receivers

The diagram. Figure 4, shows the relationship between these four blocks. Several points of interest

- The DIG1 signal (see section entitled "New Bus Lines") controls enabling of the input data irivers (DIØ--DI7) from the bus.
- The ready input to the 8224 (RDYIN) is the logical product of (PRDY) AND (FRDY) AND (XRDY) AND (XRDY2).
- The bidirectional data bus to (and from) the 8080A is completely buffered (8216s).

The 8080A, the microprocessor chip itself, exercises control over the CPU board and the rest of the system. It executes the instructions stored in memory and controls all the data transfers.

The 8224 clock generator chip movides the two-phase clock (at the specified voltage levels) required by the 8080A. In addition, it synchronizes the READ' and RESET inputs to the 8080A and provides a status signal (STSTB) that can be used to load the 8212 status latch. This guarantees that status data will be available as soon as possible in a machine cycle. The master timing reference for the 8224 is an external crystal (18MHz). By changing this crystal it is possible to generate the clocks used by the faster versions of the 8080A: the 8080A-1 (1.5us cycle time) and the 8080A-2 (1.5us cycle time).

The 8212 status latch outputs the status signals that define the current machine cycle for all devices attached to the bus. The status latch was used in the 8800b instead of the 8228 bus controller because it was necessary to maintain bus compatibility with the original Altair 8800.

The majority of the system bus lines either originate or terminate at the CPU board. All output lines from the board are driven by tristate bus drivers (74367 or 74368).

ADDED BUS LINES

All of the original Altair 8800 bus lines have been maintained, and five new lines have been added:

Bus Number	•	Signal
12 58		XRDY 2
55		FRDY RTC
56 57		STSTB DIG1

XRDY2 and FRDY

XRDY2 and FRDY are additional ready inputs to the CPU Board. Formerly, the READY signal consisted of two inputs, PRDY and RDY. The READY signal input to the processor that determines the RDN/MAIT state of the 8080A is now defined as the logical product of these four signals:

READY = (PRDY) AND (FRDY) AND (XRDY) AND (XRDY2)

Therefore, if any of the four "ready" signals on the bus are pulled low, the READY input to the 8080A will go low, causing the CPU to enter a series of .5 microsecond wait states. The four "ready" signals on the bus are used as follows:

PRDY: Used by memory and I/O to synchronize the CPU to slower memory or I/O

FROY: Used by the Display/Control logic

XRDY and XRDY2:

and XRDY2:
External ready signals.
XRDY and XRDY2 are available
to devices that have to stop
the processor (by pulling
READY low), but must also be
able to sense the state of
PRDY and FRDY. (For example:
DMA)

RTC

RTC is a 60Hz signal used as a timing reference by the Real Time Clock/Vectored Interrupt Board.

SISTB

STSTB is a strobe signal provided by the 3224 clock generator chip. Its basic function is to strobe the S212 status latch to allow status signals to be set up as soon as possible. This signal is also used by the 8800b Display/Control logic.

DIGI

DIGI is a signal that controls enabling of the CPU Data Input (DI) drivers. The 8800b employs two sets of DI drivers: one is the standard set used by all memory and I/O devices; the other is used exclusively by the Display/Control logic. If GI is defined to be the enable signal for the first set of drivers and CZ to be the enable for the second set, then.

GI = (DIG1) AND (PDBIN)

G2 = (DIGI) AND (PDBIN)

POWER SUPPLY

Specifications: The power supply furnishes the following voltages to the 8800b bus at the indicated full load currents.

8 volts at 18 amps

+18 volts at 2 amps

-18 volts at 2 amps

The *18 and -18 volt supplies are pre-regulated (series pass transistor) to provide a constant voltage to the bus over the load range of the supplies (0 - 2 amps).

The +8 volt supply is not preregulated. Instead, the 8 volt secondary of the transformer is tapped at 3 points. By changing the tap that drives the 8 volt supply, the bus voltage can be maintained between 7.5 volts and 9 volts over a load range of 1 amp to 18 amps.

The primary of the power transformer is tapped to allow for either to Not AC or 230 volt AC operation. In addition there are "MIGH LINE" and "LOW LINE" taps for 130 VAC, 100 VAC, 260 VAC and 200 VAC operation. The supply will operate at the above specifications on either 50Hz or 60Hz line frequencies.

MISCULLANEOUS

18-Stot Motherboard

The four-slot expander cards in the Altair 8800 have been replaced by a single piece 18-slot mother-board. The 18-slot motherboard contains 100 solder lands which comprise the 100 pin bus. The need for expander board wiring has been completely eliminated. Assembled units may be ordered with 6, 12 or 18 edge connectors.

Single Step/Slow

Single Step: The 8800b has provisions for selecting one of two modes for the single step operation by means of a patching jumper. In the first mode a single machine cycle will be executed each time the switch is activated. The second mode allows a complete instruction cycle to be executed.

Slow: The SLOW mode on the Slow: The SLOW mode on the 8800b will operate in the same manner as single step as far as the mode is concerned. The speed of the slow mode is selectable by patching jumpors for three different speeds.

Data LEDs

The front panel data LEDs are driven (in the STOP mode) by the Data Out lines (2008-2007). (In the Altair 8800 they are driven by the Data Input lines, DI9--DI7.) If single step is operated in the single machine cycle mode, the correct data will be displayed on the LEDs during memory write and output machine cycles.

RESET Switch

The RESET switch on the front panel has provisions for wiring to the front panel switch enable line (instead of to ground). If this is done, the machine can be RESET only in the STOP mode.

Control PROM

The front panel control PROM


(1702A) has been divided into 16
sectors, each 16 bytes long. The
even addresses within any sector are
used to control the front panel circuit. Since the last address must
contain a stop code for the PROM Address Counter, there are 7 bytes
available in each sector for machine
code. This means that there is some
flexibility in redefining the front
panel switch functions (for special
applications) by re-programming the
control RPOM. The functions are
constrained by the fact that there
are only 7 bytes of machine code
available to execute them.

allair 680-b Hardware Notes

by Steve Pollini

A. Teletyre Interconnect

Some o80b users are having hussies when connecting a Teletype to the Altair 680b computer. All of the necessary connections within the computer are clearly explained in the 680b Assembly Manúal. However, the terminal strip connections within the feletype muchine itself are not described. The Jiagram below shows the necessary interconnections between the 25-pin connector on the back panel of the Altair 680b and the 9-lug terminal strip inside the Teletype.



The Teletype must be wired for 20 ma current loop and full duplex operation.

B. RESET Function

Another aspect of m80b operation that has caused some concern is the RESET function. It is necessary to turn off the computer in order to have it RESET and RUN properly after the processor has entered an undefined state (due to the processor attempting to execute an invalid instruction). The reason that the system cannot be RESET once the processor enters this undefined state is that the BUS AVILABLE (BA) signal line will not go high when an attempt is made to HALT the processor. This, in turn, prevents enabling of the front panel RESET function. BA was originally used for front panel enabling because it is valid (high) only when the processor is halted. This prevents the front panel RESET and DEPOSIT functions from interfering with the system while it is running a program.

To permit your computer to perform a master RESET even when the MPU will not halt while the RUN/HALT switch is in the MALT position, perform the following modification to the front panel display board.


- Delete the signal line that connects the center pins of the RESET and BEPOSIT switches.
- Delete the signal line from IC I (pins 2 and 3) to the center pin of the RESET switch.
- 3. Since step 2 also deletes the signal line from the OEPOSIT switch, it is necessary to connect a jumper from the land of IC I (pin 2) to the center pin of the DEPOSIT switch.
- Connect a jumper from IC K (pin 4) to the center pin of the RESET switch.

The diagram below shows the modification schematically.

Now the RESET function of the front panei is no longer contingent upon the state of the BA signal line, but rather upon the state of the RUN/HALT signal line.

In normal operation, IC K_a (pin 13) is high when the processor is in the HALT mode. Pin 4 (Q) of IC K is then low. Since a low signal is necessary at IC L_a (pin 1) to effect a RESET, the \overline{Q} output of K_a (pin 4) is fed to the RESET switch. When the processor is in the RUN mode, IC K_a (pin 13) is low and the \overline{Q} output (pin 4) is high. With this high signal present on the RESET switch, no RESET can be effected.

If you wish to initiate a master RESET while the processor is in the RUN or the HALT mode, I recommend following modification steps 1, 2, and 3 above. Instead of jumpering as in step 4, jumper the center pin of the RESET switch to a ground land on the board. Remember, however, that when a RESET is effected while the processor is in the RUN mode, it will then jump back to the Monitor regardless of what program it was previously running.





ALTAIR FLOPPY DISK

by Tom Durston

Available in August, the MITS Altair Disk will enable the Altair 8800 to function as a really sophisticated computer system. The disk offers the advantag of nonvolatile memory (doesn't "" when power turned off), plus rem.cively fast access to data (3/4 sec — worst case). case).

The Altair disk can be separated into three parts as follows:

1) Altair Disk Controller

This part consists of two PC Boards (over 60 I.C.S.) that fit in the Altair chassis. They interconnect to each other with 10 wires and connect to the disk through a 37-pin connector mounted on the back of the Altair.

Data is transferred to and from the disk serially at 250K bits/second. The disk controller converts the serial data to and from 8-bit parallel words (one word every 32µsec). The Altair CPU transfers the data, word by word to and from mesory, depending on whether the disk is reading or writing. The disk is reading or writing. The disk controller also controls all mechanical functions of the disk as well as presenting disk status to the computer. All timing functions are done by hardware to free the computer for other tasks. Since the floppy disk itself is divided into 32 sectors, a hardware interrupt system can be embled to notify the CPU at the beginning of each sector.

Power consumption is approximately 1.1 amperes from the +8v (VCC) line for the two boards. 2) Disk Drive and Multiplexer

A PERTEC FD#00 is mounted in an Optima case (5 1/2" high-same depth and width as computer) and includes a power supply PC board and a buff/multiplewer PC board. A cooling fam is provided to maintain low ambient temperature for continuous operation.

The disk drive has two 37-pin connectors on the back panel, one is the input from the disk controller, the other is the output to additional disk drives. Up to 15 drives may be attached to one controller, and it is possible to have more than one controller in an Altair.

The following are specifications 3) Altair-Disk Format ϵ Software on the disk drive:

- + Rotational speed 360 rpm (166.7 ms/rev)
- + Access times track to track head settle head load 10 ms average time to read or write 400 mg
- + Head life over 10,000 hours of head to disk contact
- Disk life over 1 million passes per track
- Data transfer rate 250K bits/sec
- + Power consumption 117VAC 80W
- Disk specifications hard sector 32 sectors + index recommend Dysan 101 floppy disk 72 tracks

We use our own format, allowing storage of over 300,000 data bytes. Since the disk is hard sectored (32 sectors for each track), we write 133 bytes on each sector, 5 of which are used internally (track #, CRC) leaving 128 data bytes per sector, 4096 per track.

One floppy disk is supplied with each drive, extra floppies are available at \$15 each. A software driver for the floppy disk is available at no charge and is supplied with the disk as a source listing.

The disk operating system— which has a complete file structure and utilities for copying, deleting and sorting files—coers attre. The Extended BASIC, which uses rendom and sequential file access for the floppy disk, will also be available at the same time (late July).



COMPUTER NOTES/MARCH-197L

Altair Floppy Disk System

To AFRIE Elements discommonstrations of the second consists of a PERIA Floor mounted in a close to data floor mounted in a price of the second consists of a PERIA Floor mounted in a price of the computer. The best is a linear computer. The best is the computer. The best indicate a power samply PC best of an a seffer cortest the conjust of the configuration of the best configuration of the best configuration of the best configuration of the back configuration of the back controller, and the other is the output to additional distributed to one controller. The APPAIR REPORT OF HER SORT OF GORES

The Disk Controller consists of two PC oards (over 80 ICs) that fit in the ALTAIR chassis. They interconnect to each other with 10 wires and connect to the disk throuch a 37-pin connector mounted on the back of the ALTAIR. Data is transferred to and from the disk serially at 250% bits/second. The Disk Controller converts the serial data to and from 3-bit parallel words (one word every 31 usec). The ALTAIR CPU transfers the data, word by word to and from memory, depending on whether the disk is reading or writing. The Disk Controller also controls all mechanical functions of the disk as well as presenting disk status to mechanical functions of the disk as well as presenting disk status to the computer. All timing functions ire done by hardware to free the atter for other tasks. Power onsumption is approximately 1.1 amperes from the *8v (VCC) line for the two boards.



ALTAIR FLOPPY DISK DRIVE UNIT

The ALTAIR Disk Format allows storage of over 300,000 bytes. Since the floppy "diskette" is hard sectored (32 sectors for each track), we write 137 bytes on each sector, 9 of which are used internally (track #, checksum) leaving 128 data bytes

per sector, follower track, A hardnor nector, both nor think. A hand streint, it not content and consider nectify the 200 at the extension of canal sector, one floors lies, of the sector, one floors lies, otto is sometical with each driver stream floories the available for purchase. The diskette and the disk format are not followership,

Vipreliminary recision of Pisk Ixtonaed bisb' as allicide year sampled in a crim sampled in a crim sampled in the promotion of pisk Ixtonaed bisb' as all on Pirre. In 19th sizes hasheded able experience the user with complete facility for reading or writing data files and sawing and loading program files. All file names are eight character MSCII strings. Three file access modes are allowed: ASCII sequential input ("I" mode), MSCII sequential input ("I" mode), MSCII sequential output ("O" mode), and random mode ("B"). In random mode, the user can read or write the nth 128 byte binary record in the file. Listed below are some of the features of ALTATR bisk Extended BASIC:

FEATURES

NOTE: Farameters enclosed in brackets [] are ontional.

fdisk number), ({disk number)...] no argument means all disks Mounts and initializes for I/O the floomy disk on Urive 'disk TRUOP

fdisk number), [{disk number} }, no arguments mean all disks Closes all files on {disk number} and disables all T/C on that disk. UNLOAD

(file name), (disk number)
Deletes the file on the disk specified. KILL

(mode), [4] (file number), (file name), (disk number) Opens the file in the mode given on the disk specified. The file is assigned a file number (1-15) for further I/O operations. OPEN

{file number}, [(file number)]
no argument means all files
Closes the file(s) given. CLOSE

PRINT

ENPUT # ifile number) Reads the information on the sequential input file (file number) into the variable list specified.

> # {file number}, [USING {string formula};] {formula list} writes the ASCII representation of the internal format on the formulas given on the file (file number). (Example: PRINT #1, 3) put a space, 3, space, carriage return on the output file. PRINT #1, 3) puts

ALTAIR Floppy Disk

IDS [*] file number:,
ISBUT string variable!
Reads the complete character string up to a carriage return, into the string specified. LIMI INDUT without a file number may be used to read a string from the user terminal.

GET [*] file number], trecord number} Performs a random read of the nth record of the file into the random file interest associated with (file number).

Full [*] (file number), {record number}
Performs a random write of the random buffer associated with {file number} to the nth record in {file number}.

FIELD [*] 'file number), (numeric formula) AS (string variable), [, (numeric formula) . . .]

Associates (numeric formula) bytes in the disk buffer with the [string variable) given. Subsequent CSETs and RSET may be used to place data in the random buffer, while a random read will automatically assign byte strings to string variables that have "FIELDed" into the buffer.

END and NEW both close all files.

LOAD [file name), {disk number}[,R]
The LOAD command loads a program file into memory from {disk number}.
The optional R at the end may be used to RUN the program after it is loaded. The old program and all variables are erased. LOAD can be given in a program.

SALE [program name], {disk number}
[,A[[line range]]]
The SAVE command saves the program on the {disk number}. The optional A can be used to \$\frac{34}{2}\text{e}\$ the program file in ASCII source format (using the optional line range). Otherwise, the program is saved in compressed image format, which requires less disk space and loads more quickly.

ALTAIR Floppy Disk

FUNCTIONS

MKI5 ((integer formula)) Returns a two hyte string containing the binary replinteger formula).	representation of the	
--	-----------------------	--

('double precision formulas') Returns an eight byte string containing the binary representation of the (double precision formulas).

({single precision formula})
Roturns a four byte string containing the binary representation of
the (single precision formula). MKSS

(istring formula)) Returns an integer value which is obtained from the first two bytes of istring formula: CVI

 $\{(string\ formula\})$ Returns a double precision value which is obtained from the first eight bytes of $(string\ formula)$. ÇVD

((string formula))
Returns a single precision value which is obtained from the first four bytes of (string formula). CVS

CVI, CVS, CVD file a "function call" error if the string argument is too short.

({disk number}) Returns the number of free sectors on (disk number). The disk must be mounted. DSKF

((file number))
Must be a sequential input file and returns a true (-1) if end of file is detected on (file number). False (0) otherwise. EOF

({file number}) Returns the current record number read or written on [file number]. For random files, gives the record that will be accessed if a GET or PUT without a record $\mathfrak f$ is used. LOC

(itile number)] Must be a random access file and returns the last record number written on the random file (file number). Always # 5 MOD 8.

altair disk specifications

Rotational 360 rpm (166.7ms/rev)

Track to track, 10 ms Head settle, 20 ms Head load, 40 ms Average time to read or write, 400 ms Worst case, 1 sec

Over 10,000 hours of head to disk contact Head Life

Over 1 million passes/track Disk Life

Data Transfer Rate

250K bits/sec

Power Consumption 117VAC 110W

Hard sectored, 32 sectors her track + index, Dysam 101 flompy disk, 77 tracks/diskette Diskette



COMPUTER NOTES/OCTOBER-1975

PROM Memory Card

1. The 88-PMC PROM memory card provides up to 2K bytes of non-volatile memory for boot loaders and other programs that must be retained if power to the computer is interrupted. The card uses either 1702 or 1702A PROMs which contain 256 8-bit bytes. These PROMs are electrically programmable and erasable (using ultra-violet light) so they can be reprogrammed if necessary. The non-erasable versions (1502 and 1602A) can also be used in the card.

(1802 and 1802A) can also be used in the card.

2. The card has a power down option consisting of four drivers that switch the PROMs on and off in pairs to reduce current drain. In the "off" state the PROMs draw about 15% to 20% of the current required in the "on" state. Except for some overlap in switching, only two of the PROMs can be in the "on" state at a time.

PROMS can be at the state of time.

3. There are provisions on the card for patching the number of wait states from 0 to 3 in order to accommodate different speed devices.



COMPLITER NOTES/MAY-1976

Product Review MITS 4K STATIC MEMORY

By Tom Jurston

Reports from our customers indicate the work we put into the design of the 88-4!KS was well worth the effort.

The features that make the 88-4MCS outstanding are:

- Solder mask on the soldered side of the PC Board. This helps prevent solder shorts during assembly.
- Din Switch for address selection. (No address jumpers.)
- Sockets for all logic and memory I.C.s.
- A manual that includes a complete theory of operation and troubleshooting section.

The 88-4MCS has received very favorable comments on its reliability and trouble-free operation. It functions equally well with dynamic memory and our new 16K static memory (88-16MCS).

Other specifications include:

Access Time - 450 ns worst case (300 ns typical)

Power Requirement - +AV unregulated at 1.2A, max.

Memory Array - 4 each 1K x 8 bits (32 ea. 2102 A-4)







from MITS repair dept.

by Jay Miller and Dave Silva

I. TROUBLESHOOTING 4K DYNAMIC BOARDS

A. Addressing

A one-to-one relationship exists between the slope of the address straps (I2, I3, I4, I5) and the switches (Al2, Al3, Al4, Al5). With the address switch up, the strap must have positive slope from I to A to enable the board. All straps are at Vcc with the board enabled, and J8 must go low. THE BOARD IS NOW ENABLED.

Within the domain of the board, there are 4026 bytes (locations) addressed by the sattones to the right of Al2,15,14,15. Twelve pins about the 4060s follow knees A0 through All switches with respect to the examine switch. The pin configuration for the 4060 is given below:

Source	Signal	Signal	Source
Zener D2	Vob →{1	22) — Gnd	Buss 50,100
Q9	A9 - (2	21) - A8	Q3
Q13	A10 - (3	20)— A7	Q 5
Q11	A11 - (4	19) — A6	Q7
J8	<u>cs</u>	18) Vdd	7812 reg +12v
R or Z	DIN → (6 %	17) - CD	+12v pulse via Q1, Z
To latch	<u>DOUT</u> → (7 →	16)- (not used)	
P7 or 09	A0 →(8	15)— A5	P9 or O3
P\$ or 011	A1 - (9	14) - A4	P11 or 05
P3 or 013	A2 - (10	13) – A3	P13 or 07
7805	Vcc -(11	12) – WE	A4

With the appropriate switch raised, the levels at the address pins (above) rise to switched Vcc. A small square imposed on this DC level on the 2, 3, 4 and 19, 20, 21 pins is due to the driver Q being tri-stated by Il3--a function of refresh. Going behind the lines from 0 are the counters, E and F.

Counters ϵ and ϵ are a function of refresh. Chip 0 is referred to as the artificial address driver.

B. Protect/Unprotect

The is the protect flop. $T_b \cdot \overline{Q}$ is used to control the LED on the panel for protect. Pin 9, if low, allows the $\overline{\text{ME}}$ at the 4060 to fall during a write. You may verify this by chips M and A. T is set to protect with a high from M1. A .luF cap is placed across pin 5 to ground of Tb to prevent noise transients from clocking T. Jumpers 13 and 14 should be checked. Pin 10 should no longer be common with pin 4 (Vcc) but rather with pin 11 (gnd).

C. Deposit Switches to 4060s

In this discussion, it is assumed that refresh is working properly. In the Dep mode we may assign a 4060 to each address switch on the right half of the front panel. Pin 6 is the data input to the chip. If a zero is deposited into the chip in question, active high pulses are observed (pulse width approximately .6 millisec wide). Depositing a 1 presents no spikes. The data lines are inverted between the buss and the RAMs since the RAMs invert the data internally.

from MITS repair dept.

Bith Al active, the following forms at pin " $(\overline{\rm DOU})$ may be seen with the cope at 20 usec/div and at TH, levels:



A feature of the $\overline{\text{ME}}$ remains obscure in the stop state. The following program running will smoke it out:

0	333	Input sense switches
1	377	•
2	062	Store at location 100
3	100	
4	000	
5	303	Loop
6	000	•
7	000	


While running the unit you should see the $\overline{\text{WE}}$ line pulse low. If the line is shorted to Vcc, no pulses appear.

D. Refresh

Refresh requires reading the memory locations over short time intervals as well as providing an external write and read to the system. The READY, SYNC, #1 and #2 serve to synchronize the refresh and read systems. The sync passes through A and should be pulsing only while the machine is running. K3 has negative-going spikes about 52 usec apart and should not have a square wave(due to a faulty G). In static reset state M11 is low and M12 is high due to the initial status of the 8080. On the other side of the Read/Write flop (Hb) check pin 11 of N for a strobe every 32 usec. This pulse is used to load the latch with the data available at pin 7 of the 4060s.

Chip Enable is provided by Q1 (12v level) and is strobed through L from H. The rise and fall time for this level must be minimal, hence the transistor is used. If not, usually Z is at fault (see drawing below). As the board is addressed two pulses appear at Z2 and the second disappears as other 4Ks are addressed. CE must be related to 812 as shown to insure that the addresses are stable before enabling the chips.

If the board is to be used with a Disk, any caps at C3, C4, C5 or the delay between Rend/Write and the Latch must not have diamonds on them as the tolerance isn't tight enough. Also R5 and R6 are to be changed to ISK and 30K respectively. These changes should produce the forms below. If not, R5 may have to be reduced further to 13K. In essence, we must catch the \$2 that has been getting away to leave the wait state and keep up with the Disk.



from MITS repair dept.

II. DISK PRECAUTIONS-Protecting Floppies Protecting the Disk Drive

The following "Disk Precautions" will help prevent unnecessary abuse of the floppies or the disk system itself.

The floppies are very susceptable to magnetic fields. Keep them away from flourescent lamps, transformers and soldering irons. Store the floppies free from dust to protect the surface and save on head wear. Marking the floppies should be mandatory.

The draw should be shipped only with the safety board or strap provided. While the board or strap is installed, the door should be fixed shut. Attempting to open the door with the board in the drive will damage it.

Consider the following program:

o	333	Input sense	switches
1	377	•	
2	323	Out to Disk	enable channel
3	010		
4	30.3	Loop	
5	000	•	
4	000		

By raising A8 to $\lambda 11$ we should be addressing another Disk on the Daisy and as a result Disk 0 should be disabled. We may also simulate an open door by raising $\lambda 15$, which will also disable Disk 0.

Suppose that Disk 0 is enabled and we wish to mechanically operate the head and track movement (a scratch floppy is advised until the operator is familiar with the Disk). Change byte 3 of the program from 10 to 11. We will now output to the control channel. Toggling A8 will move the head in toward the center (to track 77). Likewise toggling A9 will move it out. A10 up will load the head and All up will unload it.

To protect the floppy, the head should be unloaded and the Disk disabled before opening the door. This is done in BASIC by an OUT 8,255. Now the Disk may be changed quite safely. Remember that BASIC deals in decimal, unless the Q option (octal notation) is used. Using the WAIT command to read status from the Disk is straightforward. Reading and Writing data with the Disk in machine code is more complex due to the sector bookkeeping.

A reminder: the Disk is composed of 77 tracks of 4K per track and rotates at 360 rpm. There are 32 sectors per track and 128 free bytes per

III. DIŞK ERRATUM

On Disk board #1 there is a track missing that allows unused inputs of the logic to float instead of being tied to $V_{\rm HB}$. It could possibly affect the sector circuit if noise were picked up by this line. To remedy the problem, connect the top end of R16 ($V_{\rm HB}$) to pin 7 of IC F2. This is easily done on the bottom (solder side) of the PC board, since a track from F2-7 passes right next to the pad for R16.

New Products

680-b-BSM 16k Static Memory Card

One of the big hits at the 1976 National Computer Conference was the MITS Altair 080b computer with 33K of memory running MITS Altair 680 BASIC. The memory board that made this possible is the 680b-85M 16K Static Memory Card. Two 680b-85M cards were used, providing 32K and the internal 1K of memory provided the additional 1K.

Included with the 680b-BSM and the 680b computer is a free copy of MITS Altair 680 BASIC, Assembler and Text Editor on paper tape. Altair 680 BASIC is virtually identical to the Altair 8800 8K BASIC and operates in about 7K of memory.

The 680b-85M 16K Static Memory Card has many outstanding features, one of which is its extremely modest power consumption of S watts or 38 micro watts per bit. This allows operation of two 16K cards without adding a second power transformer. A DIP switch is used for address selection and test points have been installed at important signal outputs for ease of checkout and troubleshooting. Ferrite beads are used on all common supply lines for noise isolation.

For the kit builder, the use of an epoxy solder mask on areas not to be soldered increases ease of assembly, as well as sockets for all ICs, providing easy installation and removal of ICs. All of these features, plus a well-documented manual with step-by-step assembly instructions and detailed theory and troubleshooting sections, make the 680b-85M the ideal addition to the MITS 680b computer. The care and effort we have put into the 680b-85M will be appreciated by hobbyists and professional computer users alike.

If you are ordering the 680b-8SM card and it is your first additional card for the 680b, you will need to order the 680-MB Expander Card. The 680-MB holds up to three cards and includes a 100-pin connector for plugging in to the 680b Main Board.

Also, if you intend to add three cards to your 680b, you will need to install a second power transformer to the 680b back panel in the holes provided.

680b-BSM SPECIFICATIONS

RAM Access Time RAM Cycle Time +16v current -16v current +9v current	400ns 130ma 110ma	maximum minimum maximum maximum maximum
--	-------------------------	---

Altair 680 BASIC, Assembler, Text Editor

Price

Free with purchase of Altair 680b and 680b-BSM



COMPUTER NOTES/JULY-1976

DISK HARDWARE NOTES

By Tom Durston

If you are having difficulties with your 65-9CoO hardware, follow these guidelines for servicing:

A. Controller doords:

- On Controller Board #1 be sure the bus strins are soldered on both the ton and hottom of the P.C. Board. Do not apply pressure to bus strins after installation.
- On Controller Roard #1 immer the ton end of 216 (1988) to the track from ain 7 of IC F2 (on back of card). This ties floating imputs of sector logic high to prevent noise pickup.
- On Controller Board #1 check the track from Pin 9 of IC fil where it rose through the board on the plated hole. Some P.C. Cards had shorts to the adjacent track on the back of the card.
- On Controller Joard #1 check jumper wires to be sure there are no shorts to bus strins (insulation on wires melted), and check jumper wires for correct wiring.
- On both Board 1 and 2 check Stab Connector for shorts on fingers. File at an angle along the length of the Stab Connector and the bevel edge of the card to remove any shorts.
- Be sure all interconnect cables are wired correctly and the pins are making good contact.
- Check one shot timing on both boards as follows, using the Disk Test Program that appeared in April '76 Computer Notes, pages 12 and 13.

a) Controller Board #1:

FUNCTION	IC and FIN *	POSITIVE PULSE WIDTH RANGE
Read Clock Mask	IC At Pin 13	0.7us to 1.2us
Read Data Mindow	IC AL Pin 5	2.6us to 2.9us
Sector Pulse Mask	IC L1 Pin 15	150us to 600us
Index Pulse Nindow	IC El Fin 5	3.3ms to 4.5ms
Read Clear	IC F1 Pin 13	130us to 150us
Index Pulse Verification	IC F1 Pin 5	3.3ms to 4.5ms
Sector True	IC F4 Pin 13	20us to 40us
Write Bata Enable	IC F4 Pin 5	250us to 300us

b) Controller Board #2:

FUNCTION	IC and PIN #	POSITIVE PULSE WIDTH RANGE
Repeat Step OK (Status)	IC Al Pin 13	0.4ms to 9.8ms
Step Inhibit 1 (Status)	IC Al Pin 5	9.5ms to 11.5ms
Head Settle	IC Bl Pin 13	55ms to 70ms
Step Inhibit 2 (Status)	IC Bl Pin S	17ms to 30ms
Trim Erase Start Delay	IC BZ Pin 13	180us to 225us
Trim Crase and Delay	IC B2 Pin S	420us to 520us
Disk Enable Timer	IC BS Pin 13	1.5us to 4.5us
Disk Power Disable	IC B5 Pin S	1.5us to 4.5us

Disk Hardware Notes

- c) If the measured time constants are not within the specified tolerance, vary the resistor value for the one shot affected.
- d) We have had difficulty using National 74123 ICs for B3 on Board #2. Replace with Signetics or TI ICs if you suspect problems.
- If you are using 4% Dynamic cards, be sure they are using only one wait state. See May '76 Cornuter Notes, pages 2 and 10.
- Check the Powe: Supply to be sure the negative peaks of the *SV unregulated do not go below *7V.

B. Disk Drive Chassis:

- On the Buffer Card the most common difficulty is incorrect wiring or incorrectly installed ICs.
- On the Power Supply Board be sure X1 and X3 are properly installed as indicated on the errata sheet.
- If you suspect difficulty with the Disk Drive, DO NOT attempt to service it. Any work done on the Pertec FD-400 will void the warranty. Typical service charges for customer damaged FD-400's are \$100.00.
- Do not plug the F0-400 connector in backwards. Se sure to install the polarizing key as the instructions indicate. Plugging in the connector backwards will destroy 5-10 ICs and will cost at least \$100.00 for repair.
- If you must ship the Pertec FD-400 or complete Disk Drive unit, reinstall the Disk door block or strap. Any damage to the mechanism as a result of incorrect shipping typically costs the customer \$100.00 in repair charges.
- Our dealers now have Pertec FD-400 service manuals. If you suspect difficulty with the FD-400, contact your nearest dealer for his advice and service.
- 7. If you can't remedy the difficulty, don't try to save postage by just returning the FD-400 alone. Please return your complete 88-DCDD including Cables, Controller Boards, and Drive Chassis. This will allow us to check your system out completely and save you time, money, and hassle.



COMPUTER NOTES/SEPTEMBER-1975

Using the YLCT

The VLCT is a very useful octal 1/0 device. It consists of a 10-key keyboard (0-7, Ready, and Clear), an eight LSD input register display and a three digit octal output display. The VLCT interfaces to the Altair through the 38-PLO using TTL logic levels. Data is entered into the Altair by use of a short input program, such as the one listed below.

VLCT INPUT PROGRAM

Stores data in memory starting at address specified by LXI instruction (must be different from input program.)

	0	041	LXI	Load H & L with starting address
	1	XXX		Least significant address byte
	2	XXX		Most significant address byte
IS	F: 3	333	IN	
	4	000		
	5	346	ANI	Test for input latch loaded
	6	002		(after 3 keystrokea)
	7	312	JZ	
	10	003		
	1	030		Jump to IST
	2	333	IN	
	3	001		
	4	167	MOV	(Mem H.L) + (A)
CS	T: 5	333	IN	,-
	5	000		
	7	346	ANI	Test for Ready key
	20	001		pressed
	1	312	JZ	·
	2	015		Jump to OST
	3	000		
	4	176	MOV	(A) + (Mem H,L)
	5	323	OUT	п,ь
	6	001		
	7	043	INX	(H,L) + 1
	30	303	JMP	
	1	003		Jump to IST
	2	000		*

NOTE: For 88-PIO address 0&1

After 3 keystrokes on the VLCT, data is automatically transferred to the input latch, where software stores it in memory. Pressing the Ready key causes the software to echo back the data to the octal displey on the VLCT.

By changing the test byte after the first "ANI" you can use the Ready key to trigger storage of data to prevent automatic entry of an incorrect.code.

This program stores octal data sequentially in memory starting at the address specified by LXI. It should be used for writing machine language programs; and, for long programs, it is faster and easier than loading in through the front panel switches.



COMPUTER NOTES/JULY-1976

88-VLCT

88-VLCT READY KEY MOD

PROBLEM: Pressing "READY" key should cause one strobe pulse to PIO board "580" line, causing computer to output data to octal display. Noise from keyswitch bounce causes multiple pulses on "580" line, causing next byte entered to be echoed without pressing READY. PROBLEM:

SOLUTION: Change R32 from 10K to 10meg. R32 is across C5, the .01 pulse timing capacitor for the READY key. In-creasing R32 to 10meg makes discharge time for C6 greater than 10ms, pre-venting keyswitch bounce.

NOTE: NOTE: READY key schematic is incorrect: R33, 1000, shown going to Vcc is actually connected to ground. R31, W70, shown going to ground, actually goes to Vcc.

10meg -- MITS part number 102079



COMPUTER NOTES/OCTOBER-1975

ENGINEERING NOTE:

ENGINEERING NOTE:

For proper operation of a Teletype with the 88-SIOC interface
board, the Teletype must be internally wired for 20mA, full duplex operation. MITS is currently selling
Teletype model \$3320-3JE. Instructions for changing to 20mA, full
duplex operation may be found in the
wiring diagram \$3336W0-82A supplied
with the Teletype (this model comes
from the factory wired for 60mA, half
duplex). Also, be sure that R10 on
the 88-SIOC is 220 ohm, not 390 ohm.
This resistor determines the 20mA
loop current operating the printer
part of the Teletype.

USING SERIEL I/D BOCRDS

by Tom Durston

The MITS technical staff has been receiving many questions on the writing of software to handle the 88-SIO boards. Nost of the confusion has been due to a lack of explanation of the fundamental concept of the Altair I/O structure. We hope the following will help answer users' questions on 88-SIO coftware.

Imputting data from an external I/O device: The input instruction is a two byte (1 byte = 8 bits) instruction. The first byte (333g) is the code telling the CPU to input data from an external device (TTY, Comter, CRT terminal, etc.) and put it in the accumulator. The second byte (XXX) is the address of the I/O board connected to the desired external device. The address of the I/O board is determined by the user by seven hardwire jumpers (II - I7) on the I/O board. The list of addresses and jumpers is in the beack of the I/O board assembly manual. After execution of this two byte input instruction, the input data present at the I/O board is transferred to the accumulator in the CPU. There are 256 I/O addresses, 000g through 377g; the even numbered ones being used for status and control of the I/O board and the odd numbered ones being used for data transfer. This gives the user-a maximum possible number of 127 external I/O devices; the 128th I/O device is the sense switch input (address 377).

the sense switch input (address 377). To input valid received data from an 88-SIO board, the status channel information must be inputted and bit D# tested. For Rev 1 88-SIO boards, D# = # indicates that a new character has been received from an external device. When status bit D# has been found to equal #, then the data channel may be inputted. Status bit D# is reseat when an input to the data channel is done. From this point the user may do anything desired with the data. A typical input program using address 061 would look like this:

Outputting data to an external I/O device: The output instruction is a two byte instruction. The first byte (323) is the code talling the CPU to output the data in the accumulator to an external I/O device. The

second byte (XXX) is the address of the I/O board connected to the desired external device. When outputting to an 88-5IO board on the even numbered address line (control channel), the interrupt enable circuit may be enabled or disabled by bits DØ and DI (interrupt is explained later in this article). When outputting to an 88-SIO on the odd numbered address line, parallel data is transferred from the accumulator to the 88-SIO and is transmitted serially to the external device.

When outputting data to an external device, a test of status bit D7 (Rev 1 88-SIO board) must be done to see if the 88-SIO board is ready to transmit a character. When status bit D7 = Ø, indicating the transmitter buffer is empty, then data to be transmitted is placed in the accumulator and outputted to the 86-SIO board on its data channel. A typical output program using address 081 would look like this:

Byte	1	000	333	IN	Input
Byte		1		249	
DÀ LE	4	_	000		Status Channel
		2	007	RLC	Test D7, rotate Acc left
Byte	1	3	332	JC	Jump if carry (D7 = 1)
	2	4	000		
	3	5	000		
Byte	1	6	333	IN	Input
	2	7	377		from sense switches
Byte	1	10	323	OUT	Output
	2	11	001		Data Channel
Byte	1	12	303	JMP	Jump to beginning
	2	13	000		
	3	14	000		

This program continuously transmits data from the sense switches to the external device.

```
Byte 1
              000
                          333
                                      IN
                                                    Input
                                                   Stat address
Test D#, rotate Acc right
Jump if carry (D# * 1)
                          000
017
                                      RRC
                          000
                          000
333
001
062
040
000
303
000
                                                   Input
Data address
Store char in memory loc 000 040
                                      IN
                                     STA
Byt:
                                      JMP
                                                   Jump to beginning
```

Si/D CONT...

or, after tradition the input or rose and output output or rose and output or rose as we up a construction to that a distribution to the Altain will be immediately received back.

37te	,	500	333	I;I	Input	Byte	ı	000	C61	LXI SP	Set stack pointer
Byce	2		000	111	Status Channel	*,	2	1	260		to 000 200
	*	1		PRO	Potate acc right		3	2	060		
		٤	917				,	3	373	ΞI	Enable interrupts
syte	ì	3	332	.10	Juma îf Ç# = 1	2		4	975	ivi	Move 001 into
	2	+	.51		(no data)	âyte		5	651		accumulator
	3	ç	010				2			2017	
Syte	1	6	333	231	Ințut	Byte		6	323	CUT	Output to I/O
•	2	7	001		Data Channel		2	7	000		board control channel
Byte	1	10	062	STA	Store deta	Byte	1	10	303	JMP	Jump to self and
-,	2	11	040				2	11	010		wait for interrupt
	3	12	000				3	12	000		
Byte	1	13	333	IN	Input						
-,	2	14	000		Status Channel	Byte	1	070	333	IN	Input from
	-	15	907	RLC	Rotate acc left	-	2	71	001		Data Channel
Byte	1	16	332	JC	Jump if D7 = 1	Byte	ī	72	062	STA	Store data in
5) . 6		17	013	• •	(transmit busy)	-,	2	73	040		loc 000 040
	2	20	200		(cranomic basy)		3	74	000		
	÷		272	LDA	. Load acc with		٠	75	373	EI	Enable interrupts
∄yte	•	21		LDA				76	311	RET	Return to "jump to
	2	22	040		stored data			70	SIL	141	self"
	3	23	000								2611
dyte	1	24	323	OUT	Sutput						
	2	25	100		Data Channel						
Byte	1	26	303	JMP	Jump back to						
	2	27	000		beginning						-

Interrupt: Using the Interrupt feature of the CPU allows the Altair to be performing a task other than unitoring the I/O ports for data ransiers. To use the interrupt feature, the stack address should be specified, interrupts enabled in the CPU, interrupts enabled in the CPU, interrupts mabled in the I/O board, and a subroutine written at the proper location to handle the I/O of data. Using single level interrupt (vectored interrupt hardware will be available by the end of the year), all interrupts will cause the CPU to jump to location 070 where the I/O subroutine should be located. Single level interrupt is utilized by connecting the desired interrupt mode pad ("IN", "OOT", "BH") to the "INT" pad on the 88-510 board. A short input program that uses single level interrupt would look like this (for I/O board address 051):

Interfacing the 88-016 with the external device: First you must determine what interface your terminal requires. The three standard types available from MITO are EIA-E0222 (88-510A), TTY - 20MA loop (88-510C), and TTL logic (88-510B).

The EIA-RS232 interface on the 88-SIOA board offers only transmitted data, received data, and signal ground (circuits BA, BB and AB). If your external device requires other signals, they will have to be strapped to the proper DC voltages for proper operation. EIA interface levels are: Logic 3: +5 to +25 volts.

The TTY - 20mA loop interface is used for Teletypes or I/O devices unilizing that interface level. The 88-SIOC levels are: Logic 6--open circuit, no current flow; Logic 1--closed circuit, 20mA current.

The TTL logic interface uses 7400 type logic levels. The interface level for the 88-SIO8 are: Logic 9: +.4 volts, Logic 1: +2.2 volts.

Selecting the correct baud mate for your 1/0 device will depend on its requirements. For instance Teletypes operate at 110 baud only, the Comter operates at 110 or 300 baud, most CET terminals operate between 110 baud and 9500 baud. (Baud = bits per second)

For Teletype, use 110 buad, 2 stop bits, and 8 data bits. For baud rates of 300 and up, use one stop bit and 8 data bits. Mote that above 2400 baud the output pulse of IC "0" must be between 2.0 and 2.5 microseconds for correct operation. Varying R25 (7.5K) will obtain proper timing.

If you wish to check parity, use 7 data bits and either odd or even parity, depending on your requirements.

Selecting the address of the I/O board is up to the user with the following exceptions (used in the BASIC language software):

Address 0/1 -- I/O terminal (88-SIO)

2/3 -- Line Printer

4/5 -- Alternate terminal

6/7 -- ACR

10/11/12 -- Altair Disk

375 -- VI, RTC

377 -- Sense Switch

20,21 - 2SIO I/O Term.

COMPUTER NOTES/OCTOBER-1975



88-2510 Interface

The 88-2SIO Interface board can The 88-2510 Interface board car be ordered with one port for just \$115 in kir form and \$144 assembled. The additional port is \$28 for kir and \$35 assembled. Each port pro-vides the following features:

- 1) 5 signal/control lines

 - a) transmit data
 b) receive data
 c) data carrier detect
 - d) clear to send
 - e) request to send

This allows for maximum utilization of some of the more sophistica-ted terminals on the market.

- 2) All signal/control lines are 2) All signal/control lines are user-selectable for f12 volt levels (RS-232), TTL levels (O-5 volts), or 20 milliamp current loop (Teletype).
- 3) Software programmable for 9 or 10 bit transmission a) 7 data bits + parity bit (odd, even or none) + 1 or 2 stop bits b) 8 data bits + 1 or 2 stop
 - bits
 - c) 8 data bits + 1 stop bit + parity bit (odd or even)

 - 4) Full 8 bit status registera) received data availableb) transmitter buffer empty

 - c) carrier detect d) clear to send

 - e) framing error f) received data overflow

 - g) parity error h) interrupt request

Allows for greater control and handshaking ability.

- 5) Transmit and receive interrupts -- disable/enable under software.
- 6) On-board, crystal-controlled clock for any of eight baud rates (with a single jumper): 110, 150, 300, 1200, 1800, 2400, 4800, 9600.
- Programmable counter can provide other band rates of 37.5, 75 and 600.


The 88-2SIO with 2 ports can interface 2 serial I/O devices, each running at a different band rate and each using a different electrical interconnect. That is, the 2 ports can be operating entirely indepencan be cherarum enrivery indepen-dentity of each other (such as an 2S-232 CET terminal running at 9500 haud and a 20 milliamp Telegype run-ning at 110 haud). Five volt power consumption is typically 520 milliamps.

88-4PIO Interface

The 88-4PIO Interface board can be ordered with a single port for just \$86 in kir form and \$112 assem-bled. Three additional ports are \$30 each in kir form and \$39 each assembled. Each port provides the following:

- 1) Sixteen data lines
- Sixteen data lines
 a) Each line can be initialized as an input or output
 so that a single port can
 interface a terminal (8
 lines in-8 lines out) or
 2 input dewices (such as, paper tape reader and keyboard) or 2 output de-vices (paper tape punch and printer) or any comb-ination for custom appli-cations.
- b) All data lines are fully TTL compatible and in addition, 8 of the 16 lines can directly drive the base of a transistor switch (1.5v @ 1 milliamp).
- Four controllable interrupt lines
 a) Enabled/disabled under

 - software control.
 b) Two lines can act as outputs for ready/busy handshake.
- 3) Two control/status registers--Contains a status bit for each of the four interrupt lines.
- 4) Removable flat cable connection from board to back panel.



SIMPLIFIED BLOCK DIAGRAM (1 port)

Assuming the board is addressed at location \$, register selection for port # is:

Port 1 would be addresses 4,5,5,7 Port 2 would be address 8,9,10,11 Port 3 would be addresses 12,13,14,15

l	Section A -	control
,	Section A - 6	data
!	Section B - 6	control
i	Section B - c	lata

REGISTER

An 88-4PIO with 4 ports has 64 data lines (each group of 8 individually selectable) and consumes 500 milliamps at 5 volts - typical.




COMPUTER NOTES - NOVEMBER/DECEMBER-1975

...more notes on ACR

Tape Recorder Motor Control

Another request for the 88-ACP has been for stact/star notor control for first notor representations of the subministure choice for merged "SEMINIS" at classe way to lo this is to utilize an unused filterior termity forested for the interrunt function on the 69-TTB Beard. Tince the interrunt direction is usually not used in the 88-ACP mode, it is contible to connect the output of one of the file-fines to an unused driver of an STGT, using it as a relay driver.

The circuit shown below uses control channel bit 18 to turn the motor on and off. Consult page 3 of the 38-0105 manual and the 88-0103 schematic for detailed information on this circuit.



The other half of IC B may be used for another control function in the same manner. IC U has 3 other spare drivers that may be used.

We suggest the relay be mounted externally to prevent recorder supply voltages from interfering with the Altair 8800.

For the machine language Read/Write programs, adding the following instructions will allow use of the start/stop feature.

To turn the motor circuit on, place these instructions before the beginning of the Write and Read programs.

Location	Octal Códe	Mnemonic/Description
016,374 375	076	MVI move immediate to accum. Turn on motor
376 377	323 005	Output data from accum, Control channel

NOTE: For Write program, single step through these 4 instructions, wait appropriate time (5-15 seconds), then hit RUN.

To turn the motor off, place these instructions before the jump to self loop at "END," Also change data in location 017,376 to 371.

Location	Octal Code	Mnemonic/Description
017,371	076	MVI
372	000	turn motor off
373	323	Output
374	005	Control channel

NOTE: The flip-flops Ba and Bb do not have power on clear. It may be necessary to single step the motor off circuit to clear these flip-flops.

For use with Altair 8K BASIC, use: OUT 6,1 - to turn motor on CLOAD or CSAVE OUT 6,0 - to turn motor off

Keep in mind that if writing, you must turn the motor on 5--15 seconds before outputting data.

COMPUTER NOTES/JANUARY-1976

DAZZLER leatured in POP TRONICS

A new Attaic-compatible interface, the TV DAZZLDP from Cromence, is being featured in the February 1976 issue of Popular Electronics. Providing an interface between the computer and a TV set, the DAZZLER can be "used to generate action games, enimated displays, educational learning drills, graphs, even light shows-all in full color." Considering its versatility and wide variety of applications, the TV DAZZLER represents a unique and affordable concept in computer peripherals.

The basic kit costs \$195 and is designed to plug directly into the Altair 8800 using direct memory access (DMA). There are two PC boards, each taking up one slot on the Altair bus. Board \$1 outputs a conventional NTSC (National Television Standards Committee) color video signal, and board \$2 communicates with the computer via a high speed DMA controller.

"When writing programs for the DAZZLER, it is important to remember that the TV plcture is stored as a specially coded sequence in the computer memory. The DAZZLER simply interprets this code

to form the image."8 Communication between the computer and the DAZTLES uses two output ports (016 and 917) and an input port (016). Output port 016 turns the DAZTLER on and off and sets the starting address of the picture in the computer memory. The data output from port 017 determines the format of the picture as to normal resolution or 9% resolution, amount of memory to be used for the picture, black-and-white or color, and the color or intensity of each frame of the picture. Input port 016 uses one bit to indicate that the DAZZLER is enabled and one bit to indicate the end of a frame.

Interfacing and construction details are outlined in the PE article, along with a parts list, test program, and an octal listing for a DAZZLER Game of Life.

To notifin the adhematics, etching and drilling guide and commonent placement diagram free of charge, send a stamped (for 3 oz.), self-addressed 9" x 12" envelope to:

Cromemco

Cromemco
One First Street
Los Altos, CA 94022
Prices for the TV DAZZLER:
\$195-kit
\$215-kit with IC sockets
\$350-assembled and tested DAZZLER

*"Build the TV DAZZLER" by Terry
Walker, Roger Helen, Harry Garland,
and Ed Hall.
Popular Electronics,
feb., 1975.

NOTE: Static memory is required in the Altair 8800 when interfacing with the TV Dazzler.



COMPUTER NOTES/JANUARY-1974

SIOC REV O MOD


In house, the SIOC Pav 0 boards underwent two significant changes. One change, the more apparent of the two, concerns the location of the interface connections between the TTY and the board as well as the mature of the interface electronically. First the position of the pins between the computer and the TTY will be redefined to be more compatible to the Sev 1 cabling. The color code is arbitrary but provided in order that the client is aware of MITS standards.

Molex Conn on Board	Color		e & Female Pin Conn.	Term Lugs in TTY(ASR-33)
4 (3nD)	Black	:	2	6
5 (Tran)	Red		3	7
6 (Rev)	Green	:	4	3
7 (Rev)	Orange		5	4

It might also be noted that the SIOC board is capable of only functioning with full duplex transmission. That is, a White-Blue lead and a Brown-Yellow lead should be moved from term lugs 4 and 3 respectively to lug 5. Unless some major change has been made in the interface electronics the SIOC board will have difficulty in functioning with a 60mA current loop in the TTY. The desired 20MA loop can be obtained by 1) moving a Purple lead from lug 8 to lug 9. 2) Moving the left-most terminal on Ri (a 4 connection resistor located about 8" back from the line/local switch on the base plate) to the left-most terminal connection of RI (from the 3rd connection to the 4th connection).

The Rev 0 modified electronic interface and the Rev 1 interface appear below:

The second modification of the Rev O board (called hardware interrupt) is in the status provided to the data bus by the UART. The new board will pull DIO low on the DA high condition (input status) and will pull DI7 low on favorable output status. The logic follows.



Altair 8800 Interfaces ALTAIR GOULD INTERFACE--THANKS TO PROFESSION LERNETH B. WIBERG OF YALL UNIVERSITY

Altair 8800 Interfaces

One of a kind interfaces are One of a kind interfaces are most conveniently made by wire wrapping, and wire wrapping tools are available at a reasonable price. Most wire-wrap boards are made by inserting wire-wrap IC sockets into a suitable board and making connections on the reverse side. This is inconvenient for two reasons. First, each module will then take two locations on the Altair mother board. Second, it is much easier to wire wrap on the front side of the board (where the IC's can be seen) than on the reverse.

The MITS prototype board can be converted into a wire-wrap board by soldering IC sockets into the places provided, and inserting Vector T-44 mini-wrap terminals from the back side into the holes connecting with the socket pins. The terminals should be soldered from the reverse side. These terminals just fit into the holes provided. Up to 16 sixteen-pin plus 4 fourteen-pin sockets may be placed on the board.


For those who construct I/O boards, an interface which will display the contents of the accumulator is convenient. Such an interface is shown in Fig. 1. The address 377 is decoded by the 74130, and the output is ANDED with SOUT and PWR by the 74110. The strobe signal is inverted by a 7404 (which will drive the 7474's) and is used to latch the data on the bus in the 7475 latches. Their output are decoded by the 7447's and displayed by including 0112 327.

OUT 377

in a program.

in a program.

In some of our applications, we wish to read data from BCD coded switches. Since the #980 allows a large number of I/O addresses, it is convenient to read the contents of each switch using a unique address. As shown in Fig. 2, this can easily be done using a 74L30 to decode the four more significant address bits along with SIMP, and two 74L10 gates to AND A3 (or A3) with the output of the 74L30 and PDBIN and select one of two 74L42. The 74L42's decode the three least significant address bits when enabled, giving eight possible strobe pulses from each. A given strobe pulse (negative going) is used to enable



-continued

Vector Interrupt and Real Time Clock

Annette Milford

Two new MITS products, the 98-Vector Interrupt (88-VI) and the optional 88-Real Time Clock (88-RTC) are now being shipped to customers. Although both of these peripherals have been designed on the same printed circuit board, the Vector interrupt may be ourchased without here all Time Clock. The 8800 can be hardwire connected for a maximum of one interrupt system. This means, of course, that it is not possible to whre an I/O board for single level interrupt and connect the 88-VI for multi-level interrupt.

VECTOR INTERRUPT

As an independent board, the 88-VI has been designed to increase the efficiency of your system. It is useful in real time applications, when it is necessary to service I/O devices on a priority basis. Specifically, the VI provides the 8800 with the capability to interrunt activity, it at the Restart (RST) instruction and to allow only the highest active priority of eight levels to internet the 8800. A system which invides the Floppy Disk, a teletype, time printer and an 88-VI, for comple, should service the Floppy Disk before any other device. Placing the Floppy Disk at the highest priority on the 88-VI then, insures that the software necessary to process data is available to the ALTAIR 8800 as soon as possible.

The ENABLE INTERRUPT instruction of the 8800 permits the 88-VI to interrupt. After each interrupt from the 88-VI is completed, ENABLE INTERRUPT is activated again, thereby reactivating the 8800's internal interrupt. The RST instruction translates in octal code to 3A7; and "A" translates into a 3 bit code which represents one of the eight priority locations: 0, 10, 20, 30, 40, 50, 60, or 70 (cottal). Restart instructions, then, are RST 0 = 307, RST 10 = 317, RST 20 = 327, etc., (octal).

The interrunt service routine for level 2 would appear as follows:

CTAL	LOCATION	INSTRUCTION
	20	PUSH B
	21	PUSH D
	22	PUSH H
	23	PUSH PSW
	24	JMP LEV2

NOTE: As soon as the interrupt RST instruction is executed, interrupts are automatically disabled.

A software device called the interrunt service handler, supervises eight interrupt service routines, thereby enabling the interruption of a lower interrupt routine by a higher one and elso insuring that each lower routine is returned to and fully executed.

The RST instruction saves the current program counter in the stack, then branches to the appropriate location (0, RST 0; 10, RST 1; 20, RST 2; 30, RST 3; 40, RST 4; 50, RST 5; 60, RST 6; 70, RST 7). The correct interrupt service routine saves all CPU registers on the stack, then, if required, jumns out of the RST location to complete the rest of the program.

LEV2	LDA	CURLEY	GET LEVEL INTERRUPTED
	PUSH	PSW	; SAVE OLD LEVEL ON STACK
	MVI	A,15Q	;SET CURRENT LEVEL
	STA	CURLEV	
	ORI	300-7	OR IN BITS REQUIRED BY VI BOARD OR 330Q SHOULD BE SUBSTITUTED FIF THE RTC IS HONKED TO THIS LEVEL
	OUT	376Q	
	EI		
	:		;DEVICE SERVICE ROUTINE ;GOES HERE
	ĎI.		
	POP	PSW	; POP OLD INTERRUPT LEVEL
	STA	CURLEV	RESTORE CURLEY
OFF:	ORI	300Q	"OR" IN BITS FOR VI
воти:	OUT	376Q	;TELL VI BOARD WHAT LEVELS TO ACCEPT
	POP	PSW	;RESTORE ALL REGISTERS
•	POP	II	
	POP	מ	
	POP	В	
	GI		: ENABLE THE INTERRUPTS
	RET		RETURN FROM INTERRUPT

VLCT

DATA READY IN goes high only for the time constant determined by the One slot in the VLCT Receiver. As long as RESET - (BUSY) is high, the sequence generator of the VLCT send section will not count. The result is that after entering three key strokes, the READY OUT goes low signaling the 4-PIØ that DATA is ready. Your software should send the received data back to the VLCT for verification. No new data will be transmitted till the VLCT receives data back. (See "Using the VLCT", Computer Notes, Vol. 1, Issue 5.)

%. We used the same initialization program contained in the 4-PIØ manual with the following changes.

Loc. 15 005 Disables CA2, sets CA1 low active, and enables it (bit 7 becomes our DATA READY flag).

Loc. 21 055 Same as in manual except CB2 set when next "B" pulse goes high instead of when CB1 is active.

4. Our test program is as follows:

Loc.	Octal	Mneumonic	
n	333	INPUT	Read A Control Register
1	020	address	
2	346	ANI	Mask for bit 7 (data ready flag)
3	200	data.	
4	312	JZ	Test and loop if (Loc. 0) not present
5	xxx	<b2></b2>	
6	XXX	⟨b3⟩	
7	333	INPUT	Input data
10	021	address	*
11	323	OUTPUT	Output data
12	023	address	•
13	303	JMP	
14	xxx	(b2)	(1 0)
15	xxx	〈b3〉	(Loc. 0)

When this program is run, the following should happen: after you enter 3 keystrokes, the octal number should appear at the DATA IN display on the VLCT and should remain until you enter another 3 keystrokes.

If that works, you are all set. Talk to your computer!



Using the YLCT with 4P10

In answer to questions about use of the VLCT with the 4-PIB, we have made the following hookup and tested it.

GENERAL PROCEDURE:

First: Decide what section of
the 4-PIB port you will use for the
various signals necessary.

Second: Make an interface
cable (25 pin male to 25 pin female)
to connect the 4-PIB to the proper.

Lines on the VLCT (or if you haven't
wired your VLCT you can wire its
connector and eliminate the extra
cable.)

Third: Initialize the nort

cable.)
Third: Initialize the port so it is ready to send and receive on the proper sections.
Fourth: Design and rum a test program to check steps 2 and 3.

HERE'S MIAT WE DID

1. We chose section A of the 4-PIØ for input data lines, and CAl as our flag for data ready at the input lines.

We chose section B for output data lines and CBl as our signal from the VLCT requesting new data. CB2 was chosen as the signal to the VLCT that new data was ready at its inputs.

2. We made an interface cable as shown in the following chart:

NOTE: If you haven't wired your VLCT, you may wire its connector the same as the 88-4PIØ connector and eliminate the interface cable.


broken to mack stat	75 2 GANG 3.		
88-4PIØ Signal Name	Connector Pin #	Connector Pin #	VLCT Signal Name
PA 0	4	5	DØ 0
PA 1	5	6	DØ 1
PA 2	14	7	DØ 2
PA 3	15	8	Døl 3
PA 4	16	1	p DØ 4
PA S	17	. 2	DØ 5
PA 6	18	3	Dø 6
PA 7	19	4	D# 7
CA 1	2	10	READY OUT
CA 2	3	not used	
PB 0	20	14	DI O
PB 1	21	15	DT 1
P9 2	22	16	DI 2
PB 3	23	17	DI 3
PB 4	25	21	DI 4
PB S	25	20	DI S
PB 6	10	19	DI 6
PB 7	11	18	DI 7
CB 1	12	23	READY KEY
CB 2	13	22	DATA READY IN
Ground	6	13	Ground
	-	۲,	RESET IN
		L 25	BUSY OUT

NOTE 2: We also tied Pin 9 to Pin 25 on the VLCT end of our cable to accomplish the following:

ALTAIR 8800 Interface

four 8T97 gates which are connected to the corresponding switch. Up to 16 BCD switch (16 integers) can be read in using this one interface.

Similarly, BCD data may be displayed using 7 segment units via the interface shown in Fig. 3. Here, the three 74120 gates perform the high order address decoding function, enabling one of the 74142 decoders. The throbe signals may be used to latch data into one of several Til 378 display units (or the corresponding combinations of latches, decoders and 7 segment displays). The data are buffered by 74134 and 7406 inverters in order to have sufficient drive to handle up to 16 Til 308's.



VI & RTC

During this program, the following occurs: The previous interrunt level (in CURLEY) is saved on the stack. The current interrunt level is output to the YI board in order to prohibit interrunts at level 2 or levels of any lesser priority (in this case, 3, 4, 5, 6, or 7) from interrupting. The current interrupt level is soved in CURLEY. Interrupts are then re-enabled to allow execution of higher priority interrupts. At this point, the appropriate device service routine should be executed. After the service routine is completed, interrupts are disabled. The previous interrupt level, saved in CURLEY is re-stored in CURLEY and output to the YI controller. The registers are then popped off of the stack, interrupts are reenabled, and the interrupt service routine returns.

The interrupt routine is the same for all interrupt levels, except for instruction V(MY). The following chart indicates the correct MVI instruction for each of the eight interrupt levels. Level 0 is the highest priority interrupt level, and level 7 is the lowest. Note also that instruction 5 requires that 350 be substituted for 300 if the RTC is hooked to this level, thereby allowing the RTC to interrupt when serviced.

Interrupt Level	RST Address	Instruction
0	0	MVI A,17Q
ı	10	MVI A, 16Q
2 .	20	MVI A,15Q
3	30	MVI A,140
4	40	MVI A,13Q
5	50	MVI A,12Q
6	60	MVI A,11Q
7	70	MVI A,10Q
	1	1

REAL TIME CLOCK

The Real Time Clock is designed for the computer system in which timing of events is critical. An interrupt is generated by the 88-RTC after a precise interval of time, thereby enabling software to time certain routines and even to generate the correct time, day, and year upon request. The 88-RIC provides the option of one of two sources, a derivative of the 2 merahertz clock or the lane frequency. Both sources offer respective advantages. The 1 merahertz clock should be used in systems that demand a fast RIC; it is selectable for time intervals down to every 100 microseconds. The line frequency (60 Hertz) on the other hand, is efficient in systems that depend upon accuracy over a long period of time. Power companies constantly adjust frequency, thus insuring a consistent source.

The table below shows the frequency and associated time interval for both sources at each of the four selectable divide rates: A JMP instruction must be put at location in, so that the incorrupt will cause a JMP to the machine language interrupt response routine. Correct branching is implemented by the following three BASIC communds:

POKE 56,195 POKE 57,187 POKE 58,31

 The following commands allow the USR function to turn on the clock and to enable interrupts. This changes the JMP FCERR in location 72 to a JMP INIT (see symbol table).

POKE 73,250 POKE 74,31

SOURCE	DIVIDE RATE	DIVIDE FREQUENCY (HZ)	TIME INTERVAL
Line Frequency (60 Hertz)	1	60	16.67 milli- seconds
	10	6	166.7 milli- seconds
	100	.6	1.67 seconds
	1000	.06	16.67 seconds
10,000 Hz (a derivative of the 2 MHz system clock)	,1	10,000	100 microseconds
	10	1,000	! millisecond
	100	100	10 milliseconds
	1000	10	100 milliseconds

Note that this time interval represents the frequency at which the 88-RTC will cause an interrupt. For example, if 1000 Hz is selected, the RTC will generate an interrupt every 1000th of a second or 1000 interrupts/second.

MITS has developed a machine language program for the 88-RTC, which keeps track of hours, minutes, seconds, and 60ths of seconds in four consecutive memory locations. This program uses 8% BASIC, a USR assembly language subroutine, and an interrupt response subroutine. The execute the program, strap the RTC for line frequency in + 1, and load the following program using Package 1 (assembler, editor, monitor). Note that Q represents octal.

After the program is loaded, BASIC must be loaded into the CPU. The "memory size" question in BASIC's initialization's dialog should be answered with 8122. All other initialization questions in BASIC should be answered as usual.

After initialization, certain modifications to BASIC must be made.

In order to set the time, make these commands. (Note: Set the time a few minutes shead to allow for the time necessary to type the commands):

POKE 8180, TIM (60ths of a second) POKE 8181, TIM (seconds) POKE 8182, TIM (minutes) POKE 8183, TIM (hours)

The above commands could also be part of a BASIC program which asked for the initial tie as HPPMSSJJ (hours, minutes, seconds and jiffies -- 1 jiffy = 1/60 second).

Program for RTC

```
176730
PSW
B
                                                                                   ; PROGRAM STARTS AT THIS MEMORY LOCATION ; STACK ALL REGISTERS TO BE USED
                       PUSII
PUSII
  START:
                       PUSH
LDA
                                                                                  PICK UP OLD LEVEL NUMBER
(SAVE IT ON THE STACK
(NEW LEVEL IS 10Q
(STORE THIS AS THE NEW CURRENT LEVEL
(OR IN BITS NEEDED TO RESET RTC AND VI BOARD
(OUTPUT LEVEL INFO TO VI BOARD
                                                  CURLEY
                      PUSH
INI
STA
ORI
OUT
EI
MVI
                                                 PSW
A,100
CURLEV
3300
254
                                                 B,3
H,NMB
A,M
M
59
                                                                                 GET ADDRESS OF 60TH'S OF SECONDS COUNTER
PICK UP COUNTER
INCREMENT COUNTER
INCREMENT COUNTER
CHECK IF COUNTER IS NOW = TO 60
IF < 60 ME ARE DONE
IF = 60 ZERO OUT COUNTER
POINT AT NEXT COUNTER
POINT AT NEXT COUNTER
IDECRMENT NUMBERS OF COUNTERS LEFT TO CHECK
ILOOP TILL 60TH'S, SECONDS, AND MINUTES ARE DONE
NOW CHECK HOURS COUNTER
                       LXI
MOV
INR
SBI
 LOOP:
                                                  OUTLP
M,A
H
B
                       JNZ
MOV
INX
DCR
JNZ
MOV
INR
                                                  LOOP
                                                 A,M
M
23
OUTLP
                     JNZ
JNZ
MOV
DI
                                                                                  ; MAKE SURE NOT MORE THAN 24 HOURS
                                                 M,A
 OUTLP:
                                                                                 ;POP OLD INTERRUPT LEVEL OFF STACK
;STORE AGAIN AS CURRENT LEVEL
;OR IN CONTROL BITS FOR VI
;OUTPUT CURRENT LEVEL TO VI BOARD
;RESTORE ALL REGISTERS USED
                     POP
STA
ORI
OUT
POP
POP
EI
RET
DS
DB
MVI
OUT
EI
                                                 PSW
                                                 CURLEV
300Q
                                                 254
H
B
                                                 PSW
                                                                                 ; RETURN TO INTERRUPTED PROGRAM
 CURLEV:
INIT:
                                                 A,360Q
254
                                                                                 ; INITIALIZE THE VI BOARD
                      RET
END
 LAST:
                                                 TIM
                                                                                                                                                           EXAMPLE: If the RTC were to be set
for 9:30 a.m., the commands
would appear as follows:
UNDEFINED SYMBOLS
SYMBOL TABLE
                                                                                                                                                                                     POKE 8180,0
POKE 8181,0
POKE 8182,30
POKE 8183,9
$0200000

START 017673

CURLEV 017771

NMB 017764

LOOP 017721

OUTLP 017746

INIT 017746

INIT 017772

LAST 017777
                                                                                                                                                           4. In order to start the clock, type:
                                                                                                                                                                                     A = USR (1)
                                                                                                                                                          A printout of the correct time will be received when the following BASIC program is typed in.
                                                                                                                                                          10 DIM Z(3)

20 FOR X=1 TO 3

30 Z(X)=PEEK(8180+X)

40 NEXT X

50 PRINTZ(3);":";Z(2);":";Ž(1)

RUN
                                                                                                                                                          A9∆: A3€ : 0
```

Δ9 Δ: Δ30Δ: Δ0

읭

بر

New Audio Modulation Method for ACR

As evidence that we at MITS listen to our customers, we are improving the 38-ACR read and write perfor-mance. The changes described below will allow the 98-ACR to accept 2.75 times wider speed variation when de-modulating tapes written with the new method. Also, demodulation (reading) of tapes written by the old method will be the same as before.

- Purpose: Make reading and writing of data on audio tapes less susceptible to errors due to speed variations, and to make adjustment of R29 (phase locked loop center frequency adjust) less critical.
- Method: Change modulator frequencies from 2225Hz/2025Hz-(200 Hz difference) to 2400Hz/ 1200 H2 difference) to 2400H2 (1850H2-6550 Hz difference). This change keeps the center frequency at 2125Hz, allowing the 88-26R to demodulate (read) either type of modulation.
- Modifications to 38-ACR Modem Boards in the field:

 A) Modulator Change jumpers as follows:
 - - as follows:

 1. Remove jumpers #1 & 2.

 2. Connect pins 3, 4, and 5 of IC "J" together.

 3. Change jumper #3 from 38 to 2A.

 4. Change jumper #4 from 48 to 4A.

 - Disconnect pins 5 and 6 of IC "K" from ground (unsolder and bend out of board).

 - October pins 4 and 5 of IC "K" together.
 Change jumper #5 from 58 to 2A. 7.
 - Connect pin 6 of IC "K" to point 5A. 8.
 - Change jumper #7 from 7B to 7A.

NOTE: The "B" row of jumper points is closest to edge of Modem Board, the "A" row of jumper points is closest to the row of numbered jumper wires (see schematic diagram in manual).

This changes the modulation

LOGIC 1 = 2404 Hz + 1 Hz LOGIC Ø = 1852 Hz + 1 Hz

(measured at IC "H"-8)

Demodulator: Change R28 to 3.3K ohms, or narallel a 5.5K ohm resistor with the existing 8.2K ohm resistor.

This chance increases the lock range of the phase locked loop (IC "C") for the wider frequency spread of the new modulation method. It does not affect demodulation of tapes previously recorded with the old frequencies (2225/2025 Hz).

This change allows tabe speed variations between speed variations between writing and reading of over 3% without readjust-ment of R79 (if demodu-lating tapes written with the new method).

Other Circuitry Changes Re-commended for the 88-ACR. A) Change C18 (was 5 of

- electrolytic) to a 1 pf mylar or non-polarity sensitive capacitor. This prevents breakdown of C18 when reverse biased
- Use the old C18 (5 µf ose the did class (S pt electrolytic) to add a S pf capacitor: + end to IC "C" pin 9 end of R30, -- end to -12 volts. This helps stabilize adjustment of R29.
- justment of R29.
 Change R32 to 8.2K (use old R38) and change Z1 (12 volt zener) to a 5.3K resistor. This allows the P. L. L. output (16 "C", pin 8) to pull down point "RS" to a valid logic \$ even if the system negative voltage supply is low.

 Remove diode 94. This
- Remove diode D4. This allows reading and writ-ing of tames simultaneously.
- eously.

 Optional For indication of the carrier (2K Hz tones) a L. E. D. may be wired to points "A" and "K" on the Modem Board. Remove the jumper wire from "A" to "K", and connect the LED anode to "A". to "A", the cathode to "K". When the carrier is being received, the LEO forward current is about 10%A. Use a red LED only--1.7 volts forward drop.

- Effective Date of Change A) All COMPLE II units, all assembled %8-ACR's and all renaired 38-ACR's shipped from MITS after March I, 10°m, contain the modification des-cribed above. cribed above.
 - 8) All 88-ACR kits shipped after March 15, 1976, contain the modification described above.
 - C) All ALTAIR BASIC and Packare I cassette tapes will be made with the new modu-lation technique starting April 5, 1976.
- Converting 31d Tapes to the New Yould to Method: Although It Is not necessary, you may wish to convert existing tapes to the new form. To do this, you meed two tape recorders and:

 A) Modify your 88-ACR board as indicated, including Step IV-D.

 - B) Identify the slower of the two tape recorders, and use it for playback of your existing tape during transfer. The play machine should be slightly slow to prevent the inputting of data faster than it can be outputted. Connect the slower machine to the "PLAY IN" circuit, and adjust R29 for the proper pattern.
 - C) Connect the other tape re-corder to the "RECORD OUT" circuit and use it for re-cording the new tape.
 - D) Use the following program to transfer data:

Address 000,000	Octal Code	Mnemonic IN
1	006	
2	017	RRC
3	332	JC
4	000	
5	000	
6	333	IN
7	007	
10	323	OUT
11	007	
12	303	JMP
13	000	
14	000	

ACR

- E) Start the record machine first, then start play machine; then play program to transfer data.
- F) After your tape has been transferred, check it for correct data. If your playback tape recorder was too fast, then there will be bytes dropped.
- G) Once your tapes have been transferred, R29 will probably not require readjustment. This is one of the advantages of spreading the modulation frequencies.

If you have only one tape recorder, or if the above procedure does not work for you, read the old tape into memory, then write it out to tape.

Use the 88-ACR read/write programs listed in the Nov/Dec COMPUTER HOTES, pages 22 & 23. If you are rerecording an ALTAIR BASIC cassette, the test byte must be changed to 175 for version 3.1 and 256 for version 3.2.

If you need to order parts for the modification, order:

2 ea. 102085 3.3K resistor 1 ea. 100363 1.0mf mylar capacitor



main permittial

sers are more meladul mints for those litting users maying difficulties comming MITS software on cassette.

- 1. Try using lower volume settings on your tane recorder during playback. Sometimes moise generated in recorders playing at maximum volume can cause errors in data. We have found that in most recorders volume settings as low as 1/5 of maximum are satisfactory.
- 2. If you have trouble obtaining a proper "JUMP" of address lights when beginning a bootstrap load, or you don't want to wait the 15 seconds between starting the tame playing and depressing the run switch, try this 9 step program in addition to the bootstrap loader.

This program tests for the leader bit mattern that is recorded before the checksum loader at the beginning of MITS software. The program will noon at the high addresses until the leader byte is found (10-15 seconds after start of tape) and then jump to the bootstrap loader at 200,000. Approximately 10 seconds later the address lights change again, indicating proper loading of the software (for version 3.2 A5, A1, & Ab off).

- 1) Deposit bootstrap loader.
 2) Deposit leader detector.
 3) Examine 201,200,
 4) Start tape and depress "REO" on Altair.
 5) 25 seconds later, Altair should jump, indicating proper loading of data.

Dootstrap Leader Detector

TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
START	I.N	001,000	338	input data
	CPI	1	00† 376	from ACR compare data byte to
		3	256	leader byte for version 3.2 (175 for 3.1) (same as bootstrap location 1)
	JNI	4 5	392 000	jump if data ≠ 256 (or 175) to "start"
1 '	JMP .	6	001	
	JMP	001,010	303 000	jump to bootstrap loader if data = 256 (or 175)
		11	000	



COMPUTER NOTES/MARCH-1976

New Products

Teletype Call-Control Xit

The HITS lefetype Call-Control Kit provides a much lower cost and faster way to get a Teletype into your system than was proviously possible. MITS has made an agreement with Teletype whereby the fully assembled mechanical portion of the Teletype will. hipped directly to you from Teletype Corp. and the PC board Call-Control Kit will be shipped from MITS. Starting in May, delivery time should be a couple of weeks as opposed to 4 to 5 months.

There are three Call-Control
Kits available: 88-TYR which is
supplied with the Teletype Printer
only, 88-TYK which is supplied with
Teletype Model KSR-33 (printer and
keyboard), and 88-TYA which is suppiled with Teletype Model ASR-33
(printer, keyboard, paper tape
punch and reader). All three kits
use the same basic printed circuit
board (see parts layout, this page).
All you need to do is assemble as
much of the PC board as applies to
the model of Teletype you have purchased, mount it to the Teletype
chassis, and plug it in.

The PC board for the 88-TYR (printer) kit has a power switch, two fuses, a simple power supply and the receive circuit for 20ma current loop. Interconnect plugs and mounting hardware are also provided.

for the 88-FYE kit, a relay for inne-local switching, a connector to the keyboard, and some transient damping circuitry are added.

For the SM-TYA kit, all of the sbove is included with the addition of another simple power supply, connections for the paper tape reader, and a circuit to control the reader by program control.

That's ail there is to it. The Most complicated part of the assembly is connecting wires from the line-local relay to the PC board. The 88-TYA kit should take only 3 to 5 hours to complete. At \$500.00 savings, that's \$100.00 an hour for your time.



COMPUTER NOTES/MARCH-1976

─ 630b Paper Tape Reader Control


5y Steve Pollini

It has been advertised that the Altair 680b has a Paper Tape Reader Control output. This output function utilizes the Request To Send (RTS) output of the Motorola 6850 (ACIA) and is fully software controllable. The desirability of having such a feature is dubious until you try to generate an object tape or assemble a program with a two-pass assembler.

During the process of assembling a program, a single line of data is read from the paner tane, assembled, and then printed. If the paper tape is not halted while the computer is assembling and printing the line that was just read in, data will be lost as soon as the next line begins to be read. Therefore, it is very useful to have a paper tape reader controller on your Teletype, such as the one that is in the MITS 88-TYA.

What this circuitry essentially consists of is a relay that makes and breaks the supply current to the reader feed magnet within the Teletype. The relay is supplied with current from the 20ma current loop interface supplied on the 6800 main board. The relay is driven by the RTS output of the ACIA.

Turn to page 15 for a diagram of the circuitry necessary to implement a paper tape reader controller on an ASR-3320 Teletype.



The rolay used in the MITS 88-TYA is a Guardian 10 amp 1345 DC relay (form C). The coil draws approximately 5 milliamps and is therefore easily driven by the 20ma interface labelled "PTRC" (Paper Tape Reader Controller) on the 680b main board. To connect the relay to an ASA-5320, remove the jumper between pins 7 and 8 on J3 of the Teletype. Connect pin 7 of J3 to pin i of the relay and pin 8 of J3 to pin 3 of the Teletype.

All of the software necessary to control this output while assembling a program is contained within the Assembler. However, if you want to control this output to read in a data file from paper tape while not assembling a program, the following information will be useful.

When the \overline{RTS} output goes high, the reader is turned on. Muen it is low, the reader is turned off.

To turn the reader on:

LBA A #\$ D1 STA A \$ F000 This stores DI in the Control Register of the ACIA. Bits five and six function together such that when six is a one and five is a zero, the RTS line is high with Transmitting Interrupt Disabled. The Control Register is also set for a + 16 clock, two stop bits, eight bits, and no parity.

To turn the reader off:

LDA A #\$ B1 STA A \$ F000

STA A \$ F000

This stores Bl in the ACIA Control Register. Bits five and six function together such that when they are both zeros the RTS line is low with Transmitting Interrupt Disabled. The Control Register is also set for a + 16 clock, two stop bits, eight bits, and no parity. To turn the reader off with Transmitting Interrupt Enabled, do a LDA A #5 91 instead of a LDA A #5 81.

For further information on the ACIA Control Register, see the 680b Programming Manual, Appendix C.



COMPUTER NOTES/MAY, 1976

New Products

Controllable High Speed Tape Reader

88-HSR (assembled only)

Designed around a REMEX 300 character-per-second opto-roader, the 98-HSR connects directly to one, port of an 68-4P10 parallel interface card or one "mallel port of an Altair 680b. "ftware features include start/sty" on character and

low power standby mode. The stand-by mode serves two purposes: it reduces motor voltage during periods of inactivity, and also allows tapes to be read at the reduced speed of 30 cps.

The reader is enclosed in an Optima case that is the same style and colors as the Altair 8800 and 680b cases.

Specifications:

Reading Sneed

300 cps or 30 cms, software selectable stops "on character"

Tapes

- a) light transmissivity b) thickness
- c) type

S7% or less .0027 - .0045 inch standard 8-track (1-inch) and most other standard 5, 6, or 7.track

Data Output

TTL: a) less than .4 volts 0 16 ma (No Hole) 2.4 - 5 volts 0 .2 ma (Hole)

b) Plug-in compatable with 88-4PIO or Altair 680 parallel port

DC stepping motor with sprocket drive

READ Mechanism

Filament lamp to fiber optics to photo cells

tamp operated below voltage rating to greatly increase life

Tape Loading Dimensions

easy in-line, front load

Power

6 1/2 inches high, 8 1/2 inches wide, 11 inches deep

50 watts, running

ZSPL-Y-LULYZETON RETURNO

THOUBLESHOOTING 2-SIO BOARDS

from the MITS Repair Department

In comparison to MITS' older for boards, the 2510 Board may seem for more complex due to its programing requirement. In the earlier 1/0 boards, the information containing number of stop bits, type of parity, and number of bits per character was hardwired. Reset was also provided by hardware. In the 2510, all of this information is supplied through software. This difference only means that troubleshooting will use both software and hardware.

Special considerations:

If DATA CARRY DETECT and CLEAR TO SEND are not used but are connected through the circuitry to the Molex connectors, they must be set to a high level. This is done by jumpering \$1-1 and \$1-2 (or \$2-1 and \$2-2 for second port) of Molex pins to *5v. (Earlier errata sheet on jumping to ground should be ignored.) These jumpers are necessary for \$8-322 level interfacing. If these lines are not connected, jumper the D and E pads to ground (DI, D2, EL, E2).

when using a 2SIO to load software, start the bootstrap before starting the loading device. The 2SIO's ACIA must be reset before it will accept any data. When assembling the 2SIO board, IC J is installed only if the 2SIO is to be used for 2 ports. The 2SIO requires the 3.2 version or later of BASIC and must be addressed at Location 20. Switch A-11 must be up for operation of the 2SIO at Location 20. Use the echo routine (page 101 of BASIC Manual) and the bootstrap loader (page 99 of BASIC Manual) with the 2SIO. (The echo routine is given at the end of this article).

Troubleshooting

Check the power supply levels on the voltage regulators and check for solder bridges. An easy way to check the wiring is with an ohmmeter. Use a scope, if available, to check the baud rate. The frequency is 16 times the baud rate. 110 baud should produce a square, symmetrical waveform of roughly. 508 millisecond pulse width (1760 hertz).

110 baud .568 milliseconds

300 baud .208 milliseconds

When troubleshooting the \$\tilde{15}\text{10}, use the status register information of the ACIA to indicate the problem. You can single step through the 25\tilde{16}\text{10} cho routine, checking status at appropriate times. (It is necessary to check status since it is possible to echo on a 25\tilde{10} which will not respond with BASIC.) The status register indicates the condition of the ACIA at any given moment, and each bit indicates one characteristic. Status register bits appear on the data lights when instruction 535,020 of the echo program has been single stepped. ("HIGH" indicates a lit LED, and "LOM" indicates an unlit LED on the data lights.)

The status register bits are defined as follows.

3it Ø:

HIGH - Receive data register full. A character has been received from the terminal.

LOW - Receive data register empty.
No character received yet
from the terminal.

Bit 1:

HIGH - Transmit data register empty. No character is being sent from the CPU to the ACIA.

LOW - Transmit data register full-ACIA has a character stored and is transmitting the character to the terminal.

Bits 2 and 3 are for use with a modem.

Bit 2:

HIGH - No carrier is present. (Pin 25, DCD, of ACIA will be HIGH accordingly.) In this state, pin 23 inhibits the receiver section of the ACIA, thus no data can enter the 2510.

LOW - Carrier is present. (Pin 23, DCD, of ACIA will be LOW accordingly.) In this state, pin 23 activates the ACIA receiver section, and ACIA is free to accept data.

Bit 3:

by Bruce Fowler

HIGH - Output device is not ready to receive. In this state, the ACIA's transmitter section is inhibited and the 2SIO cannot output (i.e. transmit) data. (Fin 24 of ACIA will be HIGH.)

LOW - Output device is ready to receive. In this state the ACIA transmitter section is free to output data.

The other bits, which are defined on page 8 of the Theory Manual, are not vital in troubleshooting. Thus, for proper operation, the status register should have all bits LOW except for Bit 1.

Single step the echo routine through to where the status is checked (hit single step 12 times). If you receive proper status, hit a key on the input device. Sit 0 will light up, indicating that the character has been received. If single stepping is continued, the echo routine will output the character.

When the ACIA is neither receiving nor transmitting, pins 2 and 6 of the ACIA must be HIGH. With a Teletype, pin 2 of the ACIA is LOW until the Teletype is ON LINE. If either pin is LOW, the ACIA responds as if data were being transferred.

Bad Status and Areas to Look At

If Bit 3 (or 4) and pin 25 (or 24) of the ACIA are HIGH: This indicates either bad invertors, diodes installed backwards, or SI-1 and SI-2 not tied to +5v for RS-232 levels.

If Bit 0 is HIGH before entering data, then Pin 2 of ACIA is LOW when it should be HIGH, or the ACIA hasn't been reset. The latter could be caused by the data buffers ICA and B not being enabled after hitting single step four times starting at the beginning of the echo routine.

Troubleshooting

If all bits are HIGH ACIA is not selected due to one or more bad control signals or the output buffer to the GPU is not enabled. After single stepping 12 times (from the beginning of the echo routine) in the echo routine, the ACIA should contain. contain:

(HIGH and LOW are in TTL levels, .8v or less for LOW, 2v or more for HIGH)

CSO	Pin 8	HIGH
RS	Pin 11	LOW
CSI	Pin 10	HIGH
R/W	Pin 13	HIGH
E	Pin 14	HIGH
CS2	Pin 9	LON
IC P	Pin 8	LON
tc o	Pin 8	LOW
IC 5	Pin 11	H1 CH

NOTE: R/W (nin 13 of the 6850) is LOW for outputting. Continue single stepping 10 more tires and Pin 13 should be LOW. IC P. Pin G. will be HIGH, while Pin 6 will be LOW. SIUP will also be LOW. All other pins will be the same as before

Final Notes

Final Notes

If the ACIA is not reset, the Teletype may run open when it is turned on. To correct this, simply flip the Altair ON/OFF switch a couple of times. In some cases an etching error will short out SOUT. This etching error is located on the back of the 2510 board between IC S, Pln II, and the gold fingers. Usually SOUT is shorted to address line A6. This etching short should be cut. For those of you who bought the BASIC manual before the extended BASIC section was written, the 2510 echo routine and bootstrap are listed below: Note that the first 4 bytes reset the ACIA and clear its internal registers. The next 4 bytes tell the ACIA what type of parity, the number of bits/character, and the interrupt information that will be used.

NOTE: There is a misprint in the Appendix, page 101, of the Extended BASIC Manual. The corrections are listed below:

025 in Location 005 is for 1 stop bit.

021, used in Location 005, is for 2 stop bits.

2510 Echo Routine

OCTAL ADDRESS	OCTAL CODE	OCTAL ADDRESS	OCTAL CODE
000	976	93.3	322
401	903	914	010
002	323	015	ada
903	*020	016	333
004	076	917	**021
005	021 (-2 sto		323
996	323 025-1	stop bit) 021	**021
007	*920	022	303
010	333	023	010
011	*020	024	080
012	017		
• - Contro	J channel		
** - Data	channel		



COMPUTER NOTES/APRIL 7, 1975

Altair Technical Nints

USING THE STACK

The <u>stack</u> is a portion of memory the programmer sets aside for temporary storage of data or addresses. The stack is necessary for the proper execution of many instructions. The <u>stack Pointer</u> is a 18-bit register that specifies the address in the stack that will be operated upon.

To establish the stack use the LXI SP instruction. The data byte immediately following the instruction has the least significant 8 bits of the address, and the next data byte has the most significant 8 bits of the address. For example:

LXI SP sets the stack pointer at memory address 000 077 octal.

There are two basic operations on the stack, the PUSH and the FOP. The PUSH interverion moves the contents of the specified register pair into the stack. The first register pair of the specified register pair goes into the stack at the address in the stack pointer minus 1 and the second register at the address in the stack pointer in the stack pointer in the stack pointer is then decremented by 2. For example:

PUSH D with the stack pointer at 077 octal would move the contents of register D to memory address 076, E to 075 and then set the stack pointer to 075.

The POF instruction is the reverse of the PUSH. So the content of the stack at the address contained in the stack pointer is acved into the second register of the specified register pair. The content of the stack at the address contained in the stack pointer plus 1 is moved into the first register of the specified pair. The stack pointer is then increasented by 2. For example:

POP B with the stack pointer at 075 octal would move the content of 075 to register E, 076 to register D and then set the stack pointer to 077.

In addition to these instructions the stack pointer may be operated on by many of the register pair instructions.

When programming remember the following:

- If an instruction requires a stack for proper execution be sure to provide it. (For example, the stack is necessary when using subroutines.)
- There should be a POP instruction for every PUSH instruction. (The stack is for temporary storage.)
- 3) The stack pointer moves down through memory as data is added to the stack and back up as data is removed. Be sure to allow sufficient memory for the maximum possible requirements of the stack.



ALTAIR INTERRUPT STRUCTURE

By Paul Allen

In order to implement simple /(one level) interrupts on the Altair. use the following procedure:

- 1) Enable interrupts using the EI (enable interrupt) instruction.
- 2) The I/O interface should pull bus line PINT low. This will cause the immediate execution of a RST 7 instruction if "CPU is balted, or as soon as the rent instruction finishes if the CPU is already run-ning. As soon as the interrupt is acknowledged, interrupts are disabled.
- 3) At the completion of the inter-rupt service routine (which should start at octal location 70), enable start at octal location 70, enable interrupt (EI) instruction should be executed to re-enable interrupt; and then an RET instruction should fol-low the EI, causing the CPU to exe-cute the instruction after the one it was executing when the interrupt occurred.

HOTE! Since the RST instruction uses one level (2 bytes) of stack to store the return address to the "main sequence" code, the programmer should always have a stack set up if anound always have a stack set up if he expects interrupts to occur; and he should allocate enough stack space for the use of the interrupt service routine.

Consider the following example: Push Push In location 70: :save A & condition codes ;save [H,L]
;read in byte from device
;load buffer pointer into [H,L]
;save byte in buffer pointer
;save updated buffer pointer
;save updated buffer pointer LHLO BUFPNT HOV INX SHLD BUFFNT POP POP EI restore [H,L] restore A and PSW re-enable interrupts H PSW

return to main sequence

When an interrupt occurs, this simplified routine will save the A register, the condition codes and the H and L registers. Then the in-put byte from the interrupting device is read into A with an IN 10. Heat, a buffer pointer (BUFFRT) is loaded into the register pair [H,L]. This buffer pointer addresses an loaded into the register pair injuring file before points addresses an area of memory where the incoming bytes are to be stored. The first byte read in will be stored in the first byte of the buffer, etc.

RET

The buffer pointer in [H.L] is used to store the byte in the buffer. The buffer pointer is then advanced the buffer pointer is then advanced to point to the next byte in the buffer; and then the pointer is saved back in secury, so that when the next interrupt occurs the incoming byte will be stored in the cor-

This interrupt service routine would use 3 levels or 6 bytes of stack space.

An actual interrupt service routine for an ACR or SIO board would be more complicated. It would test the status bits for the device to see whether the interrupt was caused because the device set character ready or character done. It would then either empty a character from the output buffer or store a new character in the input buffer. Also, it would take some special ac-Also, it would take some special action when the output buffer became empty or the input buffer became full.

If the programmer wishes to ig-nore interrupts and is in an inter-ruptable state because an enable interrupt instruction has been exe-cuted, he should include a disable interrupt (DI) instruction in his

The maximum time between the occurrence of an interrupt and the execution of the first instruction in the interrupt service is approxi-mately twenty microseconds for dy-namic memory and thirty microseconds in the static memory. This allows for the execution of the longest possible instruction plus the time required to execute the RST instruction.

Vectored Interrupts board

The Vectored Interrupt board gives the Altair eight levels of priority interrupt service. The highest priority level is zero and the lowest is seven. An interrupt on level five would cause an RST 5 on level five would cause an RST 5 (357) to be executed. If an interrupt occurred on level two while the service routine for level five was still being executed, the level two service routine would pre-empt the level five service routine and an RST 2 (327) would be executed. When the level two service routine finished, it would return to some location inside the level five service routine, where execution would convoiting the service routine, where execution would conroutine, where execution would con-tinue. If a level six interrupt occurred during the servicing of the level five or level two interrupts, it would be held pending and would not be serviced until the level two and level five service routines hed



Software

By bill Gates

Condition Codes

There seems to be some confusion about the condition codes. These are the Boolean (true false) flags that are set/reset depending on the that are set/reset depending on tresults of certain instructions.

They are:

Z = zero - result was 0

S = sign - the most significant

S = sign - the most significant bit (MSB) of the result P = parity - the result has an even number of ones in it

C = carry - an arithmetic operation generated a carry out of the most significant bit (i.e. adding 200 to 212)

CY₁ = first digit carry -this is used only for BCD arithmetic and will be elaborated on next

It is the condition codes that determine whether conditional JMP's, CALL's and RET's will be executed (i.e. RZ, CPE, JP). JM, CM, and RM (minus) are executed if the sign flag is on. JF, CP, and RP (positive) are executed if the sign flag is off. JZ, JMZ, CMZ, RZ, RMZ (zero/no zero) depend on the zero flag just as JC, JMC, CC, CMC, RC, RMC (carry/no carry) depend on the carry flag. CPE, JPE, RPE (parity even) are executed if the parity flag is on and CPO, JPO, RPO are executed when it is off. It is the condition codes that

The condition codes do not al-The condition codes do not al-ways reflect the value in A since IN, LDA, LDAX, NOV and MVI can change A but do not affect the condition codes. Instructions like INR C, DCR L, CNP B, CPI 3, STC, CMC and DAD B affect the condition codes,

Affect carry only: STC, CMC, RAL, RAR, RLC, RRC and DAD.

Affect all but carry: INR, DCR.

Affect all: ADD, ADC, SUB, SBB, CMP, ANA, ORA, XRA, DAA and their immediate counterparts (i.e. ADI,CPI).

Use carry to affect result: CMC, RAP, RAL, ADC, SBB, ACI, SBI, DAA.


The instructions XRA, ORA, ANA, XRI ORI and ANI always reset carry.

If the condition codes do not reflect A's value (i.e. you just did a LDA or MOV into A) and you want to see if A=0, use ORA A or ANA A.

CPI 0, ADD 0 and ORI 0 also work but they are 2-bytes.

The only other instructions besides the ones in the list above that use the condition codes are PUSH PSW and POP PSW. Respectively, they SAVE/RESTORE the condition codes and A on the stack.

For tricky programmers a sequence like PUSH B / POP PSW may be used to set the condition codes. This has the effect of moving B into A (MOV A, B) and moving C into the condition codes. The PSW (condition code) format is



Therefore if C was 201₈ before the POF PSM, zero and sign would be set and parity and zero would be unset. The bits marked '0' and '1' are constant and cannot be changed.

HINT #1

If you have a counter that can be bigger than 255 but is always less than 65535, it is convenient to use the following:

LAI B, count ;set up counter LOOP: code to be executed 'count' times

DCX B

;decrement count ;does not affect ;condition codes

MOV A,B ORA C JNZ LOOP

;see if any bits set ;go back if so

HINT #2

For those who like to save bytes, and especially for those with 256-byte machines, (a byte is always 256-byte machines, (a byte is always 8 bits, which is a word on the 8800) RST's that are not used for interrupts, debug calls, monitor calls, etc. can be used to call subroutines that get called in many places (i.e. a character input subroutine). An RST is only 1 byte and a CALL is 3 bytes. Even if you have to put in a JMF so you don't overrun another RST location (0,10,20,30,40,50,80,70) you will probably save bytes. Loading Software

Software from MITS will be prosoftware from MITS will be pro-vided in a checksummed format. There will be a bootstrap loader that you key in menually (less than 25 bytes). This will read a check-sum loader (the 'bin' loader) which will be about 120 bytes.

For audio cassette loading the bootstrap and checksum loaders will be longer. All of this will be ex-plained in detail in a cover package that will go out with all software.

For loading non-checksummed paper tapes here is a short program:

STKLOC: DM GETNEW
(2 bytes-fl low byte of
GETNEM address #2 high byte of GETHEW address)

START: LXI H.0
GETNEW: LXI SP, STKLOC
IN <flag-input channel>
RAL ;get input ready bit
RNZ ;ready?
IN <data-input channel>
CHGLOC: CPI <043 * INX B>
RNZ
INR A
STA CHGLOC

STA CHGLOC

(22 bytes)

Punch a paper tape with leader, runch a paper tape with leads a 0%3 start byte, the byte to be stored at loc 0, the byte to be stored at 1, -- e to. Start at START, making sure the memory the loader is in is unprotected. Make sure you don't wipe out the loader by loading on top of it.

To run this again change CHGLOC back to CPI - 376.



COMPUTER NOTES/JULY-1975

....LETTER TO THE EDITOR.....

Here are a couple of programming suggestions which may be of interest to other Altair owners.

1) An efficient way to establish a control counter in a program which is already using the accumulator (register A) and the memory address register pair (H and L) for other purposes is to use the B, C, D or E register with the decrement register (DCR) and Jump !* zero or Jump if not zero (JZ, . ` instructions.

The desired count is first loaded into the selected register. The DCR instruction will cause the zero flag to be set when the count is exhausted and the JZ instruction will test this condition.

Note that the decrement register pair instruction (DCX) does not set the condition flags and cannot be used in this fashion. Also be sware that the DCR (E) instruction will not cause a borrow from register D.

2) A simple way to indicate "end of program" on an Altair without any 1/0 devices (i.e. the basic kit) is to use the "interrupt enabled" light on the front panel and an unconditional Jump instruction. The last instructions are:

EI JMP (fo EI)

The stop switch can be actuated when the light comes on and the resot switch will turn it off. (This avoids use of the machine hanging HALT instruction.)

T. H. Schmidt P.O. Box 9674 Stanford, CA 94305



48

FUN WITH ALTAIR BASIC

by Monte Davidoff

After loading BASIC. you may be ready for a little enjoyment from your Altair. Here are three short programs that illustrate some of the things that are easy to do in 3K Altair BASIC.

The first program wants two strings SS and WS. The program finds all the occurances of WS as a sub-string. (i.e. it finds all the places in SS that are exactly the same characters that are in WS.) For example, if SS="ABCDAB" and SS="AB" was found in SS starting at characters 1 and 5. Now let's look at the

The first thing we do is input SS and WS. Notice that we can print text in an INPUT statement also. The text in an IMPUT statement also. The next thing the program does is set the variable CN to Zero. (Remember you can have two character variable names in Alteir 8K BASIO.) CN will be used to court how many times WS is found in SS. Next, we use the CHRS function to set QS to a string one character long, 34 is the ASCII code for a double quote. Next we use the condouble quore. Next we use the con-catantation operator "+" to put quotes around WS and SS. This is just so the printouts will look nice. Next comes the meat of the program. I ranges from 1 to the number of characters in S\$. The MID\$ function will return as many characters out of St as there are in WS. If these are equal to WS, we have found our substring. So, we add one to the count, CN, and print a message.

Remember that if the IF statement is true, the statements following the THEN will be executed. If the IF statement is false, we skip the statements on the same line and start at ethe beginning of the next line. In 8K Altair BASIC, if there is no variable given in the MEXT statement, BASIC will assume the MEXT is for the most recent FOR loop. Line 90 just prints out how many times we found WS in SS. This program is just intended to show what kinds of things can be done with the arting Remember that if the IF statement things can be done with the string functions such as MIDS and LEN.

The next program shows how you can use STRS to make your output look nice. This program produces a table of Pascal's Triangle. This table to used in probability. It is formed table of Pascal's Triangle. This tablis used in probability. It is formed by starring with a one at the top and then adding the two numbers that appear to the upper right and left to form an entry in the next row. Notice the NEXT J,I in line 60 to end both for loops. The trick comes in printing the thing out to look like a triangle. The STRS function is used to convert the number to be printed to a string. Then the LEN function is used to find out how many characters are needed to print the number. These are added together in line 90 to see how many characters will be used to print all the numbers in the line. In line 100 we find how many spaces to print between each num-ber. We have 72-LL positions to fill, and we want to divide the number of ber. We have 72-LL positions to fill and we want to divide the number of spaces into groups. .5 is added to round to the nearest integer. Li 120 then prints the row out using the 120 then prints the row out using the SPC function to print the correct number of spaces. The last NEXT in line 120 ends the FOR in line 80,so we repeat this procedure for each line in the triangle. The right side does not look as nice as the left side. This is because the terminal can be represented the state of the side of the side. side. This is because the terminal counly print a character at discrete positions on the paper. However, the program still shows the general idea of using the STRS function. The third program is intended for people who already know about BASIC

people who already know about BASIC on an advanced level. While BASIC is a simple language, it still has the power to do complicated things. This program calculates N factorial (NI) where n!= NX (n-1)X (N-2)... 3x2x1 and 0!=1. So 5!= Sx4x3x2x1=

The program uses the fact that 0!=1 and N!=N.(n-1)! The FOR loop in line 20 just sets up things so a table can be printed

line 60 prints out the result. T STRS function is used to make the output look nice by having the exclamation mark come immediately after the number.

Now for the tricky part. The subroutine in line 40 calculates FaM!. In line 40, if N=0 then we know F should be one and we RETURN because we are done. If RETURN because we are done. If
N is not zero, Line 50 decreases N
by one, and then GOSUB'S to line 40
again to calculate (N-1)! The amount
of times GOSUB'S can be executed with
out a RETURN is limited only by how m
much memory you have. I ran these
programs on a machine with 8K.
Anyway, when the subroutine returns in
line 50, the N=N+1 updates N to the
value it was before the GOSUB,
F=N*F updates (N-1)! to N! and then
we return. If you are confused
about this program, you might want
to print out the values of N and F
at line 40 before the IF statement.
(i.e. type: 40 PRINT N,F: IF N=0
THEN F=1: RETURN). If confusion s
prevails, do not worry about it.
There are very few BASIC programs in

There are very few BASIC programs in which this type of trick is used. If you want to run this program in 4K Attair BASIC, change line 60 to: 60 PRINT N;"!="F,:RETURN

```
FIN
GIVE ME A SENTENCE? THE PAIN IN SPAIN FALLS MAINLY ON THE PLAIN
GIVE ME SOME CHAPACTERS? THE
"THE" STARTS AT 13
"THE" STARTS AT 35
"THE" OCCURS 2 TIMES IN "THE RAIN IN SPAIN FALLS MAINLY ON THE PLAIN"
GIVE ME A SENTENCE? I LIKE APPLES COOKED IN TURPENTINE
GIVE ME SOME CHAPACTERS? ELEPHANT
"ELEPHANT" OCCURS 0 TIMES IN "1 LIKE APPLES COOKED IN TURPENTINE"
GIVE ME SOME CHAPACTERS? ELEPHANT
GIVE ME SOME CHAPACTERS? A
"A" STARTS AT 1
"A" STARTS AT 1
"A" STARTS AT 1
"A" STARTS AT 14
"A" STARTS AT 17
"A" STARTS AT 17
"A" STARTS AT 10
GIVE ME A SENTENCE?

OK
LIST

L2 PEM SEARCH FOP A CHARACTER IN A SENTENCE
20 INPUT "GIVE ME A SENTENCE"; SS
30 INPUT "GIVE ME A SENTENCE"; SS
30 INPUT "GIVE ME A SENTENCE"; SS
30 INPUT "GIVE ME A SENTENCE"; SS
50 GAECKRS(34); SQASCA+S*CS; VCA*QASV3*V3*OS
66 FOR I=1 TO LENCS)
70 IF MILSCSS*.LLEN(WS))=US THEN CN=CN+1 : PRINT VOS " STARTS AT" 1
80 PFINT VCA " OCCURS" CN "TIMES IN " SQS : PRINT
100 GOTO 20
OK
```

```
HOW MANY ROVS? 9
                                                                      1
                                                                                                               3
                                                       1
                                                                                                                                                                                                                                                                                             HAVING
                                                                                                                                                                                  15
                                                                                                     15
                                                                                                                                           20
                                                                   5
                                                                28
36
                                                                                         şī
                                                                                                                            35
                                                                                                                                                              35
                                                                                                                                                                                                 21
                                                                                                                                                                                                                                                                                             Š
                                                                                                                                           7€
                                                                                                            56
                                                                                             84
                                                                                                                        126
                                                                                                                                                       126
                                                                                                                                                                                      84
                                                                                                                                                                                                                                                                                             WITH ALTAIR
 OK
List
10 FEM PRINT PASCAL'S TRIANGLE LIKE A TRIANGLE
20 INPUT "NOW MANY ROVS"IR: R=R+1
30 IIM P(F,R)
40 FEM GENERATE PASCAL'S TRIANGLE
50 P(I,I)=1: REM INITIALIZE THE TRIANGLE
60 P(I)=1: REM INITIALIZE THE TRIANGLE
70 PEM PRINT THE TRIANGLE
80 FOR I=1 TO P: LL=2
90 FOR J=1 TO I: LL=LL+LEN(STPS(P(I,J))): NEXT: REM LL=LINE LENGTH
100 SP=INT(C72-LL)/(I+1)+-5): REM SP=NUMBER OF SPACES BETWEEN NUMBERS
110 REM PPINT A ROV
120 FOR J=1 TO I: PPINT SPC(SP); STPS(P(I,J)); NEXT: PRINT: NEXT
CK
                                                                                                                                                                                                                                                                                             BASIC--Program
```

SoftWARE HINTS for 8800

by Bill Gates

When I first heard about 8-bit computers, I thought about how difficult 12-bit computers, like the PDF-8, are to program. The PDF-8 has one accumulator, 256 words directly addressable and eight instructions. Cutting down

ulator, 256 words directly addressable and eight instructions. Cutting down on this would make a computer unusable. The 8080 instruction set is actually much better the that of the PDP-8. There are seven accumulators, 65,536 words directly addressable and 78 instructions. How is it possible to have all this on a computer with only 2/3 as many bit per word? One of the most important reasons is the use of multi-byte instructions. Any possible address can be specified in three byte instructions that use the second and third bytes to form an address. For ease of manipulation up to three addresses can be stored in the registers. Decrementing (DCX), incrementing (INX) or adding another number (DAD) to these addresses are all one instruction operations.

Another important thing about the 8080 instruction set is the stack, used

Another important thing about the 8080's instruction set is the stack, used both for storing temporary values and subroutine return addresses. Two registers can be stored in, or loaded from memory with a single PUSH/or POP instruction. When a subroutine returns, conditionally or unconditionally, no address needs to be specified since the new program counter is always taken from the top of the stack. The stack allows a programmer to be tricky and elegant using very few instructions.

4K BASIC is a good example of how compact a complicated program written for the Altair can be. Some 16-bit machines have MK BASIC's as good as instruction set is the stack, used

machines have 4K BASIC's as good as Altair 4K BASIC--but, to use the same amount of memory as Altair 4K BASIC, a 16-bit machine would have to have a 2K BASIC which is unheard of.

BCD stand for binary coded decimal. This is a way of storing numbers according to their decimal digits. Four bits are used to store each digit, so two digits are stored in each word. Each decimal digit is represented by its decimal digit is represented by its value in binary, so 0=000, 1=0001, 2=0010, 3=0011, 4=0100, 5=0101, 6=0110, 7=0111, 6=0110, 9=1001. This leaves six possible configurations of digits which are meaningless (1010, 1011, 1100, 1101, 1110, 1111). These wasted confinitions mean that BCD is not as compact a way of storing numbers as is binary. In binary, a word can have values from 0 (all 0's) to 255 (all 1's). In BCD, a word can range from 0 (all 0's) to 255 (all 1's). The advantage of BCD is that decimal input and output are extremely easy. With binary numbers, decimal input involves multiplying by 10 and decimal output dividing by 10. If the operations to be performed on a number are simple (addition or subtraction), BCD may be a more convenient form of streams. storage. Simple calculators use BCD for internal storage, whereas more powerful calculators, such as those

that have trigonometric functions, convert numbers to a binary format.

The Altair has a special instruction for BCD arithmetic called DAA (decimel adjust). Adding 31=0011 0001 to

56=0101 0210 will give 87=0100 0121, so the ADD instruction works fine in so the ADU Instruction works fine in this case. The problem with using ADD occurs whenever you get decimal carry. Example: 46-0100 0110 + 27-0010 0111 will give 0110 1101, which is meaningless as a BCD number. If

a result has a digit greater than 9, we want to have the next higher digit incremented. Also, consider 19=0001 1001 + 49=0100 1000 = 0110 0001 which is 61. The carry from the low order

;Routine to convert A from BCD ;to binary. 13 bytes.

;A routine which doesn't loop takes

BCDBIN: ;save [B,C] ; turn carry off PUSH B ORA A MVI B,100 decimal LOOPEC INR : add to BCD # ; set carry i ;equal to 100 ; count down
;[B]
;if [A] is not equal to 100
;continue to DCR B JNC LOOPBC count down ;save result ;in [A] MOV A,B ;restore [8,C] POP B RET

If anyone has a shorter solution than the above, please sand it in. Challenge: What is the shortest Binary to BCD routine?

-continued

digit resulted in a number greater than 15, so the 10's digit was affected. Therefore, only 10 was added to the number, instead of the 15 that should have been added. The CYI flag bit, in the PSW, is used to remember if a carry occured out of the fourth bit, i.e., whether the 10's digit was affected. The DAA instruction is always used after adding 8CD numbers. DAA, the only instruction that uses CYI, looks at the number in accumulator A and reformats it as a BCD number. This is done by adding 6 if CYI is on, checking for a digit being greater than 9 and if so, subtracting 10 from that digit and incrementing the next higher digit. If the high order digit overflows, carry is set.

Hints For 8800

THE LXI TRICK

Hany computers have SKIP instructions. Having multi-word instructions makes it difficult to tell how much should be skipped, so computers with multi-word instruction are seldom provided with a SKIP instruction. the LXI trick, however, allows the skipping of one or two words. Example: (from Altair BASIC)

```
ERR3:MVI E.3

JMP ERROR

ERR7:MVI E.7

JMP ERROR

ERR5:MVI E.5

JMP ERROR

ERR2:MVI E.2

ERROR:LKI B.ERRMSG
                                                                            ;set up the error #
                                                                            ;set up the error #
```

change this to:

ERR3: NVI E.3 ;first byte of LXIB, MVI E,7 ERR7: ;first byte of LXIB, MVI E,5 ERR5:

1 MVI E,2 LXI B,ERRMSG ERR2 ERROR:

If a jump is made to ERR3, E will be sat up. Then a LXIB will be executed. B, and C, will be given garbage values depending on the instructions that follow, and the program counter will be incremented beyond the MVI E,7.

Another example: (from Basic)

AND:	MVI A.1	;set flag this is AND
	JMP DOBOOL	;by setting A non-zero
OR:	XRA A	;set flag this is OR
		;by setting A to zero
DOBOOL:		

change to:

366 OCTAL AND:

;set flag with A not 0 ;first byte of ORI ;XRA A does not equal 0 so will not equal zero

OR: DOBOOL: XRA A Skip one byte:

MVI A,(or other register)

CPI ORI A,

;sets register to next op code, but does not affect the condition codes.; ; Doesn't change any registers, but condition codes are set. ;Sets register to mext op code, and will always reset the ZERO condi-tion code, and carry.

Skip two bytes:

LXI B,(or other register pair);Sets register pair to following two bytes. Does not affect condition codes.

JC, JNZ, etc.

(or other conditional Jump)
;if you know one of the condition
codes is on or off you can skip the
next two bytes by using a JMP which
won't get executed. Condition codes
are not affected, nor are any
registers.

Hints For 8800

Other hints:

If you have the following sequence:

CALL SUB1

JMP LANLI

SUB1: LHLD ADP1

shorten it to:
LMI H,LAEL1
PUSH H
SUB1: LHLD ADR1

This may look like a fairly special trick, but manipulating return addresses with PUSH's and POP's is a very general technique. For instance, say, a subroutine has a condition in which it wants to return to its caller's caller and not the celler. POPing off the caller's return address will handle this.

Consider this:

CPI	H , II	Replace	this with	:	
JZ CPI JZ CPI	TERMN ":" TERMN 12		LXI PUSH	B,TERMN B	;assuming [8,C] is ;free,put the ;address to go to ;onto the stack.
JZ CPI	TERMN		CPI	H , II	
JŽ.	TERMN		RZ CPI	# . n	;go to TERMN if :matches
			R.7	•	,
			CPI RZ	12	
			CPI RZ	";"	
			POP	B	;eliminate TERMN ;address from the ;stack

Final challenge: Write a short subroutine that finds the parity of A without using the parity flag. Give the result in the carry flag, and don't smash any registers but A. You can use the stack.



Software Notes

by Bill Gates

Though the most difficult and . enjoyable part of writing a program is the design of data structures and program flow, it is also important to use the least number of instructions possible to perform each function in a program. For instance:

CALL SUB1 should be replaced by

JMP SUB1 unless something fairly tricky is being done with return addresses. The JMP is faster, takes one less byte, and uses no stack space. An instruction book on programming the 8008 ignores this simple fact:

JMPs should be avoided wherever possible. By rearranging code you can often avoid having an unconditional JMP by falling into the routine you were JMPing to.

The beginning programmer will use lots of SHLDs, LHLDs, STAs and LDAs when they are not necessary. The stack can be used to save temporary values in most cases. SHLDs, LHLDs, LDAs and STAs should only be used for values referenced in many different contexts within a program, i.e. an I/O parameter or the current line number. line number.

A good technique for familiarizing yourself with the instruction set is to go out of your way to use every instruction at least once (ex-cept penhaps DAA). Go through the instruction set from time to time and look closely at the instructions you seem to use very rarely. With few exceptions (DAA, SPHL) all the instructions can be used to advaninstructions can be used to advan-tage, even in small programs. One of the most overlooked instructions is XTHL. When all the accumulators have values that must be saved and a value needs to be taken off the stack, XTHL is the only instruction that can be used.

Example: ¡Exchange [B,C] with [H,L]

PUSH B ;put [B,C] on the stack

XTHL ;[H,L] = top stack entry =

;[H,L] goes on the stack

POP B ;[B,C] = original [H,L]

Sometimes the simple way of doing things is the best. PUSH B/POP D may seem like a tricky way of setting [D,E] = [B,C], but the obvious sequence MOV D,B/MOV E,C is much faster.

Some tricks involve instruction sequences which at first sight seem sequences which At first stant seem meaningless. For instance: SUE A or XRA A. Subtracting a from itself or exclusive-oring A with itself are the only one-byte ways of setting A=0. MVI A,0 must still be used if the condition codes need to be preserved, but this is rare.

ACC A is equivalent to RAL, except it affects all the condition codes, SBB A sets A=0 if carry is off and A=377 if carry is on. The routine below uses this fact to convert A as a signed integer to a Jouble byte signed integer in [H,L]:

The sequence: INF E DCR E doesn't modify any values, but it

does set the condition codes (except carry) depending on what is in E. If E is being used as a flag to indicate, say, whether or not a decimal point has been seen, the zero flag is set up to do a conditional JMP.

The subject of good decimal The subject of good decimal print routines has been discussed extensively in the Altair Software Department this week. This routine is one of the four or five I wrote this week -- each with its own advantages and disadvantages. This one is fairly tricky, in that it takes a little bit of looking at to understand.

#1 ;
;Print the binary unsigned number
;in [H,L] in decimal, suppressing

;24 bytes (25 if saves D.E) ON RETURN: ;A = last digit in ASCII ;B,D = 255 (all constants in :decimal) ;C,E = last digit -10;H,L = 0

Uses up to 18 bytes of stack Total compute time up to 85 milliseconds

;IDEA: calculate a digit, save it on the stack, and call the digit calculator to calcu-late and print higher order digits, pop the digit off and print it.

Software Notes

OLIVET: LXI B, -18 (LALL here - [U,E] = -1 (U,E] = -1 (

Parity is used as a check to detect errors in data transmission. Each data word is given an additional bit which is set to 1 if there are an odd number of 1's in the data and \$\beta\$ otherwise. When the data is received the parity bit is checked to make sure it is set properly. Thus, if you are reading a 7-bit ASCII paper tape with the 3th bit used for parity, the parity of the entire 8 bits should be even.

The reason I first thought about a parity routine for the 8080 is that the parity condition code and all the instructions related to it (190. JFB, RFE, RFO, CFO, CFE) are seldom used. I wondered how difficult it would be to calculate parity if the parity flag were removed. A user-settable flag would be much more useful than the parity flag.

BASIC uses the parity flag in only about eight places, and all of these are special tricks. Here is the smallest parity routine I've been able to write:

iEnter with number in A. 1\$ bytes.; On exit, A=\$ and all the other registers are preserved.; Carry is set depending on A's sparity.; Enter at ODDPAR for carry on to swean odd parity.

ODDPAR: ADD A

;Move a bit of A into carry.

RZ

;If all bits added into carry, return.

JNC ODDPAR

;If no bit moved into carry, rotate more.

jenter at EVNPAR for carry on to

;mean even parity EVNPAR: ADI 200

;Complement the parity of the remaining bits

JMP ODDFAR

;Rotate more.



GENERAL SOMWARE UPDATE INFO

by Paul Allen

Programmed I/O

The coding technique for data input and output in which the CPC waits for completion of the I/O operation is usually termed "programmed I/O." This is by far the easiest and most common way of writing input and output subroutines for the Altair, and is used by BASIC and the Package

There are usually two subroutines for each device. One that inputs a character from the device and one that outputs a cheracter to the device. The input routine (INCRR) waits for the device's input buffer full flag to be set and then reads the character. On the Altair, the device status is in the input side of the lower I/O channel, and the data is and from that character. is read from that channel +1. Assuming we will return the byte read from the device in the A register, the code is as follows (for an old SIOC board--character ready bit in bit 5):

A corresponding character (byte) output subroutine for an old (REV C) SIO board is listed below. The byte to be output is in the A register:

OUTCHR: PUSH PSW

;Save the A register on the stack.

OUTLP:

IN INCHN :Read the device status into the A register. ; See if bit 1 is = 0.

ANI 2Q JZ OUTLP

; If it is, keep waiting for the terminal to finish

INECHO: CALL INCHR

Often it is desirable to echo the character read from a terminal's keyboard immediately back to the terminal. The easiest way to do this is to insert

right before the OUTCHR routine and then call INECHO instead of INCHR. If we knew we were always going to echo the input character back to the

ecno the input character back to the terminal, we could have the input character subroutine (INCHR) "fall into" the output character routine (OUTCHR). This may be done by placing INCHR directly shead of OUTCHR and also removing the RET at the end of INCHR so an "OUTCHR" will always a penformed when INCHR is called

be performed when INCHR is called.

POP PSW

;Get back the saved output byte.

OUT INCHN + 1 ; Now output the byte to the terminal.

RET

;Return from subroutine.

INCHR: IN INCHN ;where ICHN is the input channel

ANI 400

;TEST BIT 5=0 (Q means octal). The mask 40Q is "anded" with the device status in the A register. The mask (400) selects only bit 5.

JZ INCHR

:If no input data ready, loop.

IN INCHN+1

;Read the input byte.

RET

:Return from the subroutine.

Note that the input character routine is a "subroutine" that could be called many different places in a program by using a CALL instruction, i.e.

CALL INCHR

;Get a character from the terminal.

CPI 150

;Was it a carriage return?

JZ ENDLÎN

; If so, end of input line.

Of course, the stack pointer must be set up pointing to an erea of memory set aside for use by subrou-tine calls and PUSH/FOP and other stack manipulations. This is most easily done as follows (this code is usually placed at the start of your program):

START:

LXI SP, STACK

-continued

DS STACK:

20 ;set aside 20 locations (10 levels) of stack space 57

Software Update

Thight modifications must be while to those routines if we want to one WIT I or modified MEV 0 serial 1/0 boards. In these boards, the sharacter ready bit is in bit 0 of the status byte, and the character done (sent) bit is in bit 7. Also, the bits are "active low," that is, a 1 means the bit is false and a zero means the bit is false and a zero means the bit is true, which is just the opposite of the way the bits were set on the REV 0 board used in the previous examples. We could test bits by using an AND immediate instruction as before (i.e. replace the ANI 400 in INCHR with an ANI 10 and the ANI 20 to an ANI 2000) and changing the JZ's to JNZ's. However since the status bits are in the least and most significant bits in the status byte, we can conveniently test them by using the rotate instruction to move the bit in question into the carry flag and then using a JNC instruction to loop:

```
INCHR: IN ICHN Read status
RAR Character ready?
JC INCHR If not, loop
IN INCHN+1 Read character
RET RETURN

OUTCHR: PUSH PSW Save character
RAL RAL Test bit 7
JC OUTLP
POP PSW Get character
Lock In A
OUT INCHN+1;Send it to
terminal
RET All done, return
```

Using rotates instead of ANIs aves one byte in each routine. Remember: taking care to save each byte you can will make long programs significantly shorter and faster.

PIO boards (often used for SWTPC
TVTs) have the status bits "active
low" like REV i SIO boards, but the
status bits are in different positions: character ready is bit 1 and
character done is bit 0, so:
INCHR: IN INCHN
INCHN INCHN
INCHN IN

```
CUTCHR: PUSH PSW
CUTLP: IN ICHN
RAR
JNC OUTLP
POP PSW
OUT INCHN+1
```

RET

If you are confused by the use of "masks," here is an explanation. If we want to make a jump on only one bit of the A register, we "and" a mask with that bit on with A. The result of the AND will be zero if that bit was zero, and non-zero if the bit was one. Here is a table of bit masks (in octal) for each bit position:

Hote that bits 0 and 7 take fewer bytes to test than the rest because they can be rotated into the carry status bit as mentioned earlier.

It is often very useful to use bit testing and setting in a program. Suppose you are writing an assembler and you want to remember if you have seen any colons or commas on a lina. You could use one bit in a register to flag the fact you had seen a colon and another bit to flag whether you had seen a comma; and you could use the other six bits of the register for six other flags. Suppose the flags were kept in the B register. Then, to set a flag (if bit=1 means set):

```
MOV A,B ;Get flag register in A

DRI 2 ;Mark colon seen (bit 1)

MOV B,A ;Save flags back

To reset a flag:

MOV A,B ;Get flag register in A

ANI 375 ;377-2
;Reset colon flag (bit 1)

MOV B,A ;Save flags back
```

To test two flags:

MOV A.B ;Get flag register

ANI 12Q ;Test both bits 3 & 1 ;(colon and comma)

JZ NETHER ;Jump to NETHER if both ;flags = 0

JNZ ONEFLG ; Jump to ONEFLG if one ; or both of two flags ; set.

To complement (invert) a flag (reset it if set, set it if reset):

MOV A.B ;Get flag register

XRI 2 ; Flip (complement) bit 1

MOV B.A ;Save flags back

Software Notes

by Bill Gates

Using the STACK

Every program written for the Svery program written for the \$8900, large or small, should take advantage of the stack. The stack is a stored list of data which behaves in a last ino-first out (LIFO) fashion. That is, PUSH D/POP D doesn't modify [D,E] since the POP removes the same two bytes that were just pushed onto the stack. There are three things to remember in using the stack:

- Initialize the stack pointer to the highest location in a block of free Read/Write memory. As data is pushed onto the stack the stack pointer is decremented.
- Make sure that the amount of space set aside for the stack is su ficient to hold all the values (in-cluding return addresses) that are Stored on the stack at one time. Every time a PUSH or CALL is done the stack pointer is decremented by two, so data pushed onto the stack will be stored in lower and lower locations. Every POP or RETurn increments the tvery for or kilurn increments the stack pointer by two, so the impor-tant thing is not how many values are PUSHed on during a program, but how many are on at the same time. Consider:

```
SP, STEROT
          LXI
PUSH
LOOPDO:
                           save [D.E]
          CALL
                 SUB1
RETADR:
           :
           POP
                           restore [D.E]
          DCR
          JNZ
                 LOOPDO
          DS 4
STKBOT:
SUB1:
                           ;no stack use
          RET
```

No matter how many times the above loop is executed, [D.E] will above loop is executed, [D.E] will always be saved and restored from the same memory locations, since the stack pointer is incremented by 2 by the PUSH, incremented by 2 by the KEI, and decremented by 2 by the REI, and decremented by 2 by the REI, and decremented by 2 by the POP. Only four bytes of stack space are set aside for this program since only 2 bytes of data (D and E) and 2 bytes of return address are ever stored on the stack at a time. If additional PUSH/POPs or CALLs are done inside the loop, more stack space would have to be set aside. Unless you are using all of memory and need to compactify as much as possible, it is a good idea to allocate a lot more stack space than you think you will ever

Unless you are being very tricky, never take more data off of the stack than is put on. This means doing more POPs and RETs than CALLs and

ILLUSTRATION OF STACK OPERATION

Consider the example given ear-Assume that STKBOT = 200 octal.

program data 175 176 177 ;set aside for stack use ;initial contents irrelevant 200

other data

After the LXI SP, STKBOT

SP will equal 200.

PUSHs and CALLs always put 2 bytes of data onto the stack as fol-

- ows:

 1) Decrement SP
 2) Store the high 8 bits of data being PUSHed in the memory location given by SP.

 3) Decrement SP
 4) Store the low 8 bits of data being PUSHed into the memory location given by SP.

 PUSI
- PUSHMA:

When the PUSH D is done: SP = 177, D is stored at 177, SP = 176, E is stored at 176.

Say RETADR = 124 When the call is done: SP = 175, high byte of Retadr = 0 and is stored at 175, SP = 174, the low byte of Retadr = 124 and is stored at 174.

So we have:

174	124	***	return	
175		(110	140000	eem ass
176	E	old	[D,E]	
177	D		(-,0)	

POPs and RETs do the "reverse" operation:

1) Pick up the low 8 bits of data

- in the memory location given by the SP
- 2) Increment the SP
 3) Pick up the high 8 bits of data
 in the memory location given by the SP
 4) Increment the SP

Exercise: Work out the details of how the RET and POP D in the example work.

Other machines that have stacks Other machines that have stock; vary in the details of implementation Some machines increment the SP on PUSHs and decrement on POPS (PEP-18). Other machines store before decrementing on POPS (Altair 680). However, the basic notion of a last infirst out list to store data and return addresses remains the same.

The way subroutines are nested that is, always returning to the most recent caller, makes the stack very natural for storing return addresses.

The fact that the stack is use The fact that the stack is used to store both return addresses and data allows for some tricky programming involving manipulation of return addresses on the stack, of which a few examples were given in earlier "Software Notes." It also causes some trouble however for subroutines that wish to leave results on the Stack of fetch arguments from the stack or fetch arguments from the stack, since the return address get in the way. The sequence:

> NOV INX в,м Н В VON TNY

was used many, many times in BASIC so it was decided to use one of the RST instructions to perform this opera-tion. It was coded as follows:

;[H,L]=return addres ;modify a JMP ;get [H,L] back XTHL SHLD POP PUSHMA+1 MOV C,H INX .. B,M PUSH JMP to return point

If only a single byte of data If only a single byte of data needs to be pushed onto the stack, put the data in A, B, D, or H and do a PUSH PSW, B, D, or H respectively, followed by a LNX SP. To pop off the single byte of data do a DCX SP, POP A, B, D, or H. This puts garbage into the PSW, C, E, or L respectively, Unless the same PUSH will be used to store a large number of one byte pieces of data on the stack. If is pieces of data on the stack, it is simplest to merely do a PUSH/POP se-quence and allow the extraneous byte to be stored.

Software Notes

Software Notes

Sometimes the amount of stack stace a program requires will depend on the input to the program, for instance when BASIC evaluates complicated formulas. If this is the case, a check must be done when data is gusned on to make sure the stack inn't "overflowing." If it is, either some sort of recovery procedure must be invoked, or an error message printed. The following subroutine checks to see if the stack is pointing below STKSTP.

```
;here on stack overflow
```

If you have a subroutine which is often passed constant arguments such 45:

```
MVI C,3
CALL SUB1
      :
     MVI
CALL
            C,5
SUB1
             MVI C,7
CAEL SUB1
SUB1:
```

By manipulating the return address you can save one byte per call as follows:

```
CALL SUBIC
DB 3 ;
                                        ;put constant in 
;return location
                  CALL SUBIC
DB 5
                   CALL SUBIC
                               ;(H,L]=return address
C,H ;fetch the constant
H ;update return address
;restore the return
;address and [H,L]
                   XTHL
HOV
INX
SUB1C:
                    XTHL
SUB1:
```

This is not a useful technique in most cases, but it does give a good example of XTHL.



Notes on Disk **Extended BASIC**

Disk Exempted SAMEC is a number-tione system which is delivered on a florry Risk. This Clopus has been construct and loaded with the utility fless that print lirectories, format other Risks and de disk Hagnesties as well as Extended BATO. The disk loader is about 120 bytes and can either reside on a PSCM, be keved in or be loaded from ACP or paper tage using the standard 20-byte boot-strap. strap.

Luring initialization the number of disk buffers (maximum 9) and random access blocks (maximum 8) to be allocated are determined by the user. These numbers determine the number of files that can be open simultaneously and the number of random access files that can be open simultaneously, respectively. The disk irives that are to be brought on line are all checked for proper formatting and the locations of free sectors are stored in memory.

Each floopy can store 300,000 bytes (characters) of user information. The rest of the storage space on the floopy is used to store the "fle structuring and error detection formation. Up to 25% files can be atored on a floopy and a single file can be up to 300,000 bytes long. A file must reside entirely on a single floopy, thus no file can be larger than 300,000 characters.

There are three modes for file

- access:

 1) Sequential input: The file is stored as ASCII text. Numbers and strings are read as character strings in exactly the order they were typed in or written out.
- Sequential output: Any previous contents of the file are deleted and output is done item by item in ASCII.
- 3) Random access: Each record is 120 characters. Numbers are written in binary, so integers take 2 bytes, single-precision numbers 4 bytes and double-precision numbers 6 bytes. Special functions return the record number of the current position in the file (LOC) and the highest numbered record currently allocated. bered record currently allocated (LOF) in the file. PEADs and PTHTS of random access records can be intermixed. A precific record number in the file can be specified by a formula in both the PEAD and PPINT statements.

All the features of non-disk Extended BASIC are provided.

To use Disk Extended BASIC, 20K of memory is required since the program itself uses 16.5K and each disk buffer and random access block require another 140 bytes.



I/O Programs for the ACR

Input/Output programs for the 88-ACR

By Tom Durston

One request we've been getting frequently is for simple machine language programs to write and read data on tape through the 88-ACR. Listed below is a program to write and a program to read using the 88-ACR. These programs have been used in our engineering department to store lengthy test routines, and can be used for any type of data.

WRITE PROGRAM - 38 bytes

Writing data on tape through the 88-ACR is accomplished by first specifying the start address of data and the end address of data. Then a test byte (000 in this program) is written, followed by data output. The last portion of the program tests to see if the program has transmitted the last byte of data. If it has, the program jumps to the last positions in memory, and is observed by a change in the address lights on the front panel. If the program hasn't outputted the last data byte, the H & L registers are incremented by and the program outputs the next byte. This program is placed in the upper portion of "K memory with a starting address of 017,000. The location may be changed, but be sure to change all jump addresses accordingly. After recording data that includes program information, write down the start and end address on the tape cartridge along with the name and test byte of the program for identification.

When recording data at the beginning of a cassette tape, record at least 15 seconds of steady tone before running the write program (to get past the plastic leader and wrinkles in the beginning of the tape). Also, if recording more than one batch of data, leave at least 5 seconds of steady tone between batches. This program is written for 88-ACR addresses of 6 6 7.

88-ACR WRITE PROGRAM

TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
	LXI	017,000	. 041	Load immediate H&L register pair
		1	xxx	Lo starting address of
	. '	2	жж	Hi date to be written
	LXI	3	001	Load immediate B&C register pair
		ļ 4	XXX	Lo end address of
	ļ.	5	xxx	Hi data to be written
	HVI	5	076	Move immediate to accumulator
	1	7	000	Test byte to be written at beginning
	OUT	017,010	323	Output data from accumulator Data channel # of 98-ACR
	1	11	007	Input data to accumulator
ŢEŚŢ	IN	12	333	Status channel # of 88-ACR
		13	006	Rotate accumulator left, test for D7 true
	RLC	14	332	Jump if carry (D7 not true)
	JC	15	012	1 7 1
		17	017	To "TEST"
	HOV	017,020	176	Move contents of memory specified by HEL
-	HOV	017,020	1 -70	register to accumulator
i	OUT	21	323	Output data from accumulator
	001	22	007	Data channel # of 88-ACR
	VOK	23	175	Move contents of L register to accumulate
	CMP	24	271	Compare accumulator vs B register
	JNZ	25	302	Jump if not zero (L # B)
	3112	1 26	040	To "NEXT"
		27	017	1 1 33 11-11-11
ı	HOV	017.030	174	Hove contents of H register to accumulate
	CMP	31	270	Compare accumulator vs C register
l	JNZ	32	302	Jump if not zero (H # C)
ŀ	1	33	040	TO "NEXT"
i		34	017	1 1 ""
ı	JMP	35		Jump (if L = B and H = C)
ı		36	375	To "END"
ı		37		1 1
NEXT		017,040		Increment register pair H&L
l	JMP	1 1	303	Jump
1	1	2	012	To "TEST"
l	l	3		Jump (loop to self)
CND	JMP	017,375		I newh (reach to serv)
l	I	376 377	375 017	To "END"
ı	1	377	1 01/	1 /

READ PROGRAM - 48 bytes

As in the write program, start and end addresses of incoming data are specified first. Next, the program looks for the test byte (000 in this program). Once the test byte is detected, the program inputs data and stores it in memory as specified by the H & L registers. The next portion of the program tests to see if the end memory address has been filled. If it has, the program jumps to the last positions in memory, and is observed by a change in the address lights on the front panel. If it is not the end, then the program increments H & L by l and jumps back to input another data byte. This program is placed in the upper portion of 4K of memory with a starting address of 017,000. The location may be changed, but be sure to change all jump addresses accordingly. When reading data back in, the tape and program should be started a few seconds before the start of data.

RR-ACR	READ	PROGRAM	

TAG	MREMONIC	AODRESS	OCTAL CODE	EXPLANATION
	LXI	017,900	041	Load immediate H&L register pair
		1	xxx	Lo } starting address of
i		2	XXX	Hi data to be read
	LXI	3	001	Load immediate B&C register pair
	1	4	xxx	Lo end address of
		5	xxx	Hi data to be read
TSTBT	133	6	333	Input data to accumulator
		7	005	Status channel # of 88-ACR
1	RRC	017,010	017	Rotate accumulator right (test DØ true)
l	JC	11	332	Jump if carry (DØ not true)
1	1	12	006	To "TSTBT"
ł	1	13	017)
	IN	14	333	Input data to accumulator
		15	007	Data channel # of 88-ACR
	CPI	16	376	Compare immediate with test byte vs
ł		l	l	accumulator
ı		17	000	Test byte
1	JNZ	017,020	302	Jump if not zero (test byte≠input byte)
i		21	006	To "TSTBT"
		22 23	017 333	Input data to accumulator
TEST	IN	23	006	Status channel # of B8-ACR
1		25	017	Rotate accumulator right (test DØ true)
l	RRC	25	332	Jump if carry (DB not true)
l	JC	27	023)
			017	To "TEST"
		017,030	333	Input data to accumulator
DATA	IN	32	007	Data channel # of 88-ACR
	MOV	33	167	Move contents of accumulator to memory
] 35	1	address specified by H&L registers
ı	NOV	34	175	Move contents of L register to accumulator
1	CMP	35	271	Compare accumulator vs B register
1	INZ	36	302	Jump if not zero (L # B)
	1 0	37	051	1 1 1 1
]	017,040	017	To "NEXT"
	HOV	41	174	Move contents of H register to accumulator
I	CMP	42	270	Compare accumulator vs C register
I	JNZ	43	302	Jump if not zero (H # C)
	<u> </u>	44	051	To "NEXT"
	į.	45	017	1 1
	JMP	46	303	Jump (if L = B and H = C)
		47	375	To "END"
	l.	017,050	017	
HEXT	IWX	51	043	Increment H&L register pair
	JMP	52	303	Jump
I	ŀ	53	023	To "TEST"
ŀ	1	54	017	l J
EMD	JMP	017,375	303	Jump (loop to self)
I		376	375	To "END"
I	ı	377	017	
L	1	L		L



Software Notes

by Bill Sates

To go with the decimal output routine given in September's issue, here is a decimal input routine. For fun, modify it so it checks for overflow. (Hint: use the carry bit generated by PAP.)

proutine to do decimal input (DECIMP) preturn result in [H.L]. [A] contains the terminating character. [D.E] is smashed. Stack use: INNET is called to get a character in [A]. Overflow is not checked.

DECINE:	LXI	н.а	;initialize to zero
DECLOP:	CALL	INCHR	read a character into [A]
	CPI	"9" + 1	;see if it is > "?"
	-RNC		return if so
	CPI	"2"	(see if it is < "l"
	RC		return if so
	SUI	n 211	[[A] = numeric value of new digit
	*vov	5.H	(L,H) = [E,C];
	THOY	E,L	
	DAD	H .	(H,L] = old [H,L]*2
	DAD	н	##[J,H] blo = [J,H];
	†DAD	9	(H,L] = old [H,L]*5
	DAD	H	@1*[1,H] blo = [1,H];
	MVI	0,0	;[D,E] = new digit
	MOV	E.A	
	DAD	ם <u>'</u>	;add in the new digit
	JMP	DECLOP	;get more digits

[†]eliminate for octal input

The simplicity of loading BASIC into an Altair is important, since people without PROMs or BASIC on MOM must load it every time they power up their machine. Here are the details of how this process works:

(All numbers are octal)

The format of a binary tape of BASIC or a monitor is as follows:

```
leader = 175 currently
last byte of checksum loader (311)
next to last byte of checksum loader (172)
```

. intermediate checksum loader bytes

second byte of checksum loader (61)
first byte of checksum loader (363)
gap of null characters (0)

<checksum data block -- up to 256
data bytes per block>
<additional checksum data blocks
until all program data blocks
until all program data bas been given>
<checksum go block>

Checksum loaders can be loaded into most pages of memory depending on location 2 of the boot and which checksum loader is on the tape. The checksum loader for WK BASIC and the Package I monitor starts at location $7\mu00$. The checksum loader for WK BASIC starts at 17400. Except for being relocated, these loaders are identical.

-continued

Y

Software Notes

Checksum data block:

79 start character number of data byten in the block (g=250) lower 8 bits of storage address high 8 bits high 8 bits cdata bytes>
checksum byte = summation without carry of all bates
 in the block except the 170 and count
 specification

Checksum: go block

170 start character lower 8 bits of address to jump to high 8 bits

The data block for locations # through 375 is the last data block on the tape so the bootstrap loader doesn't have to be keyed in again when checksum errors occur, unless the checksum error is on the final data block.

BOOT STRAP LOADER start at location zero

LXI H, number of bytes in the checksum loader page number of the checksum loader 0/

Set [N.L] to point to the last location in the checksum loader + 1.

LXI SP,STKADR Set [SP] so returns come back to this location. After each return [SP] is reset. 3/

6/ . IN PAR See if there is a character, and loop if not.

. IN CMP P.Z Read a character and see if it's leader. (Lead character = number of bytes in the checksum loader) 12/

DCR MOV RNZ Store the data in the next lower location, and loop unless all bytes have been read. 16/ M,A

PCH L 21/ Start the checksum loader at its beginning.

STKADR: DW LOPADR

The stack pointer points here, so this gives the address returns branch to.

This bootstrap loader has several advantages:

- 1) Leader is allowed.
 2) Only 20 bytes need to be keyed in.
 3) It automatically starts the checksum loader, so only one tape needs to be entered.
 4) It can run from Read Only Nemory.
 5) It starts at a convenient location (zero).
 6) It is easily relocated by changing the addresses at locations 4 and 22.
 7 To load different checksum loaders, only location 2 needs to be changed.

I've written a bootloader that only takes 13 bytes of keyed-in data, but anything smaller than 20 bytes isn't easy to use.



SOFTWARE NOTES

tuiti-Precision Arithmetic

by Bill Gates

On the 8080, multi-precision unsigned arithmetic is made easy by the carry pit and its affect on the instructions "ADC" and "SB". Unsigned arithmetic treats all numbers as positive, with all zeros being the least number, and all ones being the highest. Adding and subtracting memory addresses is the most common form of unsigned arithmetic. Multi-precision arithmetic must be used thenever the range of values desired is greater than that accepted by the arithmetic unit of the computer you are using. The 8080's arithmetic units accepted 2-8 bit operands, one from the [A] register and the other from B, C, D, E, H, L, contents of address in [H, L] or the byte following the arithmetic instruction (immediatemode) so anytime values greater than 255 are to be accepted, sulti-precision arithmetic must be used. "DCX", "INX" and "DAD" allow 16-bit quantities to be added to, or subtracted from, so 16-bit arithmetic could be considered single precision. However, the lack of any 16-bit arithmetic instructions that use carry to affect their result make it more appropriate to considered included the could be considered single precision.

```
;16-bir unsigned add [H, L] = [D, E] + [H, L]
ADD18U: DAD D
;carry is set as an overflow indicator
         ;32-bit unsigned add [D, E, B, C] (M + 3, M + 2, M + 1, M)
         ADD32U: MOV A, C
ADD M
MOV C, A
INX H
HOV A, B
ADC H
HOV B, A
INX H
HOV A, E
ADC N
HOV E, A
INX H
HOV A, E
ADC N
ADC M
ADD M
ADC M
ADD M
                                                                                      ; carry is returned as an overflow ; indicator
         ;16-bit subtract [H, L] = [D, E] - [H, L]
          SUB16U: MOV A, E
SUB L
MOV L, A
MOV A, D
SBC H
MOV H, A
          ; carry indicates that [H, L] was greater than [D, E]
          ;32-bit subtract [D, E, B, C] = (M + 3, M + 2, M + 1, M) - [D, E, B, C]
          SUB32U: MOV A, M
SUB C
MOV C, A
INX H
HOV A, K
SBC D
MOV B, A
INX H
                              INX H
HOV A, H
SBC E
HOV E, A
INX H
HOV A, H
SBC D
HOV D, A
RET
```

-continued

66

Software Notes

```
;carry indicates [D, E, B, C] was greater than (M+3, M+2, M+1, M);add 8-bit [A] to 15-bit [B, C] unsigned. Result in [B, C]
```

```
AD#16U: ADD C
MOV C, A
ADC B
SUB C
MOV B, A
;no overflow indication is given
```

Signed Arithmetic

In signed arithmetic (2's complement) half the numbers are treated as negative and the other half as positive. All followed by all zeros is the smallest number. Ail 1's is the largest negative number (-1), and all 0's is the smallest positive number. A zero followed by all onts is the largest number. Onte that the absolute value of the smallest number (and followed by all zeros) is larger than the largest number. This creates an overflow case for negation, and makes subtraction tricky if this special case is handled. This "special" negative number is -32768 if 16-bit signed arithmetic is used. This highest 16-bit signed number is 32787.

This signed format allows two numbers to be added through a simple DAD. The only complication is checking for overflow. The table below gives the different possibilities for adding signed numbers:

	Arg 1	Arg 2	Carry	Sign of Result	Overflow
1	pos	pos	off	neg	yes
2	pos	pos	off	pos	no
3	pos	neg	off	neg	ne
4	pos	neg	φn	pos	no
s	neg	neg	on	neg	по
6	neg	neg	on	pos	yes

Overflow only occurs when the result of adding two positive numbers is greater than 32767, or the result of adding 2 negative numbers is less than -32768. The formula: (**) means exclusive - or*)

Sign of arg 1 & sign of arg 2 & carry & sign of result is 1, if and only if overflow occurred. Subtraction is merely a negation followed by an addition, unless -32763 is being subtracted (i.e. -30 - (-32769)), in which case no negation is necessary, but the sign of -32768 as an addend must be positive.

```
;16-bit signed negate [H, L] = -[H, L]
```

```
NEGIGS: XRA A ;get negative [L]

SUB L

MOV L, A

SUB H

SUB L

MOV H, A ;[H] = -[H] - borrow if any

SUI 128 ;see if -32788 (decimal)

ORA L ;with [H] = 128, [L] = 0

RNZ

JMP OVERFL ;overflow here
```

;16-bit signed add and subtract [H, L] * [D, E] * [H, L]

```
SUBENT: CALL NEGIGS
ADDISS: MOV B, H
SBZENT: DAD D
GOT BAR
RAR
STAR B
ST
```

```
Software Notes
```

```
;subtract [H, L] from [D, E]
SUB16S:MOV A, H
SUI 12B
ORA L
JHZ SUBENT
                                                                              ;is it -32768?
                                                                              ;if not, just negate and add ;say sign is positive ;do the add
                           MOV B, L
JMP SBZENT
USR Routines
```

USR Routines
There are two ways for a "USR" routine to get the argument passed to it as a signed integer in [D, E]. The easiest is to use a CALL followed by the two byte address in locations 4 and 5. The only disadvantage to this is that it has to be changed when you get a new version of BASIC, since the address in locations 4 and 5 changes from version to version. The alternate way is long, but doesn't have to be changed when you get a new version of BASIC. It is: LTH, BACK LC PUSH H
LHLD 4
PCHL

PCHL

BACKLC: rest of USR routine

Here are 4 example USR routines written for 4K and 8K BASIC. In Extended BASIC, the argument is passed and returned in [H, L]. So appropriate modifications will have to be made to use these with Extended BASIC.

```
#1 function: turn interrupts ON if argument is negative. turn interrupts OFF if argument is positive.
```

```
CALL <address at location 4>
                                                                iget argument high order
;set MINUS if negative
;assume positive
;return if so
;otherwise, turn interrupts on
MOV A, D
ORA A
DI
RP
EI
RÉT
```

#2 function: Delay for 11.5u seconds * argument + overhead

```
CALL <address at location 4>
DCX D
MOV A, E
ORA D .
JNZ LOOPDL
RET
                                                               ;decrement the argument ;is [D, E] = 0?
LOOPDL:
                                                               ;if not, continue looping
```

#3 function: Execute instruction or instructions in [D, E]. Return value of [A].

```
CALL address at location 4 ; get argument in [D, E]. XCHG
SHLD INSTRS
SHLD INSTES
LXI, H O
DAD SP
SHLD STORSP + 1
LXI SP, PSWLOC + 1
POP PSW
POP B
COP B
                                                        ;save the stack pointer
                                                          ;set up to read the USR ac-
;cummlators, fetch the USR
;accumulators
```

POP B POP B DS 2 PUSH B PUSH D PUSH R PUSH R ;store the USR accumulators

return the contents of [A].
ias the result in [A, B]
restore the stack pointer
;convert [A,B] and re-enter
;the BASIC program
;the accumulators can be set
;un and examined by using
;PEEK's and POKE's on these
;locations HOV B, A XRA A LXI SP, 0 LHLD 6

PSVLOC:

-continued

INSTRS:

STORSP:

Software Notes

 $\slash\hspace{-0.4em}\slash\hspace{-0.4em}\slash\hspace{-0.4em}\slash\hspace{-0.4em}$ dispatch to one of several subroutines depending on the high B-bits of the argument

```
CALL (address at location 4>
LXI H, TBLLOC
MVI E, O
MOV C, D
DAD B
DAD B
MOV A, M
INX H
MOV L, A
PCHL
                                                                                         ;point at dispatch table
                                                                                          spoint at dispatch table siget dispatch offset in [B, C] add in 2 % offset since stable entries are 2 bytes affetch the dispatch address into [H, L]
                                                                                          ;dispatch
```

DW USRZER DW USRONE DW USRTWO ;address to go to on zero TBLLOC: on one

Note on allowing interrupts

To allow interrupts a program must always leave 16-bytes of free stack space. If multiple interrupts can come in 16 *(maximum number at once) bytes must be left free. Also no tricks involving INX SP or DCX SP can be used. The third example USR routine is not interruptible, since an interrupt following the LXI SF would not work.



Slot Machine Game For MITS BASIC by Jon Malden

This program is written using the combinations and nercentages suggested by Bonald D. Spencer on pages 219-223 of his book, "flame Playing with Computers".

SLOT MACHINE IS SET UP WITH 3 REELS, 20 SYMBOLS EACH REEL:

	REEL 1	REEL 2	REEL 3	SYMBOL	EQUIVALENT
CHERRIES	4	6	0	-	1
ORANGES	5	4	7	0	2
BELLS	4	6	5	1	3
LEMONS	3	2	4		4
NATERMELONS	3	1	3	+	5
BARS	1	1	1	\$	6

PAYOFFS ARE AS FOLLOWS: (A = ANY SYMBOL)

ca	MBINATI	ON	PAYOFF	NUMBER OF POSSIBLE WAYS
	A	A	\$ 3	400
		A	. 5	240
0	n	\$	6	20
ĭ	ĭ	ň	8	168
:	:	ř	10	24
		ë	15	3
7	ň	Ž	18	140
		1	20	9
Š	ş	. \$	200	i

PAYOFF AVERAGES \$70.49 FOR EVERY \$80 PUT IN; NET LOSS IS \$9.51; THE HOUSE MAKES 11.89%. (CASINOS ARE THOUGHT TO MAKE BETWEEN 3% AND 50% WITH THE AVERAGE BETWEEN 11% and 12%).

EACH TIME THE REELS SPIN, YOU ARE BETTING A DOLLAR. THE PROGRAM ESTABLISHES THE REEL EQUIVALENTS WITH RANDOM NUMBERS, PRINTS OUT THE SYMBOLS, THE PAYOFF (IF ANY), AND SUMMARIZES YOUR FINANCIAL POSITION AT THAT POINT. (REMEMBER IF YOUR MINNINGS ARE \$20 AND YOU WIN A \$5 PAYOFF, "OUR NEW WINNINGS ARE \$24--\$25 MINUS THE DOLLAR YOU BET.)

THE PROGRAM IS WRITTEN IN "MITS" BASIC AND USES THE FOLLOWING VARIABLES:

K L N P Q R(3) S(6)	PAYOFF COUNT LOSSES (MONEY PUT IN) NUMBER OF RANDOMS IGNORED PAYOFF EQUIVALENT OF ALL THREE REELS EQUIVALENT OF INDIVIDUAL REELS SYMBOL EQUIVALENT TABLE WINNIMS (TOTAL PAYOFFS)			
X/Y	"FOR" LOOP CONTROLLED VARIABLES			
Z	IGNORED RANDOMS			
D\$	DECISION			
R\$(3)	SYMBOL FOR INDIVIDUAL REELS			
S\$(6)	SYMBOL TABLE			

I'd like to say something brief about MITS Basic: I think it's great!
Comments have been made about it being slow and about certain clumsy
features. But the agility to play with bits, to sense ports and to use
single ASCII codes is long overdue! I hope the use of "INP" in this
program will encourage other programmers to work on new data input
methods (especially for games). Having to "hit return" after each entry
is a drag!

```
100 DATA = U.1.# + $
110 FORX = 1 TO 6 READ S$(x).S(X) = X NEXT
120 IF NOT (INP(0)<128) G010 120
                          230 IF NOT (IMP(1) = 32 ON IMP(1) = 07,0010 230
240 IF IMP(1) = 81 GOTO 750
250 L = L + 1
260 FOR X = 1 TO 3.R(X) = IMT(20*RND(8)) + 1.NEXT
270 IF R(1) \( \) 6 THEN R(1) = 2.GOTO 330
280 IF R(1) \( \) 0 THEN R(1) = 3.GOTO 330
280 IF R(1) \( \) 1 THEN R(1) = 3.GOTO 330
300 IF R(1) \( \) 1 THEN R(1) = 3.GOTO 330
310 IF R(1) \( \) 7 THEN R(1) = 5.GOTO 330
310 IF R(2) 7 THEN R(2) = 3.GOTO 390
340 IF R(2) 13 THEN R(2) = 1.GOTO 390
350 IF R(2) 17 THEN R(2) = 2.GOTO 390
350 IF R(2) 17 THEN R(2) = 5.GOTO 390
360 IF R(2) 17 THEN R(2) = 5.GOTO 390
380 R(2) = 6
390 IF R(3) \( \) 8 THEN R(3) = 5.GOTO 440
400 IF R(3) \( \) 8 THEN R(3) = 3.GOTO 440
410 IF R(3) \( \) 7 THEN R(3) = 3.GOTO 440
410 IF R(3) \( \) 7 THEN R(3) = 5.GOTO 440
410 IF R(3) \( \) 7 THEN R(3) = 5.GOTO 440
410 IF R(3) \( \) 7 THEN R(3) = 5.GOTO 440
410 IF R(3) \( \) 8 THEN R(3) = 5.GOTO 440
410 IF R(3) \( \) 8 THEN R(3) = 5.GOTO 440
410 IF R(3) \( \) 8 THEN R(3) = 5.GOTO 550
              430 R(3) = 6
440 Q = 100 *R(1) + 10 *R(2) + R(3)
450 IF Q = 566 THEN P = 200 GOTO 550
460 IF Q = 555 THEN P = 18 GOTO 550
470 IF Q = 222 THEN P = 18 GOTO 550
480 IF Q = 556 THEN P = 15 GOTO 550
490 IF Q = 344 THEN P = 10 GOTO 550
500 IF Q = 332 THEN P = 8 GOTO 550
510 IF Q = 332 THEN P = 8 GOTO 550
520 IF INT (Q/10) = 1 THEN P = 5 GOTO 550
530 IF INT (Q/10) = 1 THEN P = 3 GOTO 550
540 P = Q
550 FOR X = 1 TO 3 FOR Y = 1 TO 6
560 IF R(X) = S(Y) GOTO 580
560 IF R (X) = S(Y) GOTO 580
570 NEXT Y
590 W = W + P:IF P = 0 GOTO 610
600 K = K + 1
610 PRINT PRINT "REELS "TAB(9):R$(1):TAB(12):R$(2):TAB(15):R$(3)
620 IF P = 0 GOTO 700
630 IF P = 200 GOTO 660
640 IF NOT (INP(0)(2):8):GOTO 640
650 OUT 1.7 PRINT "PAYOFF. $".P:GOTO 700
660 FOR X = 1 TO 75
670 IF NOT (INP(0)(128):GOTO 670
680 OUT 1.7 NEXT
690 PRINT "JACKPOTILITI $".P
700 ON SON(W-L) + 2 GOTO 710.720.730
710 PRINT "SO FAR YOU VE LOST $".L-W:GOTO 740
720 PRINT "SO FAR YOU VE WON $".W-L
730 PRINT "SO FAR YOU VE WON $".W-L
740 PRINT SO FAR YOU VE WON $".W-L
750 PRINT YAMOUNT PAID $".W
770 ON SGN (W-L) + 2 GOTO 780.790.810
780 PRINT "TOTAL LOST $".L-W:PRINT "NUMBER OF PAYOFFS: ".K
770 ON SGN (W-L) + 2 GOTO 780.790.810
780 PRINT "TOTAL LOST $".L-W:PRINT "WANNA TRY AGAIN, SUCKER?" GOTO 9999
790 PTINT "YOU BROKE EVEN TOO BAD." PRINT "THE NEXT ONE MIGHT HAVE"
800 PRINT "BEEN THE BIG ONE!" GOTO 9999
810 PRINT "TOTAL WON $".W-L. PRINT "YOU BUY THE DRINKS!"
9999 END
OK
                  560 IF R (X) = S(Y) GOTO 580
570 NEXT Y
```





MAINTENANCE SOFTWARE

Maintenance software serves two primary purposes. First, it aids in identifying problem areas that exist within a computer system. Second. by not finding any problems, it should give a high degree of confidence in the system. With these thoughts in mind, we use several different programs in the process of checking out repair and production computers.

Let us consider how one short program can be of use in this regard.

		Sen	se Switch Read	
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
STRT	IN S.SW	000,000	333	Input sense switch data (I/O channel 377)
		001	377	to the accumulator
	STA 100	002	062	Stores the contents of the accumulator
		003	100	in memory location 100 (octal)
		004	000	
	JMP STRT	005	303	jump to the start of the program
		006	000	
		007	oôo	

This program reads the sense switches (A8 through A15), then stores the information in memory location 100. Thus, when memory location 100 is displayed, the data lights should reflect the positions of the sense switches. For example, if switch A8 were up, then D0 would be on. Or if A15 was down, then D7 would be off.

Mhat this program tells the technician depends on his knowledge of the computer. If the technician has trouble entering or checking the program in the computer's memory, he knows the proper portions of the D/C board, CPU

After loading the program, he should then single step through the program. By observing as it executes the program step by step, he can often identify a problem area on the CPU board or on the D/C board.

The last thing he does is to run the program, stopping to examine for each of the sense switches. This assures proper sense switch the memory for each of the sense switches. Thi reading, which is necessary when loading BASIC.

If the program fails to execute properly, the technician than begins his troubleshooting in the appropriate area.

his troubleshooting in the appropriate area.

If the program will run and single step, but yields the wrong data at memory location 100, he has several possible problem areas. First a visual inspection is made on the CPU board to verify R9 through R16 are 4.3K ohm resistors and 10°0° is a TT 74123. Next the timing relationship of £1 and £2 are checked. If this checks properly, he will then check the logic on the D/C board, starting at 10°0° pin 8 (a logic low level that has a high going pulse when the sense switches are being read).

If the computer will operate correctly when either running or single stepping, but not both, the technician should begin his troubleshooting on the CPU board at 10°R° pin 8 (normally high; goes low to enable DI data bus) and checks logic levels of 10°0. If the CPU checks out, he will then proceed to the appropriate area on the D/C board to continue his troubleshooting. If improper operation results in writing alternating bit patterns through memory (usually 071 with 000) he begins his troubleshooting with 10°0° on the CPU. These problems are generally caused by improper enabling of the DI data bus.

As can be seen, this program while short can be of great benefit to the technician. It aids him in identifying the area in which to start his trouble-shooting. If he fails to find a problem, he feels confident in the proper operation of the majority of the computers circuits. He is now ready to use more complex programs in checking out the computer.



COMPUTER NOTES/APRIL-1976

ALTAIR DISK TEST PROGRAMS

y Tom Ourston

Listed below are some Affair Hisk fest programs that will check out all the normal functions of the Disk Drive. These check-out procedures will also be included in the Affair Disk Theory of Operation manual.

A. Disk Read/Write fest Program

This program writes data on disk on sector \emptyset of the track it is positioned on, then reads the data back, stores it in memory, then outputs it to an 1/0 device. It is used for testing all read/write functions.

hRITE: The number of write data bytes is set by the position of the sense switches (maximum of 22%g). Write data consists of:

lst byte = 377g (D7 = 1 - sync bit)
2nd byte = data on sense switch
5rd byte = 2nd - 1
4th byte = 2nd - 2

"n"th byte = 001 last byte = 000

If sense switch is set to #88, program will stop.

 $\frac{\text{READ:}}{\text{address 001,236g and consists of the data written}}$ by the write program

OUTPUT: After the read program, the data is outputted to a terminal (Teletype, CRT, etc.). The output program is set to output on channel 1. To obtain a useful output pattern, change the sense switches until a desirable pattern is printed. The characters printed will consist of all printable ASCII characters in reversed order (as in 987654321 and ryxwvu...). This pattern repeats itself and is easily observed for errors.

B. Stepping Program

This program steps the disk head out 77 times to track \emptyset and then in 77 times to track 76, continuously repeating with the computer in the run mode.

This program is useful for testing the disk enable, $^{\rm MI}$ status, track § status, and stepping functions of the disk.

While stepping with this program, the head is unloaded, so it may be run continuously without wear on the read/write head surface. A squesking sound caused by the head load mechanism is normal in this test.

To loop with the read/write program, see next section.

. For stepping program, disk drive address of \$99 is used. To change disk drive tested, the address is contained in location (001,001).

Looping With Stepping Program

To check the read/write and step functions simultaneously, the two programs may be run together by changing:

- Data in locations (000,154) and (000,155) to 037. 001 as indicated.
- 2) Data in location (001,034) to 303 as indicated.

Disk Test Programs

Start the program at (001,000), the start of the stepping program.

The disk head will step out to track 9.


The head will then load and a write/read will occur. The head will then unload and output will take place. After output, the head will step in once, starting the write/read sequence again. After this repeats 76 times, the head is stepped out to track Ø, and it begins again. ***


2) Output device addresses are in locations (000,133) (status) and (000,141) (data).


READ/WRITE PROGRAM


TAG	DINOMEN	ADDRESS	COC		EXPLANATION
	HV1(A)	000,000		76	Disk drive address
	OUT	2		23 1	
		3			Disk concroller enable channel
LDID	₩¥ t (A)	1 1		76 04	Logul head bit
	out	\ 6	3	21	
		. \ .3		11	Disk function control channel input # of bytes to be written
WRTLP	IN.	/ "		77 1	Sense switch
	MOV(C)+			17	Store in "C" reg.
	MVI(D)	1			Store in "D" reg.
				77	first write byte Store in "B" reg.
	W1(B)			ot!	"ENNO" status mask
WSECT	ŢN	1 1	7 3	133	Write sector test
	1			111	Sector posttion channel
	CPI			ion I	# sector
	JHZ	2	5	SON	Jump 1f not start of \$ sect.
				17	to PMSECT"
	MVI (A)			176	
	ATT (A)	1 3	7	200	write enable bit
	1			323 011	Disk function control channel
	1			333 333	Pirez byte test
FEYT	1		33	010	Disk status channel
	ANA(A)			240	Test for "ENMO" status Jump if "ENMO" faise (=1)
	JNZ		35 36	302 032	10 mk kt. Figure . 19790 (-1)
	i		57	800 j	
	MOV(A)	(D)	40	172	Hove 377 into scom.
	OUT			\$23 012	Output first byte Disk data channel
TAUAT	116		43	333	Start of write data sequence
LADAI	1		44	010	Disk status channel Test for "EMMD" status
	ANA			240 302	Jump if "ENNO" false (=1)
	JHZ			3431	to "WBAT"
İ			50	000	
1	A) VOM)+(C)	SI	171	Move "DATA" byte to sccim.
l	OUT	1	52 53	323 G12	Disk data channel
	DCR(C	1	54	015	Decreses, "DATA" byte
i	JNZ	.		302 043]	Jump if data byte # #. to "WDAT", write another byte
į	1		56 57	000	LU 4001 ,
PZT	IN	l	60	333	Start of zero byte
			61	010	Output sequence Test "ENGO" (last byte written)
i .		v)+(II)	62	240 302	Jump if "EMAID" false
	JHZ		63		1 To W2T
		- 1	65	000	l
		A) (A)	66		
	007	1	67 70		Of all data chammel (and of write,
			10		start of rend;
	LAI	1	71		Load N+L reg. with: Starting addr. to store read date
			72		

	1	74	606	Store in "6" reg.	
	MVI(B)	73	200	"NRUA" mask	
	NOP I	76	000		
	NOP	77	000		
RSECT	CN :	100	333	Read Sector Lest	
		101	011	Sector position channel	
	CP1	102	376		
		103	302	# sector Jump if not start of # sect.	
	JN:	105	100	to "ASECT"	
	. !	106	0001		
RUTST	IN I	107	333	Start of "NRDA" test	
	***	110	010	Disk status channel	
	ANA(A)/(8)	111	240	Test for "NRDA" status	
	JNZ	112	302	Jump if "NRUA" fulse (=1) to "RETST"	
		113	000	(D. Whize.	
	DN .	115	333	Imput read deta	
•	3/4	116	012	Disk date channel	
:	MOV (H)+(A)	117	167	Store data in senory (H+L)	
	INR(L)	120	054	, Increment L reg. (mem addr)	
	JNZ	121	502	Jump LF L regt. # 0	
		122	107	to RUTST	
		12.5	172	Move 377 byte to accum.	
	MOV(A)+(0) DUT	124	323	Bismable disk by output logic i on	
	VUI	126	010	117 to disk samble chan, (and of read	
		*		start of output)	
	LXI(II+L)	127	841	Load (I+C with:	
		130	236	Starting addr of data stored by read	
i e		131	oar j	brogree.	
:			001-	!	
OTST	£N	132	555	Test output device for busy	•
1 0131	•••	133	000	Status chan, of terminal	
:	RLC	134	007	Test bit #, retate into carry	÷
1	JC	135	332	Jusp if carry (bit # = 1)	
i		136	132	te "OTST"	
1		137	000 i	Move data from mem(II+L)	1
	HOY (A)+(M)	141	323	Output data	
•	, 001	1 142		Data changel for term	
	ENR(L)	143	054	Increment & register	
	JNZ	144	302	Jump if L reg # 0, output another byte	•
i	•	145	132	to "0157"	
		146	000		
-	(A) I'M	147	076	li .	
		150			
	OUT	151 152	323 010	i .	
!	.ne	153	303	r e e e e e e e e e e e e e e e e e e e	
NOTE	. 274	1154	004	L'To "LOID"	
1		*15\$		ļ	
		156			
	1	157			
:	1	i		1	
į.	•	İ		* For R/N-step loop change	
i	1	1		Deta 45 (000,154) to 037	
1	1	1		Data at (600,155) to 601	
L	. 1	1		1	









COMPUTER NOTES/JUNE-1976

Software initialization of Parallel and Serial I/O Boards

By Patrick N. Godding

In an attempt to encompass as many different appli-cations as possible, MITS has created two new peripheral interface boards, the 88-4PIO and the 88-2SIO. The boards are extremely versatile, which has led to some confusion in their software intialization requirements. This article will help to explain the software operation

88-4FIO

NOTE: All address references are in octal.

There are two sections in each port, "A" and "B", and three registers in each section of each port: the Control Register, the Data Direction Register and the Data Register.

The Control Register is always accessed by an even address (address line A# = #). Assume an 88-4P10 with only one port, addressed at starting location 020. In this case, the 'A" Section Control Register is 020 and the "B" Section Control Register is 022. Execution of an input instruction (INP = 333) Followed by an I/O address of 020 would transfer the contents of the "A" Section Control Register into the accumulator. Execution of an output instruction (OUT = 323) followed by an I/O address of 022 would transfer the contents of the accumulator into the "B" Section Control Register.

The Data Direction Register and the Data Register have the same address: using the above example, the "A" Section Data Direction Register and the Data Registor are at address 021 and the "B" Section Data Direction Register are taddress 021 and the "B" Section Data Direction Register are at Data Register are at address 023. These addresses are always odd (AØ = 1). The Control Register determines which one of the other two Registers will be salested:

Control Register Bit 2	I/O <u>Address</u>	Register Selected
Zero (0)	0 2 1	"A" Section Data Direction
Zero (0)	023	"B" Section Data Direction
One (1)	0 2 1	"A" Section Data Register
One (1)	0.2.7	URU Santion Data Design

This brings us to the first step of the Port Initialization: write a zero into bit 2 of both Control Registers. In fact, since at this point the other bits of the Control Registers have no effect, simply write the Registers with all zeros:

- Load Accumulator with zeros 000 323
- Output zeros to "A" and "B" Section Control Registers

When the above routine has been executed, an I/O instruction followed by the even address will select one of the Data Direction Registers (DDR). The DDR has only one purpose: to define each of the data lines as an input or an output. Normally this Register is accessed only during initialization. It is an 8-bit, write-only register with each bit defining a particular data line: Bit \$\mathcal{g}\$ defines data line \$\mathcal{g}\$, etc. When a DDR Dit is set to a one, the associated data line acts as an output. When the DDR bit is reset to a zero, the data line acts as an input.

Suppose we wish to interface a parallel keyboard and Suppose we wish to interface a parallel keyboard and CRT display unit with the port. The routine given below sets up the "A" Section to act as an 8-bit input for the keyboard and the "B" Section to act as an 8-bit output for the CRT:

Note that this is a continuation of the above program and the accumulator is zeroed.

- Output zeros to the "A" Section DDR
 - to make the data lines inputs
- Load accumulator with ones
- Output ones to "B" Section DDR to make data lines outputs

The above sequence is only an example. Any combination of inputs and outputs is possible: e.g., the "A"
Section could be set up for 4 inputs and 4 outputs and
the "B" Section for 8 inputs, giving a total of 12 inputs and 4 outputs.

When one section is going to be used for input and the other for output, it might be desirable to use the "B" Section as output because not only is it TIL comparible (as the "A" Section is) but it also has higher sourcing current. This means that it can directly drive a transistor switch by sourcing I milliamp at a minimum of 1.5 volts. One application would be interfacing to a device using relays for its inputs. The "B" Section could directly drive transistors used to turn the relay coils on and off.

The last step in the initialization is to again write into the Control Registers. All the data bits of the Control Register are, important for this final write. Remember that we're using address 020, so that the "A" Section Control Register 1s address 020 and the "B" Section Control Register is 022.

Before explaining the effect that the Control bits have on the operation of the port, let's briefly discuss terminal interface communications. Assume that we have terminal interface communications. Assume that we have a keyboard and a printer. We are going to interface the keyboard to the "A" Section of the port and the printer to the "B" Section. The keyboard produces 7 data bits with each key stroke and a strobe pulse signaling when a key is active. The strobe pulse becomes a "Handshake" signal to inform the CPU when there is valid data at the input section. The keyboard also has an input for a busy signal. Once a key is depressed and the strobe signal is sent, it is up to the port to maintain a busy signal sack to the keyboard until the data has been received by the CPU. After the receipt of the valid data signal the CPU inputs the data and resets the busy signal indicating that it is ready to receive new data from the keyboard.

The printer operates in a similar manner. When the printer is ready to receive new data it indicates this by a ready-to-receive signal to the interface port. When the CPU receives this signal it sends out valid data alone with a stemach along with a signal indicating to the printer that there is valid data. Once the data has been received by the printer it again sends out its ready-to-receive signal which then resets the CPU valid data signal. (See block

The table below shows the bit function for the control registers.

Bit #	7	6	.5	4	3	2	1	0
Function	Interrupt Request		C2 Control			DDR Control	C1 Co	ntrol

Software Initialization

The bits of both the "A" and "B" Section Control Register are defined in the tables below:

	of Style 3) Mari		t kiji Jirinata
$\theta = -1 - \lambda \omega$	er tes ert hogh shen ti		· Festa on Silvigh
0 1 NO	ive few that high when Ci	Listatee lines loe high	when but 7 gags
i a teti	ve hieu. Set high when 4.1	is notive. Disabled	remains high
) , ↓ Acti	re high. Set high when Ci	Is active Goes low high	when bit 7 goes
CONTROL BITTS C	STATUS BIT	a	ī ķ q
0 " 0 0 . NO	ve I'w Set high when €2	is active Disabled	remains high
0 0 ° L Acti	ve law - Sot high when C2	is active. Goos tow-	when bic 7 is
9 1 : 0 Acti	ve high Set high when C2	is active Disabled	remains high
J I I Actu	ve high Set high when C2	is active Goes low o	men bis 7 is
B ALLION	,		
ONTRUL BITS	C#2		
5 44 5	CLLARED	SET	
LU:⊕ Lou ≇¥i	when I pulse goes high, f rite of B data channel	dilowing High when C is active	:61
I O L LON	When k pulse goes high, f ite of B data channel	Olicwing High when n	
L.I.O Alwa	ys low when bit 3 is low	į	
r i i i i i i i i i i i i i i i i i i i		Always high bit 3 is hi	when gh
A SECTION CONTROL BT	: ·	CA2	-
5 1 3	CLEARED	SE	T
1 0 0	Low after E pulse, f	ollowing High whem C	Al is active
1 0.1	Low after a read of a	t data High follow Pulse	ing next E
1 1 0	Always low when big	3 is low	į
1 1 1		Always high is high	when bit 3

As an example of the use of these tables, consider the keyboard/printer discussed above. The complete initialization of the port for the "A" and "B" Sections is given below, with particular emphasis on the control word of each section.

First we must designate the "A" Section as the Input Mode and the "B" Section as the Output Mode.

076 000	Load accumulator with zeros
323	Output
020	"A" Section Control
323	Output
022	"B" Section Control
323	Output
021	"A" Section DDR
076	Load accumulator with ones
377	
323	Output
023	"B" Section DDR

Access Data Direction Register and set up all "A" Section data lines as inputs and "B" Section data lines as outputs.

"A" SECTION CONTROL WORD

Bits 0 and 1 equal 0 and 1 respectively - making CA1 low (active) and disabling interrupts. Bit 2 equals a 1 - enable the Data Register. Bits 3, 4, and 5 equal 001 respectively - defining CA2 as an output to act as a busy signal to the keybourd. 046 323 020

CA2 will go low when the keyboard strobe signal forces the Cl input active. CA2 will go back high after the CPU reads the "A" Section Data Channel. In this application the CA2 signal indicates the CPU is busy when it is low. When it is high the keyboard is free to send new data.

"B" SECTION CONTROL WORD

Again bits 0 and 1 equal 0 and 1 and operate as in the above "A" Section.

Bit 2 equals 1 - enable the "B" Data Register.

Start 2 equals 1 - enable CB2 as an output busy signal to the printer. The printer pulls CB1 low when it is ready for new data. This action causes CB2 to go high, indicating that the CPU is busy. When the CPU writes a data word out to the printer, CB2 goes low to tell the printer that valid data is available.

CPU OPERATION


Bits 6 and 7 of the Control Register operate as status bits in the above example. Since CA2 and CB2 are used as outputs, status bit 6 is not used. The following routine is an echo program which inputs a character from the keyboard and then outputs the character to the printer. The CPU monitors status bit 7 for indication that data is available from an input section or the output section is ready to receive data.

Assume that the port has been initialized per the above routine.

000	333	Input
001	020	"A" Section Control Register
002	346	AND Immediate
003	200	Bit 7
004 005 006	312 000 000	Jump if result zero to location 0
007	333	Input
010	021	"A" Section Data Register
011 012 013	062 100 000	Store Accumulator at location 100
014 015	333 022	Input "B" Section Control Register
016	346	AND Immediate
017	200	Bit 7
020 021 022	312 014 000	Jump if zero to location 014
023 024 025	072 100 000	Load Accumulator from location 100
026	323	Output
027	023	"8" Section Data Register
030	333	Input
031	023	"B" Section Data Register
032 033 034	303 000 000	Jump unconditional to location 0

Software Initialization

Execution of this program causes the following:
"A" Section Control Register is input to the accumulator and tested to see if bit 7 has gone high. If high, "A"
Section Data Channel is input to the accumulator and then stored at location 100. Then the "B" Section Control Ragister is tosted to see if bit 7 is high, if it is, it indicates that the printer is not busy and the stored character is then loaded from location 100 into the accumulator and output to the "B" Section Data Channel. Then the "B" Section Data Ragister must be input to clear the status flag, bit 7. The program then jumps to the beginning to wait for a new character.



This has been a description of one port. The 88-4PIO has provisions for a total of four ports, each operating identically to the above port. The only addition for the extra ports is the 1/O address used for Register selection. The complete addressing for 4 ports on the above board (starting address 020) is as follows:

PORT #	450000		1	
PUKI F	SECTION	ADORESS	REGISTER	
0	1 🛦	020	Control	
		021	Data	
i	В	0 2 2	Control	
		0 2 3	Data	
1	A 024		Control	
		025	Data	
	l _B ;	026	Control	
	_	0 2 7	Data	
2	A	030	Control	
		0 3 1	Data	
	В	032	Control	
		033	Data	
3	A	034	Control	
1		0 3 5	Data	
J		0 3 6	Control	
j	T I	037	Deta	
		1		

88-2510

Each port on the 88-2810 contains two Registers: a Control/Status Register and a hara in/Out Register. As with the 88-4910, the ports must be initialized. The access scheme is the same as the 4910. The Control/Status Register is the even address (A0 * #) and the Data 1/0 Register is the odd address (A0 * #).

Assume the board is addressed at starting location 010. Then the Register addresses become:

010	Control/Status Register	Port	ø
011	Data I/O Register	Port	ø
012	Control/Status Register	Port	1
013	Data I/O Register	Port	1

The first step in initialization is to reset the port. This is accomplished by writing a l into the first two bits of the Control Register:

	- 1	REC INT	X-MIT	INT	Í	SELE			/DIVIDE
811		,	6	5	4	.3	ż	1	0
110									

The table above shows the bit functions of the control register.

The next step is to define the clock divide ratio. The on-board clock generator produces a frequency that is 16 times the actual baud rate (the rate marked 110 on the board is actually 16 times 110, or 1760 Hertz). If the baud rate needed for your particular terminal is one of the baud rates marked on the board, use the +16 mode. If the baud rates marked on the board, use the +16 mode. If the baud rate needed is one of the other five available (27.5, 37.5, 75, 450 or 600), use the +64 mode. Page 5 of the 88-2810 Theory Manual shows which rate to select on the board for the above five rates. Note that both the baud rate and the word select are a function of the 1/0 device being used. The port is programmed to be compatible with the device, not vice-versa.

The chart below shows the function of bits \emptyset and 1.

	BIT 1	BIT 0	FUNCTION
	0	j 0	+ Clock by 1
	0	1	+ Clock by 16
	1	0	+ Clock by 64
1	1	1	Master Reset

Bits 2, 3, and 4 define the form of the serial word transmitted and received. Again, this is a function of the device. An example is a Teletype that has a reader and punch (ASR). The port should be programmed for 8 data bits, 2 stop bits and no parity. The chart below shows the serial word combinations available:

!	DATA I	IT		FUNCTION		
4	3	2	Number of Data Bits	Number of Stop Bits	Parity	
0	0	0	7	2	Even	
0	0	1	7	2	Odd	
0	1	٥	7	1	Even	
0	1	1	7	1	Odd	
1	0	0	8	2	None	
1	0	1	8	Ī.	None	
1	1	0	8	i i	Even	
1	1 1	1	8	ii	Odd	

Software Initialization

Bits S and 6 control the transmit interrupt and the Mcquest-Ro-Send (RTS) output signal. The RTS signal is a cd to then the reader on and off, under software control, on the new YYA Kit. With the 2510, a "Handshake" type communication previously described in the 4PtO operation is usually not needed. When the port receives a serial data word and converts it to purallel for the CPU, a status flag is automatically set to indicate valid data and if interrupts are enabled, it also generates an interrupt. The transmit portion works in the same way. Normally, the "Handshake" signals on—the 2510 would only be used in a modem connection. This is also true with terminals. There is generally no need for handshake signals in a single-user, stand-alone system. This is why the 88-2510 Manual indicates that if CTS and DCD are not needed, which is usually the case, connect them directly to ground (at the D and E pads) and to nothing else.

Bit 7 controls the receive interrupt.

DATA 61T			FUNCTION		
7	٥	ā			
λ	n	0	RTS . low, transmitting interrupt disabled.		
X.	0	1	RTS . low, transmitting interrupt enabled.		
×	1	ı)	RTS . high, transmitting interrupt disabled		
X	ı	1	RTS = high, transmits a break level on the transmit data_output. Transmit inter- rupt disabled.		
U	λ	X	Meceive interrupt disabled.		
1	X		Meceuve interrupt enabled.		

The example below shows the complete control word for a CRT terminal that operates at 9600 band, uses 7 data bits, 1 stop bit and even parity. This example disables both receive and transmit interrupts:

Control Bit	7	6	5	4	3	2	1	0
State	0	1	0	0	ì	0	0	ı

Thus, to initialize the port:

- 076 111
- Load Control Word
- Out Control Register

Remember that the previous output for resetting the port has been executed prior to this initialization.

The CPU looks at status information exactly the same as with the 4PIO, but the pertinent bits are in a different location within the status register.

correction

"Software Initialization of Parallel anu Serial I/O Boards", Computer Notes, June 1976

Note at the end of the I/O Note at the enu or the I/U article it was stated that an interrupt could not occur in the hALT state if the new I/O boards are used. {This is true only on the 80-4PIU. The 80-2SIO works normally in the hALT condition.}

STATUS REGISTER BIT #	FUNCTION
le le	Receive data Register full - when high, indicates that subid data in ready to be imput into the accommutator.
L . '	Transmit unto Register empty - when high, indicates that the CPH may output date.

We can now write an echo program for port \emptyset of a 2S10 at starting address 010:

000	333 010	input Status Registe:
001 002 003	346 001	AND Accumulator
004 005 006	312 000 000	Jump if no data
007 010	333 011	Input Data Register
011 012 013	062 100 000	Store at 100
014 015	333 010	Input Status Register
016 017	346 002	AND with bit l
020 021 022	312 014 000	Jump if buffer full to 14
023 024 025	072 100 000	Load from 100
026 027	323 011	Out to Data Register
030 031 032	303 000 000	Jump to get new data

Hopefully, this information has cleared up some misconceptions about the I/O boards. The software is a little more complex, but this allows hardware compatibility with many different devices, and also allows interfacing more than one device per card.

SPECIAL NOTE: With the new I/O boards, a program cannot interrupt from a Halt state. λ mod to change this exists, but is fairly complex. If your application does not lend itself to changing the Halt instruction to a Jump-self instruction, please contact me and I'll be happy to send you the mod.

Patrick N. Godding Program Manager



STAR TREKLIVES!

Lunn Cochnan, a graduate of Cal Polu, Pomona, has been active in amateur radio including the design of digital controls for repeater systems, and has recently become involved in the hobby computer field. He is presently engloyed in San Francisco as a communications engineer for a large oil comporation.

The computer game of STARTREN as appeared in many versions since the late sixties. Among the most popular retriens ere those written by Mike Mayfield in the HP contributed program library, and by David Ahl in the book 101 BASIC COMPUTER GAMES.

These instructions are for a version of STARTEK optimized for use with MITS S-K BASIC (a listing of the program is included). I rewrote it to fit in a minimum of memory with the result that it just fits in my 12-K Altair SEOD system with the S-K Basic interpreter (version 3.1). In rewriting it to get it to fit within 12-K, I've combined the "Warp Engines" and "Photon Torpedoes" routines, left out printed-out instructions, and eliminated the "Status Report" command (each device now tells you how many years are required for its repair when you try to use it). Is also runs a little slower than on the big machines; it takes about 4 seconds to set up a new Quadrant, and a whole 10 seconds to initialize the Galaxy, but the feeling you get from saving the known universe makes it worth it. Running this program is also a good way to test memory; it finds problems no memory-checker program will (it uses just about everything). It would be a good bet to put your best memory in the bottom 8-K to minimize the fatality of any 'memory lapses.' The program does not use ATN, so Basic can be initialized without it if memory space is needed.

I have included a 'Block Diagram' of the STARTREK program which provides, on one page, an idea of how the program works. The diagram shouldn't be taken too literally; not shown are the damaged device routines, or the fact that the "Warp Engines" and "Torpedo" commands are processed by a single routine. (Block Diagram--page 18)

Also included is a list of the variables used in the program; they may come in handy if you try to decipher the strange techniques I've used to crunen STARTREK into 12-K of memory.

Because I feel that other people may want access to copies of this program, either to modify for their own use, or to use as is, I want to see this program freely distributed.

Lynn Cochran

INSTRUCTIONS FOR STARTREK

It is Stardato 3321 and the Federation is being invaded by a band of Klincon "pirates" whose objective is to test our defenses. If even one survives the trial period, Klingon Headquarters will launch an all out attack. As Captain of the Federation Starship 'ENTERPRISE", your mission is to find and destroy the invaders before the time runs out.

The known galaxy is divided into 64 quadrants arranged like a square checkerboard, 8 on a side. Each quadrant is likewise divided into 64 sectors arranged as an 8 by 8 square. Each sector can contain a Klingon (K), star (*). Starbase (2), the Enterprise herself (E), or empty space (.). Each sector is also numbered: a Starbase in sector 3-5 is 3 rows down from the top of the Sinort Range Scan printout, and 5 sectors to the right. Docking at a Starbase is done by occupying an adjacent sector, and reprovisions your Starship with energy and rhotor torpedoes, as well as repairing all damages.

Your Starship will act on the following commands:

Command 1

Warp Engine Control is used to move the Enterprise. You will be asked to set the distance (measured in Warps), and the course for the move. Each move that you make with the Enterprise from one sector to another, or from one quadrant to another, costs you one stardate (one year). Therefore, a 30 year game means you have 30 moves to win it in.

Course-A number from 1 to 8.999 indicating a discretion (starting with a 1 to the right and increasing counterclockwise).

To move to the left, use a course of 5. (A course of 5.4 is halfway between 3 and 4; a course of 8.75 is three-quarters of the way from 8 to 1.

Warp--Che Warp moves you the width of a quadrant. A warp of .5 will move you helfway through a quadrant; soving diagonally across a quadrant to the next will require 1.414 Warps. Warp 3 will move you 3 quadrants providing nothing in your present quadrant blocks your exit. Once you leave the quadrant that you were ln, you will enter hyperspace; coming out of hyperspace will place you randomly in the new quadrant. Kilngons in a given quadrant will fire at you whenever you leave, enter, or move within that quadrant. Entering a course or werp of zoro can be used to return to the command mode.

Command 2

A Short Rango Sensor will print out the quadrant you presently occupy showing the content of each of the 64 sectors, as well as other pertinent information.

Command 3

The Long Range Sensor Scan summarizes the quadrant you are in, and the adjoining ones. Each quadrant is represented as a 3-digit number; the first (hundreds) digit is the number of Klingons in that quadrant while the middle digit is the number of Starbases, and the units digit is the number of Starbases, and the units digit is the number of stars. An entry of 505 means 3 Klingons, no Starbases, and S stars.

Command 4

Fire Phasers; the portion of the Enterprise's energy that you specify will be divided evenly among the Klingons in the quadrant and fired at them. Surviving Klingons will retaliate. Phaser fire bypasses stars and Starbases, but is attenuated by the distance it travels. The arriving energy depletes the shield power of its target. Energy is automatically diverted to the shields as needed, but if you run out of energy, you'll get fried.

Command S

Photon Torpedo Control will launch a torpedo on a course you specify which will destroy any object in its path. Range is limited to the local quadrant. Expect return fire from surviving Klingons.

Command 6

The Galactic Records Section of the ship's computer responds to this command by printing out a galactic map showing the results of all previous sensor scans.

VARIABLES USED WITHIN THE STARTREK PROGRAM

A = Command: A=0 Just arrived in

A=1 Warp Engine Control

A=2 Short Range Sensor

A=3 Long Range Sensor Scan

A=4 Phaser Control

A=5 Photon Torpedo Control

A=G Print Galactic Map

Star Trek Lives

- E = Present energy
- E0 = Initial energy
- P * Number of torpedoes left
- PO = Initial number of torpedoes
- T = Present year
- TO = Starting year
- T9 = Ending year
- K = Number of Klingons in present qua-
- K9 = Total number of Klingons in the
- B = Number of Starbases in present quadrant (one or zero)
- B9 = Total number of Starbases in the galaxy
- S = Number of stars in present qua-
- S9 = Initial energy of each Klingon
- C = Course entered by player
- W = Warp entered by player
- H * Hit on Enterprise or Klingon in units of energy
- I,J = Matrix variables in FOR-NEXT statements
- N,X,Y,X1,Y1,X2,Y2 = Multiple-use variables
- 51,52 * Enterprise sector coordinates (down, right)
- '1,Q2 = Enterprise quadrant coordinates (down, right)
- QS = Characters used in printing a Short Range Scan (EKB*)
- C5 = Condition; Green, Yellow, Red, or Docked
- E\$ = Multiple-use string variable
- D(I) = Number of years for repair of each device where the value of I determines the device.
- D\$(I) = Descriptive character string
 for each device where the value
 of I determines the device.
 See statements 30 through 70.

The value of I for each device is:

- I=0 Warp Engines
 I=1 Short Range Sensors
 I=2 Long Range Sensors
 I=3 Phasers
 I=4 Photon Torpedoes
 I=5 Galactic Records


- K1(I) = Sector coordinate (down) for Ith Klingon in quadrant
- K2(I) = Sector coordinate (right) for Ith Klingon in quadrant
- K3(I) = Units of energy left in Ith Klingon in quadrant
- S(I,J) = Sector Matrix. The values of both I and J are permitted to range from 0 to 7. Together, a given set of values for I and J selects one of the 64 stored numbers that the 64 stored numbers that the dimensioned variable S (I,J) has. S(I,J) is used to store the contents of the 64 sectors of the quadrant that the Enterprise is presently in. When the sector is printed out using the Short Range Scan, the value of I associated with each sector determines how far sector determines how far down from the top that sec-tor is printed, while the value of J determines how far to the right it is tar to the right it is printed. The contents of each element in the matrix S(1,J) determines what is printed in the associated sector:
 - l=Empty space (.) 2=Enterprise (E) 3=Klingon (K) 4=Starbase (B) 5-Star (*)
- Q(I,J) = Quadrant Matrix. Like the Sector matrix, this matrix is also defined to have 64 elements; each one stores a number which indicates how number which indicates how many Klingnon, Starbases, and stars are in the asso-ciated quedrant. No attempt is made to store actual pos-itions of Klingons, Starbases, or stars in any quadrant but the one that the Enterprise is currently in. For the re-maining quadrants, only the number of Klingons, Star-bases; and stars are stored bases, and stars are stored (in the quadrant matrix).

When the enterprise moves to a new quadrant, the number of Klingons, Starbases, and stars for that quadrant are looked up in the quadrant are looked up in the quadrant matrix, and then that many Klingons, Starbases, and stars are randomly positioned along with the Enterprise in the sector matrix when the new quadrant is set up (statements 230 to 500). The numbers stored in the quadrant matrix are what are printed out when Long Range Scans and Galactic maps are printed. When the galaxy is first set up, each clement in the quadrant matrix has a negative value. As the Enterprise roams the galaxy scanning quadrants, the values for those quadrants are made positive. The Galactic Map routine (statements 1500 to 1350) only prints positive valued quadrants; i.e. only those previously scanned by the Enterprise. Typical values stored for a quadrant are:

-305 means unexplored, 3 Klingons, no Starbases, and 5 stars

16 means mapped by sensors, no Klingons, 1 Starbase, and 6 stars

Star Trek Lives



Star Trek Lives NULL O CLEAR 50 NEW 10 REM ** STARTREK ** (3/14/76) 10 REM A GAME OF INTRAGALACTIC WARFARE BASED ON NBC'S POPULAR TV SHOW 10 REM ADAPTED FOR ALTAIR 8K BASIC (VERSION 3.1) BY L E COCHRAN 10 REM AND REWRITTEN TO FIT (WITH 8K BASIC) WITHIN 12K OF MEMORY 10 REM (EXPECT A 4 SEC PAUSE TO SET UP EACH QUADRANT, AND 10 SEC AFTER "WORKING") 10 DIM D(5), K1(7), K2(7), K3(7), S(7,7), Q(7,7), D4(5)

```
Star Trek Lives

710 IF A=5 THEN PRINT"TORPEDD ";

720 IMPUT"COURSE (1-8.9)"".C: IF CC1 THEN 650

730 IF C>=9 THEN 710

740 IF A=5 THEN PP-1: PRINT"TRACK. ";: GOTO 900

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>12 THEN 710

750 IMPUT"MARP (0-12)".W: IF WC=C OR W>13 THEN 830

850 OSUB 480: IF EC=O THEN 1370

850 IMPUT BX(X); "DAMAGED**: I=X: GOSUB 630.D(X)**D(X)**1: GOTO 870

850 PRINT D8(X); "DAMAGED**: I=X: GOSUB 630.D(X)**D(X)**1: GOTO 870

850 OF I=X TO 3: IF D(1)>C THEN 860

850 OF I=X TO 3: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 860

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)>C THEN 861

850 OF I=O TO X: IF D(1)

850 OF I=O TO
                                  Star Trek Lives
```



MPUTER NOTES/JUNE-1976

GOOD GRIEF!

This program was adapted from a program appearing in the H-P BASIC Program Library Handbook, June 1972. It will run without modification on both 680 and 8800 8K ALTAIR BASIC.

```
LIST
```

```
9884 DATA 18:18:31:31:-1:-1
9885 DATA 28:38:-1:-1
9885 DATA 28:38:-1:-1
9885 DATA 28:38:-1:-1
9888 DATA 28:48:-58:48:-1:-1
9888 DATA 28:48:-58:48:-1:-1
9888 DATA 28:48:58:58:-1:-1
9889 DATA 28:48:58:58:-1:-1
9899 DATA 28:48:58:58:-1:-1
9899 DATA 28:48:58:58:-1:-1
9898 DATA 28:48:58:58:-1:-1
9898 DATA 28:48:58:58:-1:-1
9898 DATA 28:48:58:58:-1:-1
9188 DATA 28:48:58:58:-1:-1
9188 DATA 28:48:58:58:-1:-1
9188 DATA 28:48:58:58:58:-1:-1
9188 DATA 28:48:58:58:58:-1:-1
9189 DATA 28:48:58:58:58:-1:-1
9189 DATA 28:48:58:58:58:-1:-1
9189 DATA 28:48:58:58:58:-1:-1
9189 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:-1:-1
9198 DATA 28:48:58:58:58:58:-1:-1
```

86

CHANGING CSAVE AND CLOAD I/O PORTS FOR 8X BASIC (VERSION 3.2)

By Tom Durston

By altering locations in SK BASIC, it is possible to change the ACR "CSAVE" and "CLOAD" 1/0 ports. You may want to do this to use a different type of storage device for "CSAVE" or "CLOAD" or you may want to use the 2SIO board with the COMTER II.

The following is a listing of the portion of 8K BASIC (version 3.2) that handles "CSAVE" and "CLOAD", and the locations that may be changed. You may change the octal code either by "EXAMINE" and "DEPOSIT", or convert the octal address and code to decimal and use "PEEK" and "POKE". Note that if you POKE incorrectly, you may kill BASIC and will have to reload it.

LOCATION	OCTAL CODE	I/O PORT	2SIO CHANGES
010007	333		
010010	006	CLOAD STATUS PORT	
010011	346		
010012	001		
010013	302		312
010014	007		
010015	020		•
010016	533		
010017	007	CLOAD DATA PORT	
010020	311		
010021	315		i
010022	024		
010023	020		
010024	365		
010025	333		
010026	006	CSAVE STATUS PORT	
010027	346		
010030	200		002
010031	302		312
010032	025		•
010033	020		`
010034	361		į
010035	323		
010036	007	CSAVE DATA PORT	

To find the "CSAVE" and "CLOAD" locations for other versions of BASIC, enter "CLOAD" and carriage return. Then stop the computer and examine the addresses in that vicinity for a pattern similar to the one listed above.



Assembling from the Edit Buffer With Puckage II By Mark Chambertin

The typical program development process usually involves the following steps:

- 1. Load the Editor.
- Use the Editor to enter the program into the Edit Buffer.
- 3. Output the program from the Edit Buffer to an I/O device (e.g. paper tape or cassette tape).
- 4. Load the Assembler.
- 5. Assemble the program from the

However, to expedite the program development procedure, Package II allows the user to assemble a program directly from the Edit Buffer. This saves the time spent outputting the program from the Edit Buffer to an I/O device and reading it back into the Assembler.

The steps outlined below con-The steps outlined below con-stitute a general procedure for creating a program file using the Editor and then using the Assembler to assemble the program directly from the Edit Buffer.

Step 1:

≤ <u>np 2</u>:

Load the Editor.

Type E to return to the Monitor.

Step 4:

Step 4:

Use the Monitor's DEP command to modify the contents of locations 5124-5125Q and 5530-5531Q. These locations contain the starting and ending addresses of the Edit Buffer, respectively. This step is necessary because the default location of the Edit Buffer is directly above the Editor. In the sample program given here ("MSC"), the Edit Buffer has been moved to start at 12K and end at 16K-1. Note that 12K is 30000Q which is 001100000000000000 in binary.

Split into 8 bit bytes, this address becomes:

00110000 00000000

high order byte

byte Converting the bytes to octal

1 au

00 / 110 / 000 00 / 000 / 000 0

Thus, the high order byte is 060 (octal) and the low order byte is 000 (octal).

0

The 8080 must always have addresses stored with the low order byte first and the high order byte stored second. Therefore, the com-

DEP 5124

₱% (control 2 - not echoed)

is used to change the starting address of the Edit Buffer. Similarly, the ending address of the buffer is changed (see sample).

Step S:

Restart the Editor by typing EDT and enter the program into the Edit Buffer. (See the Package II Manual for details on the use of the Editor.)

When the program has been entered, type E to return to the Monitor.

Type the command OPN FIL,EB,A. This opens the symbolic device "FIL" to the Edit Buffer in ASCII

Step 8:

Load and run Version 2 of the Assembler (AM2).


Type FILE to tell the Assembler to read and assemble the program from the symbolic device FIL. (In this case, the contents of the Edit Buffer.)

Note that the last line of the program is a RUN directive which tells the assembler to execute the code that it assembled.

The sample program "ASC" accepts characters from the Teletype and prints the ASCII value of the character in octal. Control is returned to the Monitor when a \$

Метогу Мар

When using the Editor and Version 2 of the Assembler in the fashion outlined above, it is necessary to plan memory use carefully. Below is the memory map for the above example.



*User defined addresses

Memory Map for Program Development

Development Procedure for Sample

Program "ASC"

```
Development Procedure for Sample Program "ASC"
    COPN ABS,AC
PEUT
START INPUT
'E
CDEP 5124
    ģ
60
    70EP $530
377
77
?EDT
    START INPUT
                                                                                              ;Set location counter
;Use LXI trick to get
;Around print space entry point
;Load A with a space
;Save char to be output
;TTY ready?
     ORG
OUTCH: DB
                                                       24999Q
1
                                                      A," "
PSW
Ø
    OUTS: MYI PUSH
OUTCHI: IN
RLC
JC
POP
OUT
GETCAR: IN
RCC
JC
JC
JC
CALL
ANI
CPI
JZ
MOV
NRA
MOV
CALL
MVI
JMP
                                                                                             :No, try again
;Retrieve char to be output
;Yes, send the char
;Return to calling program
;Anything typed?
                                                     OUTCH1
PSW
I
   GETÇAR:
                                                      ø
                                                                                            ;No, check again
;Yes, read the char
;Echo the char
;Strip the parity bit
;Should we quit?
;If so, return to monitor
;Copy char into L
;Clear A to clear H
                                                      GETCAR
                                                    OUTCH
L77Q
"5"
MON
L,A
A
H,A
OUTS
D,3
FIRTNO
                                                                                             ;Send out a space
;Initialize digit counter
;Print digit containing high
;Order two bits
;Shift left 1 bit
NXTDIG:
FIRTNO:
                                                    Н
Н
Н
А,Н
                          DAD
DAD
DAD
DAO
MOV
ANI
ORI
CALL
DCR
JNZ
CALL
JMP
BEG
END
RUN
                                                                                          ¡Move octal digit to A :Use low order three only ;Add in ASCII Ø ;Print out the digit ;Decrement the digit counter :More digits to go ;Send out space and ;go get next character ;Execution begins at GETCAR
                                                   7
60Q
OUTCH
D
NXTDIG
OUTS
GETCAR
GETCAR
ASC
ASC
?OPN FIL,EB,A
?AML(S)
ALTAIR LOADING ASSEMBLER - REVISION 3.0
*ASM*
FILE
UNDEFINED SYMBOLS
     SYMBOL TABLE
    $ #241##
OUTCH #24###
OUTS #24##1
OUTCH1 #24##4
GETCAR #24#16
FIRTWO #24#54
NXTOIG #24#53
    A 181 B 182 C 183 D 184 E 185 F 186 G 187 H 118 $
```

Reentering the Editor

Should it ever he necessary to reenter the Editor to modify the text left in the Edit Buffer from the last edit session, the R parameter should be used.

For example, to modify the sample program "ASC" after returning to the Monitor, the command EDT (R) would be used to restart the Editor.

Do not use the command EDT to reenter the Editor or the contents of the Edit Buffer will be lost.

In other words, use the command EDT to create a new program file, and use the command EDT (R) to modify a program that is already in the Edit Buffer.



COMPUTER NOTES/JULY-1976

Altair BASIG Biorhythm Program

I wrote this program in MITS SK BASIC, and it runs on my 12K ALTAIR \$800. Reprinted from Personal Systems (The San Diego Computer Society Newsletter) June, 1976

I don't think that anyone will get rich selling a computerized biothythm chart (at least at the small users' level), but I think it can be used as a means of showing what our computers can do and might serve as a programming example for the novice programmer (also it's possibly good for a laugh from the more experienced "bit-diddlers").

Well, enough rambling! For what it's worth, here's my version of a biorhythm program.

Thank you, Henry O. Arnold, Jr.


(Editor's note: Great!)

```
LIST


1 LET R1 = (360/33)/57.2958
2 LET R2 = (260/28)/57.2958
3 LET R3 = (360/33)/57.2958
5 DATA 0/31/59.90.120.151,181.212.243.273.304.334
5: All 365
6 DIM 1365
7 DIM 1365
7 DIM 1365
7 DIM 1365
7 DIM 1365
125 LET F1 = 0
126 LET F1 = 0
127 LET F1 = 0
128 LET F1 = 0
129 LET F1 = 0
129 LET F1 = 0
120 INPUT D1/D2
120 LET F1 = 0
120 INPUT D1/D2
120 FRINT 'ENTER BURATION'
127 INPUT JS
128 PRINT 'ENTER DURATION'
129 INPUT JS
10 PRINT 'ENTER NAME OF SUBJECT'
120 INPUT JS
10 PRINT 'ENTER NAME OF SUBJECT'
120 INPUT JS
10 OGSUB 12000
100 IF D1 > D2 THEN PRINT 'INVALID DATES':GOTO 200
100 LET X1 = D1
100 GOSUB 12000
150 LET X1 = X2;LET H1 = X3;LET D1 = X4
100 LET X1 = D2
100 LET X2 = INT(X1/10000)
1100 LET X2 = INT(X1/10000)
1100 LET X3 = INT(X1/1000) + (X2*10000)
1200 LET X4 = X1-(X3*100) + (X2*10000)
1200 LET X4 = X1-(X3*100) + (X2*10000)
1300 RETURN
1400 READ J1
1400 RESTORE
1500 READ J1
1400 RESTORE
1500 NEXT I
1400 LET J1 = J1+D1
```

```
4900 LET J2 = J2+D2
5000 LET L1 = (Y1/4)-(INT(Y1/4))
5100 IF L1 = 0 THEN LET L1 = 1:GOID 5300
5200 LET L1 = 0
5300 LET L2 = (Y2/4)-(INT(Y2/4))
5400 IF L2 = 0 THEN LET L2 = 1:GOID 5600
5500 LET L2 = 0
5600 IF H1 > 2 THEN LET J1 = J1+L1
5700 IF M2 > 2 THEN LET J1 = J2+L2
5800 LET D4 = D4+J2-J1
6000 LET D3 = (D4-(INT(D4/33)*33))
6100 LET D3 = (D4-(INT(D4/23)*23))
6200 LET D3 = (D4-(INT(D4/23)*23))
6300 FOR L3 = 1 TO 50
6350 FOR L3 = 1 TO 50
6360 LET X = SIN(R1*D1)
6500 LET Y = SIN(R2*D2)
6600 LET Y = SIN(R2*D2)
6600 LET Y = SIN(R2*D2)
6600 LET X = SIN(R3*D3)
6700 LET L*(X*20+25) = '**
6800 LET L*(X*20+25) = '**
6800 LET L*(X*20+25) = '**
7000 FOR L3 = 1 TO 50
7050 LET L*(Z*20+25) = '**
7200 FORIT : '';
7200 FORIT = 1 TO 50
7250 LET L*(Z*20) = '1';
7200 FORIT = 1 TO 50
7250 LET L*(Z*20) = '1';
7210 IF D1 = 0 THEN LET C = 1:PRINT '* ';
7220 IF D2 = 0 THEN LET C = 1:PRINT '* ';
7220 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7220 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET C = 1:PRINT '* ';
7230 IF D3 = 0 THEN LET D1 = 0
7200 IF D3 = 23 THEN LET D2 = 0
7200 LET D3 = D3+1
7500 LET D3
```


iorhythym Program



Biorhythm Program



Biorhythm Program





ŧ

index

COMPUTER NOTES REVIEW

VOLUME I

• . .

ب

ALTAIR 8800

```
Checkout Procedure - 1
 Construction Tips - 3
         Chassis
         CPU Board
         CPU Chip
         D/C Board
         Data/Control Board Connections to System Bus
         Expander Boards
         Memory, 1K
         Motherboard
         Nameplate
         P/S Board
 Data Lights ON (problem) - 2
 Interfaces, custom - 30
Interrupt Monitor - 4
General Description - 4
        General Interrupt Service Routine - 4
General Suggestions and Comments - 5
Hardware Description - 4
         Hardware Interrupt Levels - 5
         Hardware Schematic - 5
         Measurement Procedure - 4
Measurement Procedure - 4
Software - 4
Modifications - 2
AC Switch (Display/Control board)
Clock Specs (CPU board)
Deposit Problem (D/C board)
12V Zener Symptoms (CPU board)
```

ALTAIR 8800b

Bus Lines - 9
CPU Board - 9
Control PROM - 10
Data LEDS - 10
Display/Control Logic - 6
Front Panel Capabilities - 6
Front Panel Interface Board - 8
Motherboard, 18-Slot - 10
Power Supply - 9
RESET Switch - 10
Single Step/Slow - 10

INDEX

1

ALTAIR 680b

Front Panel Display Board Modification - 11 RESET Function - 11 Teletype Interconnect - 11

MEMORY DEVICES

```
Floppy Disk

Disk Controller - 12,13,21
Disk Drive Unit - 12,13,22
Disk Erratum - 19
Disk Extended Basic - 12,13,61
Features - 13
Functions - 15
Disk Format - 12,13
Disk Precautions - 19
Disk Test Programs - 73
Specifications - 12,15

4K Dynamic Memory Board
Troubleshooting - 17
Addressing
Deposit Switches to 4060
Protect/Unprotect
Refresh

4K Static Memory Board
Features - 16
Specifications - 16
98-PMC PROM Memory Card
Features - 16
680b-BSM 16K Static Memory Board
Features - 20
Specifications - 20
```

INDEX

I/O DEVICES

```
88-ACR (Audio Cassette Record Interface)
        Audio Modulation Method - 37
CSAVE and CLOAD I/O Ports - 87
        Read/Write Programs - 27
        Software Loading on Cassette Tape - 39
 Tape Recorder Motor Control - 27
88-HSR (High Speed Tape Reader)
 Specifications - 42
Interfaces, custom - 30
88-4PIO (Parallel Input/Output Board)
        Block Diagram - 26
        Features - 26
        Software Initialization - 77
SOTTWARE INITIALIZATION - //
VLCT - 32
680b Paper Tape Reader Control - 41
88-RTC (Real Time Clock)
Program for RTC - 35,36
88-SIO (Serial I/O Board)
       Address for I/O Board - 25
       Baud Rate for I/O Device - 25
Echo Program - 25
       Inputting Data frm External I/O Device - 25
       Interfaceing with External Device - 25
       Outputting Data to an External I/O Device - 24
88-SIOB
       ACR - 27
88-SIOC
       REV 1 Interface - 29
REV 0 Modifications - 29
       with Teletype - 23
88-2SIO
       Echo Routine - 44
       Features - 26
Software Initialization - 77
       Troubleshooting - 43
88-TYA, TYK, TYR (Teletype Call-Control Kit)
      Features - 40
TV Dazzler - 28
88-VI (Vector Interrupt)
Interrupt Service Routine - 34
88-VLCT (Very Low Cost Terminal)
      Input Programs - 23
      Modification - 23
      88-PIO - 23
      88-4PIO - 32
```

INDEX

SOFTWARE	88-4PIO (Parallel Input/Output Board) Software Initialization - 77
Assembler - 88	with 88-VLCT - 33
Sample Program "ASC" - 89	88-RTC (Real Time Clock)
BCD Arithmetic - 52	
	Program for RTC - 35,36
Biorhythm Program - 90	88-SIO (Serial I/O Board)
Bootstrap Loader - 65	Echo Program - 25
Checksum Loader - 64	Input Program - 24
Condition Codes - 47	Interrupt Program - 25
CSAVE and CLOAD I/O Ports - 87	Output Program - 24
Data Structures - 55	88-2SIO
Decimal Input Routine - 64	Echo Routine - 44
Decimal Output Routine - 55	Software Initialization - 77
Disk Extended Basic - 61	88-VI (Vector Inerrupt)
Disk Test Programs	Interrupt Service Routine - 34
Read/Write Test Program - 73	88-VLCT (Very Low Cost Terminal)
Stepping Program - 73	Input Program - 23
Editor - 88	with 88-4PIO
Sample Program "ASC" - 89	
•	Initialization Program - 33
Good Grief (Snoopy Program) - 86	Test Program - 33
Instruction Set, 8080 - 52	
Interrupt - 46,69	
Interrupt Service Routine - 5,34,46	•
Loading BASIC into Altair - 64	
Loading Software - 47	
LXI Trick - 53	
Maintenance Software - 72	
Masks - 58	•
Nulti-Precision Arithmetic - 66	
Pamity Routine - 56	
Program Flow - 55	
Programmed I/O - 57	
Programming Suggestions - 48	
Programs with 8K BASIC - 49	
Signed Arithmetic - 67	
Slot Machine Game - 70	
Stack	
Operation - 59	
Stack Pointer - 45	
Star Trek Program - 81	
USR Routine - 68	•
88-ACR (Audio Cassette Record Interface)	
OD-MUK (MUUTO CASSELLE RECORD INTERTRACE)	•
Audio Modulation - 37	
CSAVE and CLOAD I/O Ports - 87	
I/O Programs (Read/Write) - 62	
Read/Write Programs - 27	
Software Loading on Cassette Tape - 39	
The state of the s	

COMPUTER NOTES REVIEW VOLUME I TABLE OF CONTENTS

Q And A	
8800 MOD	
44-1-4	
Maintenance by Paul Van Baalen	*********
Arrowhead Tips	
Measuring Interrupt Activity by Norman Crowfoot	
ALTAIR 8800b	
The Mainframe Of The Seventies—Altair 8800b	
ALTAIR 680b	
Altair 680b Hardware Notes by Steve Pollini	
MEMORY DEVICES	
Altair Floppy Disk by Tom Durston	13
Altair Floppy Disk System	
PROM Memory Card	
Product Review, MITS 4K Static Memory by Tom Durston	1 6
From MITS Repair Department by Jay Miller and Dave Silva	1.
New Products, 680b-BSM 16K Static Memory Card	20
Disk Hardware Notes by Tom Durston	2:
Disk Hardware Notes by Tom Durston	21
✓ Disk Hardware Notes by Tom Durston ✓ //O DEVICES	
Disk Hardware Notes by Tom Durston	23
Disk Hardware Notes by Tom Durston	23
Disk Hardware Notes by Tom Durston	
Disk Hardware Notes by Tom Durston	23 23 23
Disk Hardware Notes by Tom Durston	23 23 24 24
Disk Hardware Notes by Tom Durston	23 23 24 24 26
Disk Hardware Notes by Tom Durston	23 23 24 24 26 27 28
Disk Hardware Notes by Tom Durston	23 23 24 24 26 27 28
Disk Hardware Notes by Tom Durston	23 23 24 26 26 27 28 28
Disk Hardware Notes by Tom Durston / O DEVICES 88-VLCT MOD Using The VLCT Engineering Notes Using Serial I/O Boards by Tom Durston New I/Os Tape Recorder Motor Control Dazzler Featured In Pop Tronics SIOC REV O Mod Altair 8800 Interfaces Using The VLCT With 4PIO by Bill Kuhn	23 23 24 26 27 28 28 29 30
Disk Hardware Notes by Tom Durston	23 23 24 26 27 28 28 29 30 32
Disk Hardware Notes by Tom Durston	23 23 24 26 26 27 28 28 30 32 34
Disk Hardware Notes by Tom Durston	23 23 24 26 27 28 29 30 32 32 34 37
Disk Hardware Notes by Tom Durston	23 23 24 26 27 28 28 30 32 34 34 39
Disk Hardware Notes by Tom Durston	23 23 24 26 27 28 29 30 32 34 37 37
Disk Hardware Notes by Tom Durston	25 23 24 26 26 27 28 29 30 32 34 37 39 40

.

COMPUTER NOTES REVIEW VOLUME I

SOFTWARE	
Using the Stack	45
Altair Interrupt Structure by Paul Allen	46
Software by Bill Gates	47
Letter To The Editor	48
Fun With Altair Basic by Monte Davidoff	
Software Hints For 8800 by Bill Gates	
Software Notes by Bill Gates	
General Software Update Info by Paul Allen	57
Software Notes, Using The Stack by Bill Gates	
Notes On Disk Extended Basic	
I/O Programs For The ACR by Tom Durston	62
Software Notes by Bill Gates	64
Software Notes by Bill Gates	66
Slot Machine Game For MITS Basic by Jon Walden	
*laintenance Software by Harvey Lee	72
J air Disk Test Programs by Tom Durston	73
Software Initialization Of Parallel And Serial I/O Boards by Patrick N. Godding	77
Star Trek Lives by Lynn Cochran	
Good Grief	
Changing CSAVE And CLOAD I/O Ports For 8K Basic (Version 3.2) by Tom Durston	87
Assembling From The Edit Buffer With Package II by Mark Chamberlin	88
Altair Resis Biorhythm Program by Henry O. Asnold, Jr.	

Y

.

.

•

Ý