4096 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ROM

N CHANNEL SILICON STACKED GATE MOS

TMM2732DI TMM2732DI-2

DESCRIPTION

The TMM2732DI is a 4096 word x 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM2732DI's maximum access time is 350ns / 250ns and the TMM2732DI operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. The maximum active current is 150 mA and the maximum standby current is 30 mA/40 mA.

FEATURES

- Wide operating temperature range $Ta = -40 \sim 85^{\circ}C$
- Fast access time

TMM2732DI , 350 ns

TMM2732DI-2, 250 ns

Power dissipation

150 mA Max. (active current)

30 mA Max (standby TMM2732DI)

40 mA Max (standby TMM2732DI-2)

PIN CONNECTION 24 VCC A6 2 23 48 As da 22 A. A4 d4 21 h A. A3 d 5 20 1 0E/VPP A2 d 6 19 A10 A1 d7 18 H CE 40 d8 17 07 o₀ d9 16 06 0, 10 15 05 14 04 02 11

GND 12

13 03

PIN NAMES


A ₀ ~ A _{1 1}	Address Inputs
O ₀ ~ O ₇	Data Outputs (Inputs)
CE	Chip Enable Input
OE / V _{PP}	Output Enable Input/Program Power
Vcc	Power (+5V)
GND	Ground

For program operation, the programming is achieved by applying a 50 ms active TTL low program pulse to the $\overline{\text{CE}}$ input, and it is possible to program sequentially, individually, or at random

The TMM2732DI is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package

- Low power standby mode CE
- · Fully static operation
- · Programs with one 50 ms pulse
- · Single location programming
- Total programming time about 200 second
- Three state outputs
- Inputs and outputs TTL compatible
- Pin compatible with i2732 and ROM TMM2332P

BLOCK DIAGRAM



Festitus

MODE SELECTION

PINS (No)	CE (18)	OE / V _{PP} (20)	V _{CC} (24)	Outputs (9 - 11, 13 - 17)
	(10)	+		(9 - 11, 13 - 17)
Read	V _{IL}	V _{IL}	+5V	D _{OUT}
Output Deselect	*	V _{IH}	+5V	High Impedance
Standby	V _{IH}	*	+5V	High Impedance
Program	VIL	V _{PP}	+5V	D _{IN}
Program Verify	VIL	V _{IL}	+5V	Dout
Program Inhibit	V _{IH}	V _{PP}	+5V	High Impedance

^{*} VIH or VIL

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Supply Voltage	-03~70	V
OE / V _{PP}	Program Supply Voltage	-0 3 ~ 26 5	V
V _{IN}	Input Voltage	-03~70	V
V _{OUT}	Output Voltage	-0 3 ~ 7 0	V
P _D	Power Dissipation	1 6	W
T _{SOLDER}	Soldering Temperature Time	260 10	°C sec
T _{STRG}	Storage Temperature	−65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{CC}	V _{CC} Supply Voltage	4 75	50	5 25	V
V _{IH}	Input High Voltage	2 2	_	V _{CC} + 10	V
VIL	Input Low Voltage	-03	_	0.8	V

D.C. and OPERATING CHARACTERISTICS

(Ta= $-40 \sim 85$ °C, V_{CC} = 5V \pm 5%, unless otherwise noted)

SYMBOL	PARAMETER	CON	CONDITIONS		TYP	MAX	UNIT
I _{IL}	Input Load Current	V _{IN} = 0 ~ 5.25V		_	_	± 10	μA
ILO	Output Leakage Current	V _{OUT} = 0.4 ~ 5.25V		-	-	± 10	μA
laa l		T ==	TMM2732DI	_	-	30	
ICC 1	V _{CC} Current (Standby)	CE = V _{IH}	TMM2732DI-2	_	-	40	mA
I _{CC2}	V _{CC} Current (Active)	CE = V _{IL}		_	_	150	mA
VOL	Output Low Voltage	I _{OL} = 2.1mA		_	_	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -400 \mu A$		24	_	-	V

A.C. CHARACTERISTICS

 $(Ta = -40 \sim 85^{\circ}C, V_{CC} = 5V \pm 5\%, unless otherwise noted)$

SYMBOL PARAMETER	CONDITIONS	TMM	TMM2732DI		TMM2732DI-2		
	CONDITIONS	MIN	MAX	MIN	MAX	UNIT	
†ACC	Address Access Time	CE = OE = VIL	_	350	_	250	ns
‡CE	CE to Output Valid	OE = VIL	_	350	_	250	ns
t _{OE}	OE to Output Valid	CE = V _{IL}	_	120	_	100	ns
t _{DF1}	CE to Output in High-Z	OE = V _{IL} , CE = V _{IH}	0	100	0	90	ns
t _{DF2}	OE to Output in High-Z	CE = V _{IL} , OE = V _{IH}	0	100	0	90	ns
toH	Output Data Hold Time	CE = OE = V _{IL}	0	_	0		ns

A.C. TEST CONDITIONS

Output Load 1TTL Gate and C_L (100 pF)

Input Pulse Rise and Fall Times ≤ 20 ns

Input Pulse Levels 08 ~ 22V

Timing Measurement Reference Level Inputs 1V and 2V


Outputs 08V and 2V

CAPACITANCE * (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
CIN1	Input Capacitance Except OE/V _{PP}	V _{IN} = 0V	_	_	6	рF
C _{IN2}	Input Capacitance (OE/V _{PP})	V _{IN} = 0V		_	20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	-	_	12	pF

^{*} This parameter is periodically sampled and is not 100% tested

TIMING WAVEFORMS (READ)



PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{IH}	Input High Voltage	22	_	V _{CC} + 10	V
VIL	Input Low Voltage	-03	_	0.8	V
Vcc	V _{CC} Supply Voltage	4 75	5.0	5 25	V
V _{PP}	Program Input Voltage	24	25	26	V

D.C. PROGRAMMING CHARACTERISTICS

 $(Ta = 25 \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 25V \pm 1V)$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ILI	Input Current	V _{IN} = 0 ~ 5 25V	_	-	± 10	μΑ
V _{OH}	Output High Voltage	I _{OH} = -400 μA	24		_	V
VoL	Output Low Voltage	I _{OL} = 21 mA		_	0 4	V
Icc	V _{CC} Supply Current	_	_	_	150	mA
IPP	V _{PP} Supply Current	CE = V _{IL} OE = V _{PP}	_	_	30	mA

A.C. PROGRAMMING CHARACTERISTICS

 $(Ta = 25 \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 25 \pm 1V)$

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
t _{AS}	Address Set Up Time	2	-	_	μs
toes	OE Set Up Time	2	_	_	μs
t _{DS}	Data Set Up Time	2	_	_	μs
(1) t _{AH}	Address Hold Time	0	_	_	μs
^t OEH	OE Hold Time	2		_	μs
t _{DH}	Data Hold Time	2	_	-	μs
t _{DF}	CE to Output in High-Z	_	_	100	ns
t _{CE}	CE to Output Valid	_	-	350	ns
tpw	Program Pulse Width	45	50	55	ms
tPRT	V _{PP} Pulse Rise Time	50	_	_	ns
t _{VR}	V _{PP} Recovery Time	2	_	_	μs

Note (1) t_{AH} (Program Operation 1) = 0 μ s min t_{AH} (Program Operation 2) = 2 μ s min

Refer to Timing Waveforms

A.C. TEST CONDITIONS


Input Pulse Rise and Fall Times ≤ 20 ns
Input Pulse Levels 0 8 ~ 2 2V

· Timing Measurement Reference Level - Inputs . 1V & 2V


Outputs 0.8V & 20V

TIMING WAVEFORMS (PROGRAM OPERATION)

Program Operation 1



Program Operation 2 (OE/Vpp = Vpp)



NOTE 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- Sometimes removing the device from socket and setting the device in socket under the condition Vpp = 25V ± 1V may cause permanent damage to the device.
- The Vpp supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the Vpp input. When the switching pulse voltage is applied to the Vpp input, the over-shoot voltage of its pulse should not be exceeded 26V.

ERASURE CHARACTERISTICS

The TMM2732DI's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm²] x exposure time [sec]) for erasure should be a minimum of 15 [w sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1 cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μ w/cm²] x (20 x 60) [sec] \cong 15 [w sec/cm²])

The TMM2732DI's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The

sunlight and the fluorescent lamps will include $3000 \sim 4000 \text{Å}$ wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals — Toshiba EPROM Protect Seal AC901 — are available.

OPERATION INFORMATION

The TMM2732DI's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for $\overline{\text{OE}}/\text{Vpp}$. In the read operation mode, a signal 5-volt power supply is required and the levels required for all inputs are TTL.

In the program operation mode the \overline{OE}/V_{PP} is pulsed from a TTL level to 25V

MODE	PINS (NO)	CE (18)	OE/V _{PP} (20)	V _{CC} (24)	$O_0 \sim O_7 (9-11, 13-17)$
READ	READ	V _{IL}	V _{IL}	+5V	DATA OUTPUT
OPERATION	OUTPUT DESELECT	*	V _{IH}	+5V	HIGH IMPEDANCE
	STANDBY	V _{IH}	*	+5V	HIGH IMPEDANCE
PROGRAM	PROGRAM	VIL	V _{PP}	+5V	DATA INPUT
OPERATION	PROGRAM VERIFY	V _{1L}	V _{IL}	+5V	DATA OUTPUT
	PROGRAM INHIBIT	V _{IH}	V _{PP}	+5V	HIGH IMPEDANCE

^{*} VIH or VII

READ MODE

The TMM2732DI has two control functions Chip Enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection. Output Enable ($\overline{\text{OE}}$) controls the output buffers, independent of device selection

Assuming that $\overline{CE} = \overline{OE} = V_{|L|}$, the output data is valid at the outputs within address access time (350 ns max.) after stabilizing of the addresses.

The CE to output valid (tcr) is equal to the address access time

Assuming that $\overline{CE} = V_{IL}$ and addresses are stable, the output data is valid at the outputs within t_{OE} (120 ns max) after the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{OE} = V_{IH}$ or $\overline{CE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM2732DIscan be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM2732DI has a low power standby mode controlled by \overline{CE} signal. By applying a TTL high level signal to the \overline{CE} input, the TMM2732DI is placed in the standby mode which reduce the operating current from 150 mA to 30mA, and then the outputs are in a high impedance state, independent of the \overline{OE} input

PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732DI are in the "1" state which is erased state Therefore the program operation is to introduce "0s" data into the desired bit locations by electrically programming The TMM2732DI is set up in the program operation mode when applied the program input voltage (+25V) to the $\overline{\text{OE}}/\text{Vpp}$ input under $\overline{\text{CE}} = \text{V}_{\text{IH}}$

Then programming is achieved by applying a 50 ms active low TTL program pulse to the $\overline{\text{CE}}$ input after the addresses and data are stable. This program pulse should be a single pulse with 50 ms pulse width per address word, and its maximum value is 55 ms. The levels required for the address and data inputs are TTL. The TMM2732DI can be programmed at any time individually, sequentially, or at random. The TMM2732DI must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

PROGRAM VERIFY MODE


The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with $\overline{\text{OE}}/\text{Vpp}$ and $\overline{\text{CE}}$ at V_{IL} . Data should be verified within t_{CE} (350 ns max) after the falling edge of $\overline{\text{CE}}$

PROGRAM INHIBIT MODE

Under the condition that the program input voltage (+25V) is applied to the $\overline{\text{OE}}/\text{Vpp}$ input, a TTL high level $\overline{\text{CE}}$ input inhibits the TMM2732DI from being programmed

Programming of two or more TMM2732DIs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} are commonly connected, and the program pulse is applied to the \overline{CE} input of the desired device only and the TTL high level signal is applied to the other devices.

OUTLINE DRAWINGS



Note: 1. Each lead pitch is 2.54 mm All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

- 2. This value is measured at the end of leads.
- 3. All dimensions are in millimeters.

© Oct., 1981 Toshiba Corporation

Note: Toshiba does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.