# TOSHIBA MOS MEMORY PRODUCTS

196 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY ROGRAMMABLE ROM

CHANNEL SILICON STACKED GATE MOS

## TMM2732D TMM2732D-2

#### DESCRIPTION

The TMM2732D is a 4096 word x 8 bit ultraviolet ight erasable and electrically programmable read only nemory. For read operation, the TMM2732D's naximum access time is 350ns/250ns, and the TMM2732D operates from a single 5-volt power supply and has a low power standby mode which reduces he power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the  $\overline{\text{CE}}$  input. The maximum active current is 150mA and the maximum standby current is 25mA/35mA

For program operation, the programming is achieved by applying a 50ms active TTL low program pulse to the  $\overline{CE}$  input, and it is possible to program sequentially, individually, or at random.

The TMM2732D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package.

#### **FEATURES**

- Single 5-volt power supply
- Fast access time

TMM2732D . 350ns

TMM2732D-2 250ns

Power dissipation

150mA (Max.) (Active) 25mA (Max.) (Standby TMM2732D)

35mA (Max.) (Standby TMM2732D-2)

Low power standby mode

Output buffer control

ŌĒ

- Fully Static operation
- Programs with one 50ms pulse
- Single location programming
- Total programming time about 200 seconds
- Three state outputs
- Inputs and Outputs
  - Directly TTL compatible
- Pin compatible with i2732 and ROM-TMM2332P


#### PIN CONNECTION

	(TOP VIEW	V)	
	$\overline{}$		
A7 [	,		bvcc
A.C	2	23	DAs .
As C	3	22	JA.,
A4 [			Þ.i.
A 3 C	6	20	DOE/VA
A2 C			DA10
A, C	,	18	ρŒ
A <sub>0</sub> C		17	207
°•€	9	16	٥° ا
0:0			b∘,
02[		14	<b>□</b> 04
GND	12	13	b.,
			ı

#### PIN NAMES

$A_0 \sim A_{11}$	Address Inputs
$O_0 \sim O_7$	Data Outputs (Inputs)
CE	Chip Enable Input
OE/V <sub>PP</sub>	Output Enable Input/Program Power
Vcc	Power (+5V)
GND	Ground

#### **BLOCK DIAGRAM**



#### MODE SELECTION

PINS (NO.)	CE (18)	OE/V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	Outputs (9-11, 13-17)
Read	VIL	V <sub>IL</sub>	+5V	
Output Deselect	, , , , , , , , , , , , , , , , , , ,	VIH	+5V +5V	D <sub>OUT</sub> High Impedance
Standby	V <sub>IH</sub>	VIH *	+5V	*High Impedance
Program	VIL	V <sub>PP</sub>	+5V	D <sub>IN</sub>
Program Verify	VIL	VIL	+5V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	V <sub>PP</sub>	+5V	High Impedance

<sup>\*</sup>  $V_{IH}$  or  $V_{IL}$ 

#### **MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
Vcc	V <sub>CC</sub> Supply Voltage	-0.3 ~ 7.0	V
OE/V <sub>PP</sub>	Program Supply Voltage	-0.3 ~ 26.5	V
VIN	Input Voltage	-03 ~ 7.0	V
Vout	Output Voltage	-03~70	V
P <sub>D</sub>	Power Dissipation	1.6	W
TSOLDER Soldering Temperature Time		260 · 10	°C - sec
T <sub>STRG</sub>	Storage Temperature	<b>−65 ~ 125</b>	°C
TOPR	Operating Temperature	0~70	°C

#### **READ OPERATION**

#### D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	V <sub>CC</sub> Supply Voltage	4 75	5.0	5.25	V
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> + 1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V

### D.C. AND OPERATING CHARACTERISTICS (Ta = $0 \sim 70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT	
IIL	Input Load Current	V <sub>IN</sub> = 0 ~ 5.25V		_	_	± 10	μΑ	
lLO	Output Leakage Current	V <sub>OUT</sub> = 0.4 ~ 5 25V		_	-	± 10	μΑ	
lan.	Vcc Current (Standby)	CE - V	TMM2732D		_	25	^	
ICC1	VCC Current (Standby)	CE = V <sub>IH</sub>	CE - VIH	TMM2732D-2	_	_	35	mA
ICC2	V <sub>CC</sub> Current (Active)	CE = VIL		-	-	150	mA	
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1mA	1	-	-	0.4	V	
Voн	Output High Voltage	I <sub>OH</sub> = -400µ	ıA	2.4	_	_	V	

**A.C. CHARACTERISTICS** (Ta =  $0 \sim 70^{\circ}$ C,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)

CVAIDOL BADANETED	CONDITIONS	TMM	TMM2732D		TMM2732D-2		
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	MIN.	MAX.	UNIT
†ACC	Address Access Time	CE = OE = V <sub>IL</sub>	_	350	_	250	ns
t <sub>CE</sub>	CE to Output Valid	OE = V <sub>IL</sub>	_	350	_	250	ns
t <sub>OE</sub>	OE to Output Valid	CE = V <sub>IL</sub>	_	120	_	100	ns
t <sub>DF1</sub>	CE to Output in High-Z	OE = V <sub>IL</sub> , CE = V <sub>IH</sub>	0	100	0	90	ns
t <sub>DF2</sub>	OE to Output in High-Z	CE = V <sub>IL</sub> , OE = V <sub>IH</sub>	0	100	0	90	ns
tон	Output Data Hold Time	CE = OE = V <sub>IL</sub>	0	_	0	-	ns

#### A.C. TEST CONDITIONS

Output Load . 1TTL Gate and C<sub>1</sub> (100pF)

Input Pulse Rise and Fall Times : ≤ 20 ns : 0.8 ~ 2.2V Input Pulse Levels

Timing Measurement Reference Level Inputs 1V and 2V

Outputs 0 8V and 2V


#### CAPACITANCE

\* (Ta = 25°C, f = 1MHz)


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX.	UNIT
C <sub>IN1</sub>	Input Capacitance Except OE/V <sub>PP</sub>	V <sub>IN</sub> = 0V	_	_	6	pF
C <sub>IN2</sub>	Input Capacitance (OE/V <sub>PP</sub> )	V <sub>IN</sub> = 0V	_	_	20	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	_	_	12	рF

<sup>\*</sup> This parameger is periodically sampled and is not 100% tested

#### TIMING WAVEFORMS



#### TYPICAL CHARACTERISTIC DATA



#### PROGRAM OPERATION

#### D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX.	UNIT
V <sub>IH</sub>	Input High Voltage	20	_	V <sub>CC</sub> + 1.0	V
VIL	Input Low Voltage	-03	_	0.8	V
Vcc	V <sub>CC</sub> Supply Voltage	4 75	50	5.25	V
Vpp	Program Input Voltage	24	25	26	V

#### D.C. PROGRAMMING CHARACTERISTICS (Ta = $25\pm5^{\circ}$ C, $V_{CC} = 5V\pm5\%$ , $V_{PP} = 25V\pm1V$ )

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX.	UNIT
ILI	Input Current	V <sub>IN</sub> = 0 ~ 5 25V	_	_	± 10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400μA	24	-	_	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1mA	-	_	0.4	V
lcc	V <sub>CC</sub> Supply Current	: -	_	-	150	mA
lpp	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub> , OE = V <sub>PP</sub>	T -	-	30	mA

#### A.C. PROGRAMMING CHARACTERISTICS

 $(Ta = 25 \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 25V \pm 1V)$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t <sub>AS</sub>	Address Set Up Time	2	_	_	μs
toes	OE Set Up Time	2	_	_	μs
t <sub>DS</sub>	Data Set Up Time	2	-	_	μs
(1)t <sub>AH</sub>	Address Hold Time	0	_		μs
<sup>t</sup> OEH	OE Hold Time	2	_	_	μs
t <sub>DH</sub>	Data Hold Time	2	_	_	μs
t <sub>DF</sub>	CE to Output in High-Z	_	_	100	ns
<sup>†</sup> CE	CE to Output Valid	_	_	350	ns
tpw	Program Pulse Width	45	50	55	ms
tPRT	V <sub>PP</sub> Pulse Rise Time	50	_	_	ns
tvR	V <sub>PP</sub> Recovery Time	2	_	_	μs

Note (1)  $t_{\Delta H}$  (Program Operation 1) =  $0\mu s$  min.  $t_{AH}$  (Program Operation 2) =  $2\mu$ s min.

Refer to Timing Waveforms

#### A.C. TEST CONDITIONS

 Input Pulse Rise and Fall Times ≤ 20ns


 Input Pulse Levels 0.8V ~ 2.2V

• Timing Measurement Reference Level - Inputs : 1V & 2V


Outputs : 0.8V & 2.0V

#### TIMING WAVEFORMS (PROGRAM OPERATION)





Program Operation 2. (OE/Vpp = Vpp)



Note 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp

- Sometimes removing the device from socket and setting the device in socket under the condition Vpp = 25V ± 1V may cause permanent damage to the device.
- The Vpp supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the Vpp input.
   When the switching pulse voltage is applied to the Vpp input, the over-shoot voltage of its pulse should bot be exceeded 26V

#### **ERASURE CHARACTERISTICS**

The TMM2732D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated does (ultraviolet light intensity [w/cm²] x exposure time [sec.]) for erasure should be a minimum of 15 [w. sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensisty is a 12000 [ $\mu$ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [ $\mu$ w/cm²] x (20 x 60) [sec]  $\cong$  15 [w. sec/cm])

The TMM2732D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include  $3000 \sim 4000$ Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available

#### **OPERATION INFORMATION**

The TMM2732D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for  $\overline{OE}/Vpp$ . In the read operation mode, a single 5-volt

power supply is required and the levels required for all inputs are TTL.

In the program operation mode the  $\overline{\text{OE}}/\text{Vpp}$  is pulsed from a TTL level to 25V.

MODE	PINS (NO.)	CE (18)	OE/V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	O <sub>0</sub> ~ O <sub>7</sub> (9-11, 13-17)
READ	READ	V <sub>IL</sub>	VIL	+5V	DATA OUTPUT
OPERATION	OUTPUT DESELECT	*	VIH	+5V	HIGH IMPEDANCE
(Ta = 0 ~ 70°C)	STANDBY	VIH	*	+5V	HIGH IMPEDANCE
PROGRAM	PROGRAM	VIL	V <sub>PP</sub>	+5V	DATA INPUT
OPERATION	PROGRAM VERIFY	VIL	VIL	+5V	DATA OUTPUT
(Ta = 25 ± 5°C)	PROGRAM INHIBIT	V <sub>IH</sub>	V <sub>PP</sub>	+5V	HIGH IMPEDANCE

V<sub>IH</sub> or V<sub>IL</sub>

#### **READ MODE**

The TMM2732D has two control functions. Chip Enable ( $\overline{\text{CE}}$ ) controls the operation power and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) controls the output buffers, independent of device selection

Assuming that  $\overline{CE} = \overline{OE} = V_{IL}$ , the output data is valid at the outputs after address access time (350ns/

250ns max.) from stabilizing of the addresses.

The  $\overline{\text{CE}}$  to output valid (t<sub>CE</sub>) is equal to the address access time

Assuming that  $\overline{CE} = V_{IL}$  and address are stable, the output data is valid at the outputs after  $t_{OE}$  (120ns/100ns max) from the falling edge of  $\overline{OE}$ .

#### **OUTPUT DESELECT MODE**

Assuming that  $\overline{OE}$  = V<sub>IH</sub>, the outputs will be in a high impedance state. So two or more TMM2732D's can be connected together on a common bus line.

When  $\overline{CE}$  is decoded for device selection, all deselected devices are in low power standby mode.

#### STANDBY MODE

The TMM2732D has a low power standby mode controlled by  $\overline{\text{CE}}$  signal. By applying a TTL high level signal to the  $\overline{\text{CE}}$  input, the TMM2732D is placed in the standby mode which reduce the operating cur-

rent from 150mA to 25mA/35mA, and then the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

#### PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732D are in the '1' state which is erased state. Therefore the program operation is to introduce '0s' data into the desired bit locations by electrically programming. The TMM2732D is set up in the program operation mode when applied the program input voltage (+25V) to the  $\overline{OE}/Vpp$  input under  $\overline{CE} = V_{IH}$ .

Then programming is achieved by applying a 50ms active low TTL program pulse to the CE input after

the addresses and data are stable. This program pulse should be a single pulse with 50ms pulse width per address word, and its maximum value is 55mS. The levels required for the address and data inputs are TTL. The TMM2732D can be programmed at any time individually, sequentially, or at random. The TMM2732D must not be programmed with a DC signal applied to the  $\overline{\text{CE}}$  input

#### PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with  $\overline{OE}/Vpp$  and  $\overline{CE}$  at  $V_{1L}$ .


Data should be verified after  $t_{CE}$  (350ns max.) from the falling edge of  $\overline{CE}$ .

#### **PROGRAM INHIBIT MODE**

Under the condition that the program input voltage (+25V) is applied to the  $\overline{\text{OE}}/\text{Vpp}$  input, a TTL high level  $\overline{\text{CE}}$  input inhibits the TMM2732D from being programmed.

Programming of two or more TMM2732D's in paralled with different data is easily accomplished. That is, all inputs except for CE are commonly connected, and the program pulse is applied to the CE input of the desired device only and the TTL high level signal is applied to the other devices.

#### **OUTLINE DRAWINGS**



Note 1 Each lead pitch is 2 54mm. All leads are located within 0 25mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

2. This value is measured at the end of leads

3 All dimensions are in millimeters

©Nov , 1981 Toshiba Corporation