TOSHIBA MOS MEMORY PRODUCT 768 WORD X 8 BIT CMOS UV ERASABLE AND TC57256D-20

32,768 WORD X 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABEL READ ONLY MEMORY

SILICON STACKED GATE MOS

TC57256D-25

DESCRIPTION

The TC57256D is a 32,768 word \times 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57256D's access time is 200ns, and the TC57256D operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. Advanced CMOS technology reduces the maximum active current to 30 mA/5MHz

FEATURES

- Peripheral circuit: CMOS Memory cell : N-MOS
- Low power dissipation 30mA/5MHZ (active) 100µA (standby)
- Fast access time TC57256D-20 200 ns TC57256D-25 250 ns

PIN CONNECTION (TOP VIEW)

		_		
VPPE	1	\sim	28	avc¢
A 12 E	2		27	3 A 14
A7 0	з		26	I A 13
^₀ d	4		25	IA8
^s d	5		24	3 A 9
_^• d	6		23	וו ^ נ
A3 0	7		22	ΙŌΕ
A2 0	8		21	DIA 10
^, d	9		20	D CE
_^₀ d	10		19	101
_₀ d	11		18	blo⁰
° 1 🖸	12		17	pos.
0₂ E	13		16	þo₄
GND	14		15	po,

PIN NAMES

$A_0 \sim A_{14}$	Address Inputs
$O_0 \sim O_7$	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
V _{PP}	Program Supply Voltage
Vcc	V _{CC} Supply Voltage (+5V)
GND	Ground

and standby current to 100µA.

For program operation, the programming is achieved by using the high speed programming mode. Program supply voltage is 21V. The programming of the TC57256D is accomplished within one and a half minutes (typ.) TC57256D is fabricated using CMOS technology and N-channel silicon double layer gate MOS technology.

- Single 5V power supply
- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with ROMS TC53257P, TMM23256P
- and EPROM i27256
- Standard 28 pin DIP cerdip Package

BLOCK DIAGRAM



MODE SELECTION

PIN	ĈĒ	ŌĒ	VPP	Vcc	$O_0 \sim O_7$	
MODE	(20)	(22)	(1)	(28)	(11~13, 15~19)	POWER
Read	L	L		5V	Data Out	Activo
Output Deselect	*	н	5V	5V	High Impedance	• Active
Standby	н	*		5V	High Impedance	Standby
Program	L	н			Data In	
Program Inhibit	н	*	21∨	6V	High Impedance	Active
Program Verify	L	L			Data Out	
** Horl						

TC57256D-20 TC57256D-25

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
Vpp	Program Supply Voltage	-0.6 ~ 22.0	V
VIN	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	$-0.6 \sim V_{CC} + 0.5$	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 • 10	°C • sec
TSTRG	Storage Temperature	-65 ~ 125	°C
TOPR	Operating Temperature	-40 ~ 85	°C

READ OPERATION D.C. RECOMMENDED OPERATING CONDITONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} + 0.3	V
VIL	Input Low Voltage	-0.3	—	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	V
VPP	V _{PP} Power Supply Voltage	2.0	Vcc	V _{CC} + 0.3	V

D.C. and OPERATING CHARACTERISTICS (Ta = $-40 \sim 85^{\circ}$ C, V_{CC} = 5V ± 5%)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
1 _{L1}	Input current	$V_{IN} = 0 \sim V_{CC}$		-		±10	μA
ICC01	Operating Current		f = 5MHz	-	-	30	mA
Icco2	Operating Current	CE-0.	f = 1MHz	-	<u> </u>	10	mA
ICCS1	Standby Current	CE = VIH		— ·		1	mA
Iccs2	Standby Current	$\overline{CE} = V_{CC} - 0$.2V	-	_	100	μA
V _{OH}	Output High Voltage	$I_{OH} = -400\mu$	A	2.4	_	- 1	V
VOL	Output Low Voltage	I _{OL} = 2.1mA		-		0.4	V
I _{PP1}	V _{PP} Current	$V_{PP} = 0 \sim V_{CC} + 0.3V$		-	_	±10	μA
ILO	Output Leakage Current	V _{OUT} = 0.4V	~ V _{CC}	~	_	±10	μA

A.C. CHARACTERISTICS (Ta = -40 \sim 85°C, V_{CC} = 5V \pm 5%, V_{PP} = 2.0V \sim V_{CC} + 0.3V)

SYMBOL PARAMETER	PARAMETER		TC57256D-20		TC57256D-25		
	TEST CONDITION	MIN.	MAX.	MIN.	MAX.	UNIT	
tACC	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	_	200	_	250	ns
t _{CE}	CE to Output Valid	OE = V _{IL}	_	200	-	250	ns
t _{OE}	OE to Output Valid	CE = V _{IL}	_	70		100	ns
t _{DF1}	CE to Output in High-Z	$\overline{OE} = V_{IL}$	0	60	0	90	ns
t _{DF2}	OE to Output in High-Z	$\overline{CE} = V_{IL}$	0	60	0	90	ns
tон	Output Data Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$	0	_	0	-	ns

A.C. TEST CONDITONS

Output Load: 1 TTL Gate and CL = 100pFInput Pulse Rise and Fall Times: 10 ns Max.Input Pulse Levels: 0.45 ~ 2.4VTiming Mesurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

— D-66 —

CAPACITANCE *(Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	·V _{IN} = OV	-	4	6	pF
COUT	Output Capacitance	V _{OUT} = OV		8	12	pF

*This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION D.C. RECOMMENDED OPERATING CONDITONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2		V _{CC} + 0.3	V
VIL	Input Low Voltage	-0.3	_	0.8	V
Vcc	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
Vpp	VPP Power Supply Voltage	20.5	21.0	21.5	V

D.C. and OPERATING CHARACTERISTICS (Ta = $25 \pm 5^{\circ}$ C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $21V \pm 0.5$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
1,1	Input Current	$V_{IN} = 0 \sim V_{CC}$	_	-	±10	μA
Voh	Output High Voltage	$I_{OH} = -400 \mu A$	2.4	-		V
VOL	Output Low Voltage	I _{OL} = 2.1mA	-	_	0.4	v
· lcc	V _{CC} Supply Current			-	30	mA
I _{PP2}	VPP Supply Current	V _{PP} = 21.5V	_	-	30	mA

A.C. PROGRAMMING CHARACTERISTICS (Ta = $25 \pm 5^{\circ}$ C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $21V \pm 0.5$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	_	μs
tCES	CE Setup Time	-	2	_	_	μs
^t CEH	CE Hold Time	-	2	- 1	-	μs
tOES	OE Setup Time	_	2	_	_	μs
t _{OEH}	OE Hold Time	_	2	_	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
^t DH	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE} = V_{1L}, \overline{OE} = V_{IH}$	0,95	1	1.05	ms
topw	Overprogram Pulse Width	Note 1	0.95	1	21	ms
t _{DV}	CE to Output Valid	$\overline{OE} = V_{IL}$	-	-	1	μs
t _{DF1}	CE to Output in High-Z	$\overline{OE} = V_{1L}$		-	150	ns



A.C. TEST CONDITIONS

Output Load Input Pulse Rise and Fall Times Input Pulse Levels Timing Measurement Reference Level 1 TTL Gate and C_L (100pF) 10 ns Max. 0.45 ~ 2.4V Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as function of the counter value X.

TIMING WAVEFORMS (PROGRAM)

 $(V_{CC} = 6V \pm 0.25V, V_{PP} = 21V \pm 0.5V)$



Note: (1) V_{CC} must be applied simultaneously with or before V_{PP} and cut off simultaneously with or after V_{PP}. (2) Removing the device from socket and setting the device in socket with V_{PP}=21V may cause permanent

- damage to the device.
- (3) The Vpp supply voltage is permitted up to 22V for program operation; voltages over 22V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not exceed 22V.

ERASURE CHARACTERISTICS

The TC57256D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) through the chips transparent window.

The integrated dose (ultraviolet light intensity $[w/cm^2] \times exposure time [sec.])$ for erasure should be a minimum of 15 $[w \cdot sec/cm^2]$

When the Toshiba GL-15 sterilizing lamp is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps with an ultraviolet light intensity of 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μ w/cm²] × (20×60) [sec] \cong 15 [w · sec/cm²].)

The TC57256D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. Both sunlight and flourescent lamps include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, opaque seals-Toshiba EPROM Protect Seal AC901-are available

OPERATION INFORMATION

The TC57256D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

PIN NAMES (NUMBER)		ĈĒ	ŌĒ	V _{PP}	Vcc	$O_0 \sim O_7$	DOWED
MODE		(20)	(22)	(1)	(28)	(11~13, 15~19)	POWER
Read Operation	Read	L	L			Data Out	Active
	Output Deselect	*	Н	5V	5V	High Impedance	Active
$(1a = -40 \sim 65 C)$	Standby	Н	*			High Impedance	Standby
Program Operation	Program	L	Н			Data In	Active
$(Ta = 25 \pm 5^{\circ}C)$	Program1nhibit	Н	*	21V	6V	High Impedance	Active
	Program Verify	L	L			Data Out	Active

Note: H; VIH, L; VIL, *; VIH or VIL

READ MODE

The TC57256D has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable $(\overline{\text{OE}})$ controls the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{11}$, the output data is valid

at the outputs after the address access time from stabilizing of all addressess.

The \overline{CE} to output valid (t_{CE}) time is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{1L}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{CE} .

OUTPUT DESELECT MODE

With $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in high impedance state.

Therefore two or more TC57256D's can be connected

STANDBY MODE

TC57256D-20 TC57256D-25

The TC57256D has a low power standby mode controlled by the $\overrightarrow{\text{CE}}$ signal.

By applying a high level to the $\overline{\text{CE}}$ input, the TC57256D is placed in the standby mode which

together on a common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

reduces the operating current to 100μ A. The outputs will be in a high impedence state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57256D are in the "1" state which is the erased state.

The programming operation introduces "Os" data into the desired bit locations by electrical programming.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+21V) is applied to Vpp terminal, a high level \overline{CE} input inhibits the TC57256D from being programmed.

Programming two or more TC57256D's in parallel with different data is easily accomplished: All inputs

HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using a high speed programming mode. The device is set up in the high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+21V) is applied to the Vpp terminal with V_{CC} =6V.

Programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified in the Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and the programmed

The TC57256D is in the programming mode when the VPP input is at 21V and \overline{CE} is at TTL-Low $\overline{OE}=V_{IH}$.

The TC57256D can be programmed at any location, anytime — either individually, sequentially or at randomly.

The verify is accomplished with \overline{OE} and \overline{CE} at VIL.

except for \overline{CE} may be commonly connected, a TTL low level program pulse is applied to the \overline{CE} of the desired device only, and TTL high level signal is applied to the other devices.

data is verified. This should be repeated until the program operates correctly (max. 20 times).

After correctly programming the selected address, an additional program pulse with a width equal to that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

This high speed program algorithm allows the programming of the TC57256D to be accomplished within one and a half minutes (typ.)

HIGH SPEED PROGRAM MODE FLOW CHART



TC57256D-20 TC57256D-25

ELECTRIC SIGNATURE MODE

Electric signature mode allows a code to be read from the TC57256D which identifies its manufacture and device type.

The programming equipment may be used to read the manufacturer code and device code from the TC57256D by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to

address line A₉ and the rest of address lines are set to V_{IL} in read operation. Data output under these conditions is the manufacturer code. Device code is identified when address A₀ is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (0₇).

The following table shows electric signature of TC57256D.

PINS	Ao (10)	07 (19)	O ₆ (18)	05 (17)	O4 (16)	O ₃ (15)	O ₂ (13)	01 (12)	0 ₀ (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	VIH	0	0	0	0	0	1	0	0	04

Notes: $A_9 = 12V \pm 0.5V$

 $A_1 - A_8$, $A_{10} - A_{14}$, \overline{CE} , $\overline{OE} = V_{1L}$

OUTLINE DRAWINGS



Note: (1) Each lead pitch 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

- (2) This value is measured at the end of leads.
- (3) The dimensions are in millimeters.