62E D ■ 8961725 0081285 432 ■ TII5 SMJ27C29

TEXAS INSTR (ASIC/MEMORY)

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

•	Military Operating Temperature
	Range – 55°C to 125°C

- MIL-STD-883C Class B
 High-Reliability Processing
- Organization ... 32K x 8
- Single 5-V Power Supply
- Pin Compatible With Existing 128K and 256K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

'27C256-15	150 ns
'27C256-17	170 ns
'27C256-20	200 ns
'27C256-25	250 ns
'27C256-30	300 ns

- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Minimum DC Noise Immunity With Standard TTL Loads
- Low Power Dissipation
 - Active ... 138 mW Worst Case
 - Standby . . . 1.7 mW Worst Case (CMOS Input Levels)

_	PACKA		
1	(TOP VII	EVV)	1
ا			L
V _{PP} [1	28	J Vcc
A12[2	27] A14
A7[3	26] A13
A6[4	25] A8
A5[5	24] A9
A4[6	23] A11
A3[7	22	ក្ត
A2[8	21	[] A10
A1 [9	20	Ē
]0A	10	19	Q7
QO	11	18	Q6
Q1 🗍	12	17	Q5
Q2 j	13	16	ħQ4
CNDq		40	F 02

† Package is shown for pinout reference only.

PIN NOMENCLATURE			
A0-A14 E G GND Q0-Q7 VCC	Address Inputs Chip Enable/Power Down Output Enable Ground Outputs 5-V Power Supply		
VPP	Output Enable		

description

The SMJ27C256 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C256 is pin compatible with 28-pin 256K ROMs and EPROMs. They are offered in a 600 mil dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other 12–13 V supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a V_{PP} of 12.5 V and a V_{CC} of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

The seven modes of operation for the SMJ27C256 are listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.



SMJ27C256 L2E D ■ 8961725 0081286 379 ■ TII5 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

FUNCTION				MODI	E				
(PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING VERIFY		PROGRAM INHIBIT	SIGNATURE MODE		
Ē (20)	V _{IL}	VIL	VIH	VIL	VIН	VIН	\	/IL	
Ğ (22)	V _{IL}	VIH	χt	VIH	VIL	×	\	/IL	
V _{PP} (1)	Vcc	Vcc	Vcc	V _{PP}	V _{PP}	V _{PP}	Vcc		
V _{CC} (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc		
A9 (24)	х	х	х	х	х	х	∨ _H ‡	V _H ‡	
A0 (10)	х	х	×	х	х	. х	VIL	v _{IH}	
							CC	DDE	
Q0-Q7 (11-13, 15-19)	Data Out	HI-Z	HI-Z	Data In	Data Out	Hì-Z	MFG	DEVICE	
(, 10 10)							97	04	

TX can be VIL or VIH.

read/output disable

When the outputs of two or more SMJ27C256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C256, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q0 through Q7.

latchup immunity

Latchup immunity on the SMJ27C256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family."

powerdown

Active I_{CC} supply current can be reduced from 25 mA to 500 μ A (TTL-level inputs) or 300 μ A (CMOS-level inputs) by applying a high TTL signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C256 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0s (lows) are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C256, the window should be covered with an opaque label.



 $V_{H} = 12 V \pm 0.5 V$

95E	D	8961725	0081587	205	■TII5	SMJ27C256
		000 144	DIT IN/ EDAC	ADIE	DDOODAMMADI E	DEAD ONLY MEMORY

	5MJ2/C256
262 144-BIT UV ERASABLE PROGRAMMABLE	READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

SNAP! Pulse programming

The 256K EPROM can be programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of 4 seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, E is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-us pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{G} = V_{IH}$ and $\overline{E} = V_{IL}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V}$.

fast programming

The 256K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, E is pulsed. The programming mode is achieved when Vpp = 12.5 V, VCC = 6 V, G = VIH and E = VIL. More than one SMJ27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6 \text{ V}$ and $V_{PP} = 12.5 \text{ V}$. When the full Fast programming routine is complete, all bits are verified with V_{CC} = V_{PP} = 5 V (see Figure 2).

program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

program verify

Programmed bits may be verified with $V_{PP} = 12.5 \text{ V}$ when $\overline{G} = V_{II}$, and $\overline{E} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V ± 0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., $A0 = V_{IL}$ accesses the manufacturer code, which is output on Q0–Q7; $A0 = V_{IH}$ accesses the device code, which is output on Q0-Q7. All other addresses must be held at V_{II} . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 04.

262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY




Figure 1. SNAP! Pulse Programming Flowchart



TEXAS INSTR (ASIC/MEMORY)

SGMS005D-MAY 1986-REVISED FEBRUARY 1993





Figure 2. FAST Programming Flowchart



SGMS005D-MAY 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)____

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} (see Note 1)	
Supply voltage range, Vpp (see Note 1)	
Input voltage range (see Note 1), All inputs except A9	\dots -0.6 V to 6.5 V
A9	
Output voltage range (see Note 1)	-0.6 V to V _{CC} + 1 V
Minimum operating free-air temperature	
Maximum operating case temperature	125°C
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

■ 8961725 0081291 736 ■TII5

262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

recommended operating conditions

		PARAMETER		MIN	NOM	MAX	UNIT	
		Read mode (see Note 2)		4.5	5	5.5	٧	
Vcc	Supply Voltage	Fast programming algorithm	te 2) 4.5 5 5.5 Igorithm 5.75 6 6.25 Imming algorithm 6.25 6.5 6.75 Ite 3) VCC-0.6 Igorithm 12 12.5 13	٧				
		SNAP! Pulse programming	SNAP! Pulse programming algorithm			6.75	٧	
		Read mode (see Note 3)				V _{CC} -0.6	٧	
۷рр	Supply Voltage	Fast programming algorithm		12	12.5	13	٧	
		SNAP! Pulse programming	algorithm	12.75	13	13.25	٧	
Vari	High level input	voltage (see Note 4)	ΠL	2		V _{CC} +1	٧	
VIΗ	riigii-ievei iriput (Olage (See Note 4)	CMOS	V _{CC} -0.2		V _{CC} +0.2	٧	
VIL	Low lovel innut v	oltage (see Note 4)	ΠL	-0.5		0.8	٧	
۷IL	Low-level input v	onage (see Note 4)	CMOS	GND-0.2		GND+0.2	٧	
ŤΑ	Operating free-ai	r temperature		-55			°C	
тс	Operating case to	emperature			-	GND+0.2		

electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Voн	High-level output voltage (see Note	4)	ΙΟΗ = -400 μΑ	2.4			٧
VoL	Low-level output voltage (see Note 4)		I _{OL} = 2.1 mA			0.4	٧
lį	Input current (leakage) (see Note 4)		V _I = 0 to 5.5,V			±1	·μA
Ю	Output current (leakage)		VO = 0 to VCC		•	±1	μА
IPP1	Vpp supply current		Vpp = V _{CC} = 5.5 V			100	μΑ
IPP2	Vpp supply current‡ (during progra	ım pulse) (see Note 4)	Vpp = 13 V	1 -	35	50	mA
l	V	TTL-input level	V _{CC} = 5.5 V, E = V _{IH}			500	
ICC1	VCC supply curent (standby)	CMOS-input level	V _{CC} = 5.5 V, E = V _{CC}			±1 100 50	μΑ
ICC2 VCC supply current (active) (see Note 4)		V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open		10	25	mA	
los	Output short circuit current (see No	te 5)				100	mA

† Typical values are at TA = 25°C and nominal voltages.

† This parameter has been characterized at 25°C and is not tested.

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted. into or removed from the board when Vpp or Vcc is applied.

- Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.
 Valid during programming mode also.
- 5. Vpp may be one diode drop below Vcc. It may be connected to Vcc. Also, Vcc must be applied simultaneously or before Vpp and be removed simultaneously or after Vpp.

9-259

SMJ27C256 L2E D M 8961725 DD81292 672 TII5 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
CI	Input capacitance	V _I = 0, f = 1 MHz		6	10	pF
СО	Output capacitance	V _O = 0, f = 1 MHz		10	14	pF

[†] Capacitance measurements are made on a sample basis only.

switching characteristics over full ranges of recommended operating conditions (see Notes 6 and 7)

	PARAMETER	TEST CONDITIONS	'27C2	56-15	'27C2!	56-17	UNIT
	PARAMETER	(SEE NOTES 6 AND 7)	MIN	MAX	MIN	MAX	ONII
ta(A)	Access time from address			150		170	ns
ta(E)	Access time from chip enable			150		170	ns
ten(G)	Output enable time from G	See Figure 3		70		70	ns
^t dis	Output disable time from G or E, whichever occurs first §	Oce i igui e e	0	55	0	55	ns
t _V (A)	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first §		0		0		ns

PARAMETER		TEST CONDITIONS (SEE NOTES 6 AND 7)	'27C256-20		'27C256-25		'27C256-30		шит
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address	See Figure 3		200		250		300	ns
ta(E)	Access time from chip enable			200		250		300	ns
ten(G)	Output enable time from G			75		100		120	ns
t _{dis}	Output disable time from \overline{G} or \overline{E} , whichever occurs first \S		0	60	0	60	0	105	ns
^t v(A)	Output data valid time after change of address, E, or G, whichever occurs first §		0		0		0		ns

[§] Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested. Timing measurements are made at 2.0 V for logic high and 0.8 V for logic low for both inputs and outputs.

[‡] Typical values are at T_A = 25°C and nominal voltages.

NOTES: 6. For all switching characteristics and timing measurements, input pulse levels are 0.4 V to 2.4 V.

^{7.} Common test conditions apply to t_{dis} except during programming.

■ 8961725 0081293 509 ■ TII5 PSE D 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJ27C256

TEXAS INSTR (ASIC/MEMORY) _______ SGMS005D-MAY 1986-REVISED FEBRUARY 1993

recommended timing requirements for programming: V_{CC} = 6 V and V_{PP} = 12.5 V (Fast) or V_{CC} = 6.5 and V_{PP} =13 (SNAP! Pulse), T_A = 25°C (see Note 6)

			MIN	NOM	MAX	UNIT
^t w(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
		SNAP! Pulse programming algorithm	95	100	105	μs
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
^t su(A)	Address setup time		2			μ\$
^t su(G)	G setup time		2			μs
^t dis	Output disable time from G		0		130	ns
^f en(G)	Output enable time from G				150	ns
^t su(D)	Data setup time		2			μs
t _{su(VPP)}	Vpp setup time		2			μ\$
t _{su(VCC)}	V _{CC} setup time		2			μs
th(A)	Address hold time	*****	0			μS
^t h(D)	Data hold time		2			μs
t _{su(E)}	E setup time		2			μS

NOTE 6: For all switching characteristics and timing measurements, the input pulse levels are 0.4 V to 2.4 V.

PARAMETER MEASUREMENT INFORMATION





Figure 3. AC Testing Output Load Circuit

AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

PARAMETER MEASUREMENT INFORMATION





Figure 4. Read Cycle Timing



† 12.5-V Vpp and 6-V VCC for Fast programming, 13-V Vpp and 6.5-V VCC for SNAP! Pulse programming.

Figure 5. Program Cycle Timing

