General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
RQMs.	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



## **ATTENTION**

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."

# TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983 - REVISED NOVEMBER 1985

•	Orc	ani	78	tion		4	096	X	8

## Single 5-V Power Supply

All Inputs and Outputs Are TTL Compatible

450 ns

 Max Access/Min Cycle Time TMS2732A-17 170 ns TMS2732A-20 200 ns TMS2732A-25 250 ns

TMS2732A-45

- Low Standby Power Dissipation . . .
   158 mW (Maximum)
- JEDEC Approved Pinout . . . Industry Standard
- 21-V Power Supply Required for Programming
- N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from - 10 °C to 85 °C (TMS2732A-...JP4)

J PACKA	GE
(TOP VIEW	N)

A7 [	1	J24	] vcc
A6 [	2	23	] A8
A5 [	3	22	] A9
A4 [	4	21	A11
A3 [	5	20	G/Vp
A2 [	6	19	A10
A1 [	7	18	Ē
AO [	8	17	QB
Q1 [	9	16	] α7
02 [	10	15	06
03 [	11	14	Q5
GND [	12	13	04

PIN	NOMENCLATURE
A0-A11	Address Inputs
Ē	Chip Enable
G/VPP	Output Enable/21 V
GND	Ground
Q1-Q8	Outputs
VCC	5-V Power Supply

## description

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

The TMS2732A provides two output control lines: Output Enable  $(\overline{G})$  and Chip Enable  $(\overline{E})$ . This feature allows the  $\overline{G}$  control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from 0°C to 70°C.

## operation

The six modes of operation for the TMS2732A are listed in the following table.

TI INOTICAL	MODE									
FUNCTION (PINS)	Reed	Deselect	Power Down (Standby)	Program	Program Verification	Inhibit Programming				
Ē (18)	VIL	×	V <sub>iH</sub>	VIL	VIL	VIH				
Ğ/V <sub>PP</sub> (20)	VIL	VIH	х	21 V	VIL	21 V				
V <sub>CC</sub> (24)	5 V	5 V	5 V	5 V	5 V	5 V				
Q1-Q8 (9 to 11, 13 to 17)	a	H1-Z	HI-Z	D	a	HI-Z				

X = VIH or VIL

#### read

The two control pins ( $\tilde{E}$  and  $\tilde{G}$ /Vpp) must have low-level TTL signals in order to provide data at the outputs. Chip enable ( $\tilde{E}$ ) should be used for device selection. Output enable ( $\tilde{G}$ /Vpp) should be used to gate data to the output pins.

## power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of G/Vpp.

#### program

The programming procedure for the TMS2732A is the same as that for the TMS2532, except that in the program mode,  $\overline{G}/Vpp$  is taken from a TTL low level to 21 V.

The program mode consists of the following sequence of events. With the level on  $\overline{G}/Vpp$  equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to  $\overline{E}$ . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

### program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{G}/Vpp$  and  $\overline{E}$  are set to  $V_{\parallel L}$ .

## program inhibit

The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  of the device that is not to be programmed.




# 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC	.3 V to 7 V
Supply voltage range, Vpp0.	
Input voltage range (except program)	0.3 V to 7 V
Output voltage range	0.3 V to 7 V
Operating free-air temperature range	°C to 70°C
Storage temperature range	C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.75	5	5.25	٧
Vpp	Supply voltage (see Note 2)		Vcc		٧
VIH	High-level input voltage	2		V <sub>CC</sub> +1	٧
VIL	Low-level input voltage	-0.1		0.8	٧
TA	Operating free-air temperature	0		70	°C

- NOTES: 1, V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
  - Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 21 V (±0.5 V).

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -400 μA	2.4	٧
VOL	Low-level output voltage	i <sub>OL</sub> = 2.1 mA	0.45	٧
4	Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V	±10	μА
lo	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.25 V	±10	μА
ICC1	VCC supply current (standby)	E at VIH, G at VIL	30	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G at VIL	125	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $\mathbf{f} = \mathbf{1} \ \mathbf{MHz}^{\dagger}$

	PARAMETER		TEST CONDITIONS	TYP‡ M	XAN	UNIT
C: Input capacitance	All except G/Vpp	V 0V	4			
	G/Vpp	V <sub>1</sub> = 0 V		20	ρF	
Co	Output capacitance		V <sub>O</sub> = 0 V	8	12	pF

These parameters are tested on sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST	TMS.	32A-17	TMS27	32A-20	TMS27	32A-25	TM527	12A-45	UNIT
ta(A) Access time from address		CONDITIONS	MIN	MAX	MIN MAA		MIN	MIN MAX		MAX	Olui
ta(A)	Access time from address	0 100-5		170		. •		250		450	ns
ta(E)	Access time from E	C <sub>L</sub> = 100 pF,		170		200		250		450	ns
ten(G)	Output enable time from G	1 Series 74		65		70		100		150	ns
<sup>t</sup> dis <sup>†</sup>	Output disable time from E or G, whichever occurs first	TTL Load, t <sub>r</sub> ≤20 ns,	0	60	0	60	0	85	0	130	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first	t <sub>f</sub> ≤20 ns, See Figure 1 and Note 3	0		0		0		0		ns

NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V. 

†Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

# TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended conditions for programming, TA = 25°C (see Note 4)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	175	5	5.25	٧
VPP	Supply voltage	20.5	21	21.5	٧
VIH	High-level input voltage	2		V <sub>CC</sub> +1	٧
VIL	Low-level input voltage	-0.1		0.8	٧
tw(E)	E pulse duration	9	10	11	ms
tsu(A)	Address	2			μS
t <sub>su(D)</sub>	Data setup tetre	2			μS
tsu(VPP)	Vpp setup time	2	40		μS
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μs
th(VPP)	Vpp hold time	2			μ5
trec(PG)	Vpp recovery time	2			μ5
tr(PG)G	G rise time during programming	50			ns
tEHD.	Delay time, data valid after E low			1	μS

NOTE 4: When programming the TMS2732A, connect a 0.1 µF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VIH	High-level		2	V <sub>CC</sub> +1	V
VIL	Low-level r 1 1 * :		-0.1	0.8	V
√он	High-level output voltage (verify)	I <sub>OH</sub> = -400 μA	2.4		V
VOL	Low-level output voltage (verify)	IOL = 2.1 mA		0.45	V
1	Input current (all inputs)	VI = VIL or VIH	2000	10	μА
IPP .	as a rate f	$\overline{E} = V_{IL}, \overline{G} = V_{PP}$	20 EU EU	50	mA
lcc	1		5 - XX - 2 - XX - 2		mA
tdis(PR)	Output disable time		0	130	ns



## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT


# read cycle timing



EPROMs/PROMs

# 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

program cycle timing





# 65.536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

JULY 1983 - REVISED NOVEMBER 1985

	Organization	 8192	X 8
-	O'gaintation	 0102	~ 0

- Single 5-V Power Supply
- Pin Compatible with TMS2732A EPROM
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time TMS2764-17 170 ns TMS2764-20 200 ns TMS2764-25 250 ns TMS2764-45 450 ns
- Low Standby Power Dissipation . . . 184 mW (Maximum)
- JEDEC Approved Pinout
- 21-V Power Supply Required for Programming
- Fast Programming Algorithm
- N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from -10°C to 85°C (TMS2764-\_JP4)

## description

The TMS2764 is an ultraviolet light-erasable, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS2764-17 only requires a single 5-volt power supply with a tolerance of ±5%, and has a maximum access time of 170 ns. This access time is compatible with high-performance microprocessors.

J PACKAGE	
(TOP VIEW)	

VPP[	1	28	]\
A12	2	27	11:41
A7	3	26	NC.
A6	4	25	]A8
A5[	5	24	]A9
A4C	6	23	A11
A3C	7	22	]G
A2	8	21	]A10
A1	9	20	]Ē
AOC	10	19	308
01	11	18	<b>Q</b> 7
02	12	17	06
03[	13	16	Q5
GND	14	15	104

PIN N	OMENCLATURE
A0-A12	Address Inputs
Ē	Chip Enable
Ğ	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q8.	Outputs
Vcc	5-V Power Supply
Vpp	21-V Power Supply

The TMS2764 provides two output control lines: Output Enable (G) and Chip Enable (E). This feature allows the G control line to eliminate bus contention in microprocessor systems. The TMS2764 has a powerdown mode that reduces maximum power dissipation from 150 mA to 35 mA when the device is placed on standby.

This EPROM is supplied in a 28-pin, 15,2-mm (600-mil) dual-in-line ceramic package and is designed for operation from 0°C to 70°C.

## operation

The six modes of operation for the TMS2764 are listed in the following table.

# TMS2764 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION				MODE			
(PINS)	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programmin	
E (20)	VIL	x	VIH	VIL	VIL	VIH	
<u>ਫ</u>	VIL	VIH	×	V <sub>IH</sub>	VIL	×	
(27)	VIH	VIH	×	VIL	V <sub>IH</sub>	×	
V <sub>РР</sub> (1)	Vcc	Vcc	Vcc	Vpp	V <sub>PP</sub>	Vpp or VCC	
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	
Q1-Q8 (11 to 13, 15 to 19)	٥	HI-Z	HI-Z	D	Q	HI-Z	

X = VIH or VIL

#### read

The two control pins (E and G) must have low-level TTL signals in order to provide data at the outputs. Chip enable (E) should be used for device selection. Output enable (G) should be used to gate data to the output pins.

## power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of G.

### erasure

Before programming, the TMS2764 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 mW/cm2 UV lamp will erase the device in approximately 20 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level, it should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2764, the window should be covered with an opaque label.

#### fast programming

Note that the application of a voltage in excess of 22 V to Vpp may damage the TMS2764.

After erasure, logic "0's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on Vpp equal to 21 V and E at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addresed. Once data and addresses are stable, a TTL low-level pulse is applied to PGM. Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at VCC = 6.0 V and Vpp = 21.0 V. When the full fast programming routine is complete, all bits are verified with VCC = Vpp = 5 V. A flowchart of the fast programming routine is shown in Figure 1.



# 65.536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## multiple device programming

Several TMS2764's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

### program inhibit

The program inhibit is useful when programming multiple TMS2764's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to E or PGM of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART

# logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage range, VCC	0.6 V to 7 V
Supply voltage range, VPP	-0.6 V to 22 V
Input voltage range	0.6 V to 7 V
Output voltage range	0.6 V to 7 V
Operating free-air temperature range	<b>0°</b> C to 70°C
Storage temperature range	-65°C to 150°C

<sup>\*</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied, Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		WE	NOM I	MAX	UNIT
VCC	Supply voltage	4.79	<u>5</u> ຍ	5.25	V
Vpp	Supply voltage		Vcc		v
V(H	High-level input voltage		2	<u>-</u>	V
VIL	Low-level input voltage (see Note 1)	-0.		J.3	V .
TA	Operating free-air temperature		<u> </u>	70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



# TMS2764 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Vон	High-level output voltage	IOH = -400 μA	2.4	٧
VOL	Low-level output voltage	IOL = 2.1 mA	0.45	V
1	Input current (load)	V <sub>I</sub> = 0 V to 5.25 V	±10	μА
0	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.25 \text{ V}$	± 10	μΑ
PP1	Vpp supply current (read)	Vpp = 5.25 V	15	mA
PP2	Vpp supply current (program)	E and PGM at VIL	50	mA
CC1	V <sub>CC</sub> supply current (standby)	E at VIH	35	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G at VIL	150	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1~\text{MHz}^\dagger$

	PARAMETER	TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V	4	6	pF
Co	Output capacitance	V <sub>0</sub> = 0 V	8	12	pF

<sup>&</sup>lt;sup>†</sup> Capacitance measurements are made on a sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range, $C_L=100$ pF, 1 Series 74 TTL load (see Note 2 and Figure 2)

DADAMETER		TMS2	TMS2764-17 TMS2		784-20	TMS2764-25		TMS2764-45		UNIT
	PARAMETER	MP	MAX	Mr.	MA.	MIN	MAX	MIN	MA	O.u.
ta(A)	Access time from address		170				250		4	ns
ta(E)	Access time from E		170		200		250		450	ns
ten(G)	Output enable time from G		65		75		100		150	ns
dis(G)	Output disable time from G	0	60	0	60	0	85	0	130	ns
	Output data valid time after				THE STATE					
tv(A)	change of address, E, or G, whichever occurs first	0		0		0		0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltage.

<sup>\*</sup>Value claculated from 0.5 volt delta to measured output level; tdis(G) is specified from G or E, whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.

# 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for fast programming routine, TA = 25 °C (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MA:	1341
VCC	Supply voltage (see Note 3)	0./6	b	0.20	
VPP	'-: : / voltage (see Note 4)	::1	21	21 F	V
tw(IPGM)	initial program pulse duration (see Note 5)	U.Ju	1	1.00	ms
tw(FPGM)	PGM final pulse duration (see Note 6)	3.8		63	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(D)</sub>	Data setup time	2			μs
tsu(VPP)	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μδ
th(A)	Address hold time	0			μs
th(D)	Data hold time	2	- 100		μS
t <sub>su(E)</sub>	E et a sone	2	and the same of th		μ\$
t <sub>su(G)</sub>	Grant Com	2			μs

fast programming characteristics, TA = 25 °C (see Note 2 and fast programming cycle timing diagram)

	PAHAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tdis(G)FP	Output disable time from G (see Note 7)	CL = ' oF	0		130	10 3222
ten(G)FP	Output enable time from G	1 Series 74 TTL Load		122	150	ns


NOTES: 2. For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

3. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

- 4. When programming the TMS2764, connect a 0.1 µF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.
- 5. The Initial program pulse duration tolerance is 1 ms  $\pm$ 5%.
- 6. The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).
- 7. This parameter is only sampled and is not 100% tested.




# PARAMETER MEASUREMENT INFORMATION




NOTE 8:  $t_f \leq$  20 ns and  $t_r \leq$  20 ns.

FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT

# read cycle timing



# fast program cycle timing





## **ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

## **ENHANCED PERFORMANCE EPROMS - PEP4**

- 168 hr ± 8 hr Burn-in at 125°C
- Tested to 0.1% AQL
- Extended Temperature Range

Texas Instruments offers extended temperature range EPROMs which provide an enhanced degree of reliability.

The PEP4 designation signifies:

- Devices Subjected to Electrical Testing over a Temperature Range Exceeding Commercial Requirements.
- All Devices Have Received a 168 hr ± 8 hr 125°C Burn-in with a PDA of 2%.

This combination results in an improved quality and reliability level for those applications which deem it necessary. The user benefits from improved long term cost realized through reduced system down-time.

## PEP4 PRODUCT FAMILY

DEVICE	ORGANIZATION	MAXIMUM ACCESS TIME (ns)	V <sub>CC</sub> SUPPLY VOLTAGE (V) MIN MAX	OPERATING TEMPERATURE RANGE (°C)
T14007004 ID4	4000 × 0	250	4.5 5.5	- 10 to 85
TMS2732AJP4	4096 X 8	450	4.5 5.5	- 10 to 85
TMC0704 ID4	0100 V 0	250	4.5 5.5	- 10 to 85
TMS2764JP4	8192 X 8	450	4.5 5.5	-10 to 85

### **ELECTRICAL CHARACTERISTICS**

PEP4 EPROM devices meet or exceed all the electrical and timing parameters specified in the standard data sheet with the following exceptions.

PARAMETER		TMS2732AJP4 MAX	TMS2764JP4 MAX	UNIT	
Icc1	V <sub>CC</sub> supply current (standby)	26	40	mA	
ICC2	VCC supply current (active)	160	V   -	mA	

# 65.536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEM

NOVEMBER 1985

<ul> <li>Organization .</li> </ul>	8K × 8	J PACKAGE (TOP VIEW)
Single 5-V Po	wer Supply	VPP 1 U28 VCC
<ul> <li>Pin Compatible and TMS2732</li> </ul>	e with Existing 64K EPROMs	A12 2 27 PGM A7 3 26 NC
All Inputs/Out	puts Fully TTL Compatible	A6 4 25 A8 A5 5 24 A9
<ul> <li>Max Access/N</li> </ul>	fin Cycle Time	A4 ☐6 23 ☐ A11
'27C64-1,	27C64-15 150 ns	A3 ☐7 22 ☐ G
'27C64-2,	'27C64-20 200 ns	A2 ☐8 21 ☐ A10
'27C64.	27C64-25 250 ns	A1 ☐9 20 ☐ Ē
'27C64-3.	'27C64-30 300 ns	A0 10 19 Q8
'27C64-4,	'27C64-45 450 ns	01 11 18 07
	• 200	02 12 17 06
<ul> <li>HVCMOS Ted</li> </ul>	hnology	Q3 [ 13 16 ] Q5
3-State Output	t Buffers	GND ☐ 14 15 ☐ Q4

	THAT CAME THE MODE
•	Low Power Dissipation (VCC = 5.25 V)
	-Active 210 mW Worst Case
	-Standby 1.4 mW Worst Case

400 mV Guaranteed DC Noise Immunity

(CMOS-input Levels)

with Standard TTL Loads

	PIN NOMENCLATURE						
A0-A12	Address Inputs						
Ē	Chip Enable/Power Down						
G	Output Enable						
GND	Ground						
NC	No Connection						
PGM	Program						
Q1-Q8	Outputs						
Vcc	5-V Power Supply						
VPP	12.5-V Power Supply						

#### description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

### operation

without notice.

There are seven modes of operation for the TMS27C64 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.



ADJANCE INFORMAT IIN documents contain

proproduction passe of development. Characteristic

FUNCTION				MODE				
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1	nature ode
Ē (20)	VIL	V <sub>IL</sub>	VIH	VIL	VIL	VIH	1	/IL
Ğ (22)	VIL	V <sub>IH</sub>	χţ	VIH	VIL	х	١	/ <sub>IL</sub>
PGM (27)	VIH	VIH	×	VIL	VIH	х	\ \	′ін
Vpp (1)	Vcc	VCC	Vcc	Vpp	V <sub>PP</sub>	Vpp	V	cc
VCC (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	v	cc
A9 (24)	х	×	×	×	х	×	VH <sup>‡</sup>	VH‡
A0 (10)	×	х	х	x	x	×	V <sub>IL</sub>	VIH
Q1-Q8							CODE	
(11-13,	DOUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVIC
15-19)					5.5%		97	07

 $^{\dagger}$ X can be V<sub>IL</sub> or V<sub>IH</sub>.  $^{\ddagger}$ V<sub>H</sub> = 12 V ± 0.5 V.

## read/output disable

When the outputs of two or more TMS27C64's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C64, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

### power down

Active ICC current can be reduced from 40 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

### erasure

Before programming, the TMS27C64 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C64, the window should be covered with an opaque label.

### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraverse light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once unbarresses and data are stable, Finiti is pulsed. The programming mode is achieved when Vpp = 12.5 V,  $P^{i} : V = V_{IL}$ , VCC = 6.0 V,  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . More than one TMS27C64 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.



# 65.536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at VCC = 6.0 V and Vpp = 12.5 V. When the full fast programming routine is complete, all bits are verified with VCC = Vpp = 5 V (see Figure 1).

## program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin or  $\overline{PGM}$  pin.

## program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{|L|}$ ,  $\overline{E} = V_{|L|}$  and  $\overline{PGM} = V_{|H|}$ .

## signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V ± 0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V<sub>IL</sub> - manufacturer; A0 = V<sub>IH</sub> - device. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 07.





FIGURE 1. FAST PROGRAMMING FLOWCHART



# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
А9	-0.6 V to 13.5 V
Output voltage range (see Note 1)0.6	V to VCC + 1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

# 65.536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended operating conditions

			T! T!	TMS27C64-1 TMS27C64-2 TMS27C64 TMS27C64-3 TMS27C64-4		TMS27C64-16 TMS27C64-20 TMS27C64-25 TMS27C64-30 TMS27C64-45			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage (see Note 2)		4.75	5	5.25	+.4	5	5.5	V
Vpp	Supply voltage (see Note	3)		Vcc			Vcc		V
V/	High-level input voltage	TTL	2		Vcc+1	2		V <sub>CC</sub> +1	V
VIH	High-level input voltage	T':: = "	VCC-0.2		V <sub>CC</sub> +0.2	VCC-0.2	10 40	VCC+0.2	V
V <sub>IL</sub> Low-level input voltage	Law to all laws to altern	114	-0.5		0.8	-0.5		0.8	V
	Low-lever input voitage	CMOS	GND-0.2	100	GND+0.2	GND-0.2		GND+0.2	V
TA	Operating free-air temperature		0		70	0		70	°C

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp During programming, Vpp must be maintained at 12.5 V (±0.5 V).

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
Voн	High-level output volta	ge	IOH = -400 μA	2.4	UPLA	٧
VOL	Low-level output volta	ge	I <sub>OL</sub> = 2.1 mA		0.4	ν
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V	±10		
10	Output current (leakage)		Vo = 0 V to Vcc	±10		
IPP1	Vpp supply current		Vpp = VCC = 5.5 V	100		
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V	30	50	mA
	VCC supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		500	μΑ
ICC1	(standby) CMOS-input level	VCC = 5.5 V, E = VCC		250	μΑ	
ICC2 VCC supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	30	40	mA	

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, f ≈ 1 MHz†

	PARAMETER	TEST CONDITIONS	MIN TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>1</sub> = 0 V, f = 1 MH <sub>7</sub>	6	9	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1	8	12	pF

Capacitance measurements are made on sample basis only.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

# switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER		TEST CONDITIONS	'27C64-1 '27C64-15		'27C64-20		'27C64 '27C64-25		UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address		150		200			250	ns
ta(E)	Access time from chip enable			150	01-	71.1		14.	ns
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
tdis	Output disable time from G or E, whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns,	0	60	o	60	0	60	ns
tv(A)	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)		'27C64-3 '27C64-30			UNIT
Access time from address		(SEE MOTES 4 AND 6)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			300		450	ns
ta(E)	Access time from chip enable		2000	300		450	ns
ten(G)	Output enable time from G	$C_L = 100 pF$		120		150	ns
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns,	0	105	0	130	ns
tv(A)	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# recommended timing requirements for programming, TA = 25 °C, VCC = 6 V, Vpp = 12.5 V (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(E)</sub>	E setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
tdis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G		ATT TO	150	ns
t <sub>su(D)</sub>	Data setup time	2			μ5
t <sub>su(VPP)</sub>	Vpp setup time	2		40.00	μs
tsu(VCC)	V <sub>CC</sub> setup time	2	0000		μs
th(A)	Address hold time	0	72.		μS
th(D)	Date hold time	2			μs

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.



## PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

# read cycle timing



# program cycle timing





# TMS27C128 131.072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

OCTOBER 1984 - REVISED NOVEMBER 1985

Organization 16K × 8	J PACKAGE (TOP VIEW)
Single 5-V Power Supply	
Pin Compatible with Existing 64K and	V <sub>PP</sub>
128K EPROMs	A7 3 26 A13
All Inputs/Outputs Fully TTL Compatible	A6 4 25 A8 A5 5 24 A9
Max Access/Min Cycle Time	A4 16 23 A11
'27C128-1, '27C128-15 150 ns	A3 7 22 G
'27C128-2, '27C128-20 200 ns	A2 8 21 A10
'27C128, '27C128-25 250 ns	A1 9 20 E
'27C128-3, '27C128-30 300 ns	A0710 19708
'27C128-4, '27C128-45 450 ns	Q1 11 18 Q7
HVCMOS Technology	Q2 12 17 Q6
	03□13 16□05
3-State Output Buffers	GND 14 15 Q4

	PIN NOMENCLATURE
A0-A13	Address Inputs
Ē	Chip Enable/Power Down
G	Output Enable
GND	Ground
PGM	Program
Q1-Q8	Outputs
Vcc	5-V Power Supply
Vpp	12.5-V Power Supply

## description

400 mV Guaranteed DC Noise Immunity

Low Power Dissipation (VCC = 5.25 V) -Active . . . 210 mW Worst Case -Standby . . . 1.4 mW Worst Case

(CMOS-Input Levels)

with Standard TTL Loads

The TMS27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

## operation

There are seven modes of operation for the TMS27C128 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.



# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TUNOTION				MODE			ACT A STREET	142 153 1
FUNCTION (PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	100	ature ode
Ē (20)	VIL	VIL	VIH	VIL	VIL	VIH	V	'IL
ত্ত (22)	VIL	VIH	x†	VIH	VIL	x	V	'IL
PGM (27)	VIH	VIH	x	VIL	VIH	х	v	'IH
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	Vpp	V <sub>PP</sub>	V <sub>PP</sub>	v	сс
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	сс
A9 (24)	x	×	х	x	×	×	VH‡	VH <sup>‡</sup>
A0 (10)	×	×	х	x	x	×	VIL	VIH
Q1-Q8								TH.
(11-13,	DOUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFu	DEVIC
15-19)	0.000						97	83

X can be VIL or VIH.  $^{\ddagger}V_{H} = 12 V \pm 0.5 V.$ 

## read/output disable

When the outputs of two or more TMS27C128's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C128, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active ICC current can be reduced from 40 mA to 500 µA (TTL-level inputs) or 250 µA (CMOS-level inputs) by applying a high TTL signal to the E pin. In this mode all outputs are in the high-impedance state.

### erasure

Before programming, the TMS27C128 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

### fast programming

After erasure (all bits are in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once an invesses and data are stable, PGM is pulsed. The programming mode is achieved when Vpp = 12.5 V, ":: " = VIL, VCC = 6.0 V, G = VIH, and E = VIL. More than one TMS27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.



# TMS27C128 131.072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $V_{CC} = 12.5 \text{ V}$ . When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{CC} = 5 \text{ V}$  (see Figure 1).

## program inhibit

Programming may be inhibited by maintaining a high level input on the E pin or PGM pin.

## program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

## signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to  $12 \text{ V} \pm 0.5 \text{ V}$ . Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V<sub>IL</sub> - manufacturer; A0 = V<sub>IH</sub> - device. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 83.





FIGURE 1. FAST PROGRAMMING FLOWCHART



# logic symbol†



<sup>1</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	-0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A90	6 V to 6.5 V
A90.6	5 V to 13.5 V
Output voltage range (see Note 1)	to Vcc+1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## recommended operating conditions

			TM TM	TMS27C128-1 TMS27C128-15 TMS27C128-2 TMS27C128-25 TMS27C128 TMS27C128-30 TMS27C128-4 TMS27C128-45		3-20 3-25 3-30	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage (see Note	2)	4.75	5	5.25	4.5	5	5.5	٧
VPP	Supply voltage (see Note	3)		VCC			Vcc		V
V	High-level input voltage	TTL	2		Vcc+1	2		Vcc+1	V
VIH	nigh-level input voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	VCC-0.2		V <sub>CC</sub> +0.2	٧
V	Laur laurel Seaut vieltage	TTL	-0.5		0.8	-0.5		0.8	٧
VIL	Low-level input voltage	CMOS	GND-0.2		GND+0.2	GND-0.2		GND+0.2	V
TA	Operating free-air tempera	ture	0		70	0		70	°C

- NOTES: 2. Vcc must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC+Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5V).

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
VOH	High-level output volta	ge	IOH = -400 μA	2.4		V
VOL	Low-level output volta	ge	I <sub>OL</sub> = 2.1 mA		0.4	٧
lj.	Input current (leakage)	V <sub>I</sub> = 0 V to 5.5 V		±10	μА	
lo	Output current (leakag	e)	VO = 0 V to VCC		± 10	μА
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		100	μА
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V	30	50	mA
1220	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	The state of the s	500	μА
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		250	μΑ
lcc2	VCC supply current (a	ctive)	VCC = 5.5 V, E = V <sub>IL</sub> ,  tcycle = minimum cycle time, outputs open	30	40	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at TA = 25°C and nominal voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz†

	PARAMETER	TEST CONDITIONS	MIN TYP\$	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	9	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	8	12	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

# switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER		TEST CONDITIONS	'27C128-1 '27C128-15		'27C128-2 '27C128-20		'27C128 '27C128-25		UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address		1000	150				250	ns
ta(E)	Access time from chip enable			150	0.00	200		250	ns
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		. 75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤ 20 ns	0		0		0		ns

	PARAMETER TEST CONDITIONS (SEE NOTES 4 AND 5)		'27C128-3 '27C128-30		'27C128-4 '27C128-45		UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			300		450	ns
ta(E)	Access time from chip enable			300		450	ns
ten(G)	Output enable time from G	$C_L = 100 pF$		120		150	ns
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>f</sub> ≤20 ns,	0	105	0	130	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤ 20 ns	0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# recommended timing requirements for programming, $T_A = 25\,^{\circ}\text{C}$ , $V_{CC} = 6\,\text{V}$ , $V_{PP} = 12.5\,\text{V}$ (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(E)</sub>	E setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μs
tdis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns
t <sub>su(D)</sub>	Data setup time	2	-,		μ8
t <sub>su(VPP)</sub>	Vpp setup time	2			μ8
t <sub>su(VCC)</sub>	VCC setup time	2		- 7	μS
th(A)	Address hold time	0			μs
th(D)	Data hold time	2			μS

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ±0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.



# PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

# read cycle timing





# program cycle timing





# 262.144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1984 -- REVISED NOVEMBER 1985

- Organization . . . 32K × 8 J PACKAGE (TOP VIEW) Single 5-V Power Supply VPP 1 U28 VCC Pin Compatible with Existing 128K and A12 2 27 A14 256K EPROMs A7 🗆 3 26 A13 All Inputs/Outputs Fully TTL Compatible A6 4 25 A8 A5 5 24 A9 Max Access/Min Cycle Time 23 A11 A4 06 '27C256-1, '27C256-17 170 ns A3 07 22 G '27C256-2, '27C256-20 200 ns A2 08 21 A10 250 ns '27C256, '27C256-25 20 E A1 3 '27C256-3. '27C256-30 300 ns A0 10 19 08 '27C256-4. '27C256-45 450 ns Q1 11 18 07
- **HVCMOS Technology**
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V) -Active . . . 210 mW Worst Case -Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)

		PIN NOMENCLATURE	
	A0-A14	Address Inputs	
	E	Chip Enable/Power Down	
	G	Output Enable	
	GND	Ground	
	Q1-Q8	Outputs	
	Vcc	5-V Power Supply	
	Vpp	12.5-V Power Supply	

17 06

16 Q5

15 Q4

02 12

Q3 13

GND 14

#### description

The TMS27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the TMS27C256 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.



FINGTION								
FUNCTION (PINS)	Read	Read Output Standby Programmin	Programming	Verify	Program Inhibit	Signature Mode		
Ē (20)	ViL	[ Vii ] Vii ]	[ Vii ] Vii ] Viii ] Vii ]	V <sub>IL</sub>	VIH	. Viн	VIL	
ह (22)	VIL	Viн	χ <sup>†</sup>	∨ін	VIL	VIH	\	/IL
Vpp (1)	Vcc	Vcc	Vcc	∨рр	∨pp	VP₽	v	cc
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	v <sub>CC</sub>	Vcc	V	cc
A9 (24)	×	×	×	×	х	х	VH <sup>‡</sup>	VH
A0 (10)	×	×	×	×	х	×	VIL	ν,
Q1-Q8 (11-13, 15-19)	Pout	HI-Z	HI-Z	DIN	D <sub>OUT</sub>	HI-Z	MFu 97	DEV

<sup>&</sup>lt;sup>†</sup>X can be V<sub>II.</sub> or V<sub>IH</sub>.  ${}^{1}V_{H} = 12 \text{ V } \pm 0.5 \text{ V}.$ 

## read/output disable

When the outputs of two or more TMS27C256's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C256, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active ICC current can be reduced from 40 mA to 500 µA (TTL-level inputs) or 250 µA (CMOS-level inputs) by applying a high TTL signal to the E pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the TMS27C256 is erased by exposing the chip through the transparent (id to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwat per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state, it should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.

#### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, VCC = 6.0 V, G = VIH, and E = VIL. More than one TMS27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses; Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional



# 262.144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at VCC = 6.0 V and Vpp = 12.5 V. When the full fast programming routine is complete, all bits are verified with VCC = Vpp = 5 V (see Figure 1).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ , and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V ± 0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V<sub>IL</sub> - manufacturer; A0 = V<sub>IH</sub> - device. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 04.





FIGURE 1. FAST PROGRAMMING FLOWCHART



# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage range, VCC (see Note 1)	-0.6 V to / V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	
A9	
Output voltage range (see Nota 1)0.6	
Operating free-air temperature range	
Storage temperature range	65°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

			TM TM	TMS27C256-1 TMS27C256-2 TMS27C256 TMS27C256-3 TMS27C256-4		TM: TM: TM:	S27C256 S27C256 S27C256 S27C256 S27C256	-20 -25 -30	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage (see Note	ply voltage (see Note 2)		5	5.25	4.5	5	5.5	V
Vpp	Supply voltage (see Note	3)		Vcc			Vcc		V
1/	High-level input voltage	TTL	2		V <sub>CC</sub> +1			V <sub>CC</sub> +1	V
VIH	riign-level input voitage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	V <sub>CC</sub> -0.2	- 1	V <sub>CC</sub> +0.2	٧
	to the time to the second	TTL	-0.5	0.8		-0.5		0.8	V
VIL	Low-level input voltage CMOS		GND-0.2		GND+0.2	GND-0.2		GND+0.2	V
TA	Operating free-air temperature		0		70	0		70	°C

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC+Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5 V).

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
Voн	High-level output volta	ige	I <sub>OH</sub> = -400 μA	2.4		٧
VOL	Low-level output volta	ge	I <sub>OL</sub> = 2.1 mA		0.4	٧
11	Input current (leakage) Output current (leakage) Vpp supply current		V <sub>I</sub> = 0 V to 5.5 V		±10	μΑ
lo			V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μА
IPP1			Vpp = V <sub>CC</sub> = 5.5 V	201	100	μΑ
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V	35	50	mA
90	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		500	μА
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		250	μА
ICC2	VCC supply current (a	ctive)	V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	30	40	mA

 $<sup>^{\</sup>dagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

====	PARAMETER	TEST CONDITIONS	MIN TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1	6	9	pF
Co	Output capacitance	V <sub>0</sub> = 0 V, f = ; V <sub>1</sub>	8	12	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

# switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER		TEST CONDITIONS	'27C256-1 '27C256-17				'27C256 '27C256-25	UNIT	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	No. of the last of	1	170		200		250	ns
ta(E)	Access time from chip enable			170		200		250	ns
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

PARAMETER		TEST CONDITIONS	'27C	'27C256-4 '27C256-45		UNIT	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	C <sub>L</sub> = 100 pF,		300		450	ns
ta(E)	Access time from chip enable			300		450	ns
ten(G)	Output enable time from G			120		150	ns
t <sub>dis</sub>	Output disable time from G or E, whichever occurs first	1 Series 74 TTL Load, Input t <sub>f</sub> ≤ 20 ns,	0	105	0	130	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

 $<sup>^{\</sup>ddagger}$ Typical values are at  $T_A = 25\,^{\circ}$ C and nominal voltages.

# TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended timing requirements for programming, $T_A = 25$ °C, $V_{CC} = 6$ V, $V_{PP} = 12.5$ V (see Note 4)

		MIN	NOM MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1 1.05	ms
tw(FPGM)	Final pulse duration	2.85	78.75	ms
t <sub>su(A)</sub>	Address setup time	2		μ5
t <sub>su(G)</sub>	G setup time	2		μs
tdis(G)	Output disable time from G	0	130	กร
ten(G)	Output enable time from G		150	ns
t <sub>su(D)</sub>	Data setup time	2	N/AV 182	μs
t <sub>su(VPP)</sub>	Vpp setup time	2		μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2	1 255	μs
th(A)	Address hold time	0		μЗ
th(D)	Data hold time	2		μs

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ±0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.

## PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

6



program cycle timing



•	Organization				64K×8	
---	--------------	--	--	--	-------	--

- Single 5-V Power Supply
- Pin Compatible with Existing 512K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27C512-2,	'27C512-20	200 ns
'27C512,	'27C512-25	250 ns
'27C512-3,	'27C512-30	300 ns
'27C512-4.	'27C512-45	450 ns

- **HVCMOS Technology**
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V)
  - -Active . . . 263 mW Worst Case -Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)

description	
-------------	--

The TMX27C512 series are 524,288-bit, ultraviolet-light erasable. electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs

FAL	MAGE	
ГОР	VIEW)	
1	J28	] Vcc
2	27	A14
3	26	A13
4	25	8A
5	24	] A9
6	23	]A11
7	22	G/VPP
8	21	A10
9	20	]Ē
10	19	] Q8
11	18	Q7
12	17	Q6
13	16	Q5
14	15	Q4
	1 2 3 4 5 6 7 8 9 10	3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16

LDACKAGE

y y	PIN NOMENCLATURE	
A0-A15	Address Inputs	
Ē	Chip Enable/Power Down	
GND	Ground	
Q1-Q8	Outputs	
Vcc	5-V Power Supply	
G/V <sub>PP</sub>	12.5-V Power Supply/	
	Output Enable	

(including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27C512 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random,

Copyright © 1985, Texas Instruments Incorporated

# Organization . . . 4096 X 8

- Single 5-V Power Supply
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time TMS27P32A-25 250 ns TMS27P32A-30 300 ns TMS27P32A-45 450 ns
- Low Standby Power Dissipation . . . 158 mW (Maximum)
- JEDEC Approved Pinout . . . Industry Standard
- 21-V Power Supply Required for Programming
- N-Channel Silicon-Gate Technology

### description

The TMS27P32A is a one-time, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS27P32A only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

N PA	CKAGE
(TOP	VIEW)
r To T	J24]

A7 [	111	124	11/
_	1,	24	]vcc
A6	2	23	]A8
A5 [	3	22	] A9
A4	4	21	A11
A3[	5	20	G/VPP
A2	6	19	A10
A1 [	7	18	]Ē
AO [	8	17	80[
01	9	16	] Ω7
02	10	15	06
03[	11	14	05
GND	112	13	Q4

PIN N	OMENCLATURE
A0-A11	Address Inputs
Ē	Chip Enable
G/V <sub>PP</sub>	Output Enable/21 V
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply

The TMS27P32A provides two output control lines: Output Enable (G) and Chip Enable (E). This feature allows the G control line to eliminate bus contention in multibus microprocessor systems. The TMS27P32A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This PROM is supplied in a 24-pin dual-in-line plastic package and is designed for operation from 0°C to 70°C.

#### operation

The six modes of operation for the TMS27P32A are listed in the following table.

FUNCTION				MODE		
(PINS)	Read	Deselect	Power Down (Standby)	Program	Program Verification	Inhibit Programming
Ē (18)	VIL	×	VIH	VIL	VIL	V <sub>IH</sub>
Ğ/V <sub>PP</sub> (20)	VIL	VIH	x	21 V	VIL	21 V
VCC (24)	5 V	5 V	5 V	5 V	5 V	5 V
Q1-Q8 (9 to 11, 13 to 17)	۵	HI-Z	HI-Z	D	a	HI-Z

X = VIH or VII

without notice.

Copyright © 1985, Texas Instruments Incorporated

#### read

The two control pins  $(\overline{E} \text{ and } \overline{G}/Vpp)$  must have low-level TTL signals in order to provide data at the outputs. Chip enable  $(\overline{G}/Vpp)$  should be used for device selection. Output enable  $(\overline{G}/Vpp)$  should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}/Vpp$ .

#### program

The programming procedure for the TMS27P32A is the same as that for the TMS2732A.

The program mode consists of the following sequence of events. With the level on  $\overline{G}/Vpp$  equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to  $\overline{E}$ . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS27P32As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

#### program verify


After the PROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{G}/Vpp$  and  $\overline{E}$  are set to  $V_{IL}$ .

#### program inhibit

The program inhibit is useful when programming multiple TMS27P32As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  of the device that is not to be programmed.



# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC	0.3 V to 7 V
Supply voltage range, Vpp	-0.3 V to 22 V
Input voltage range (except program)	
Output voltage range	0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Retings" may cause permanent damage to the device. This is a stress reting only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MiN	NOM MAX	UNIT
Vcc	Supply voltage (see Note 1)	4./b	b <b>5.2</b> 5	- v
Vpp	Supply voltage (see Note 2)		Vcc	V
VIH	High-level input voltage	2	V <sub>CC</sub> +1	ν
VIL	Low-level input voltage	-0.1	0.8	v
TA	Operating free-air temperature	0	70	°C

- NOTES: 1. VCc must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied,
  - 2. Vpp can be connected to Vcc directly (except in the program mode). Vcc supply current in this case would be Icc + tpp. During programming, Vpp must be maintained at 21 V (±0.5 V).

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN MAX	[ IONII ]
VoH	High-lever ourput voltage	I <sub>OH</sub> = -4·ν μλ	2.4	v
VoL	Low-level output voltage	loL = 2.1 mA	0.45	_ v _
- h	Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V	±10	μA
[ lo	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.25 V	±10	μA
lcc1	VCC supply current (standby)	Eat V <sub>∭</sub> , Gat V <sub>(L</sub>	30	mA
1CC2	VCC supply current (active)	E and G et VIL	125	_mA

#### capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 MHz^{\dagger}$

	PARAMFTER	TEST CONDITIONS	TYP	MAX	UNIT
q	Input capacitance All except G/Vpp	V <sub>1</sub> = 0 V	4	6 20	₽F
C,	Output capacitance	Vo = 0 V	. 8	12	рF

<sup>†</sup>Capacitance measurements are made on a sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS TMS27P324-25		P324-25	TMS27P32A-30		TMS27P32A-45		UNIT
L	PARAMETER	(SEE NOTE 3)	_ MIN	MIR. WAY		MIN MAY		_ saa - ]	UNII
ta(A)	Access time from address				E	ال بو	Ĺ	40.1	ns
t <sub>e(E)</sub>	Access time from E	CL = 100 pF,		250		300		450	ns
t <sub>en</sub> (G)	Output enable time from G	1 Series 74		100	L	150	L	150	ns
<sup>t</sup> dis <sup>†</sup>	Output disable time from G or E, whichever occurs first	TTL Load, t <sub>r</sub> ≤20 ns,	•	86	٥	105	0	130	ns
¹v(A)	Output data valid time after change of address, E, or G, whichever occurs first	tr≤20 ns. See Figure 1	0		0		0		ns

NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V. \*Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.



<sup>\*</sup>Typical values are at TA = 25°C and nominal voltages.

# TMS27P32A 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

# recommended conditions for programming, $T_A = 25$ °C (see Note 4)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	٧
Vpp	Supply voltage	20,5	21	21.5	٧
VIH	High-level input voltage	2		V <sub>CC</sub> +1	٧
VIL	Low-level input voltage	-0.1		0.8	٧
tw(E)	E pulse duration	9	10	11	ms
tsu(A)	Address setup time	2			μЅ
t <sub>su(D)</sub>	Data setup time	2		-	μS
t <sub>su(VPP)</sub>	Vpp setup time	2	200		μS
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS
th(VPP)	Vpp hold time	2			μS
trec(PG)	Vpp recovery time	2			μS
tr(PG)G	G rise time during programming	50			ns
tEHD	Delay time, data valid after E low			1	μS

NOTE 4: When programming the TMS27P32A, connect a 0.1 µF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2		Vcc+1	٧
VIL	Low-level input voltage		-0.1	-01-0	0.8	٧
Voн	High-level output voltage (verify)	I <sub>OH</sub> = -400 μA	2.4			٧
VOL.	Low-level output voltage (verify)	IOL = 2.1 mA			0.45	٧
4	Input current (all inputs)	VI = VIL or VIH			10	μΑ
Ipp	Supply current	$\overline{E} = V_{IL}, \overline{G} = V_{PP}$			50	mA
Icc	Supply current				·.· ]	mA
tdis(PR)	Output disable time		0		130	ns

# PARAMETER MEASUREMENT INFORMATION







FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT









# Organization . . . 8192 X 8

- Single 5-V Power Supply
- Pin Compatible with TMS2732A and TMS2764 EPROMs
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time TMS27P64-25 250 ns TMS27P64-30 300 ns TMS27P64-45 450 ns
- Low Standby Power Dissipation . . .
   184 mW (MAX)
- JEDEC Approved Pinout
- 21-V Power Supply Required for Programming
- Fast Programming Algorithm
- N-Channel Silicon-Gate Technology

		*****	
VPP [	1 (	J <sub>28</sub>	Vcc
A12	2	27	] PGM
A7 [	3	26	NC
A6 [	4	25	] A8
A5 [	5	24	A9
A4	6	23	A11
A3 [	7	22	] G
A2 [	8	21	A10
A1	9	20	ΙĒ
AOL	10	19	08
01	11	18	] Ω7
02	12	17	06
aзГ	13	16	Q5
GND	14	15	04

N PACKAGE

(TOP VIEW)

PIN NOMENCLATURE					
A0-A12	Address Inputs				
Ē	Chip Enable				
G	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q8	Outputs				
VCC	5-V Power Supply				
Vpp	21-V Power Supply				

### description

The TMS27P64 is a one-time, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS27P64-25 only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ , and has a maximum access time of 250 ns.

The TMS27P64 provides two output control lines: Output Enable  $(\overline{\mathbb{G}})$  and Chip Enable  $(\overline{\mathbb{E}})$ . This feature allows the  $\overline{\mathbb{G}}$  control line to eliminate bus contention in microprocessor systems. The TMS27P64 has a power-down mode that reduces maximum active current from 150 mA to 35 mA when the device is placed on standby.

This PROM is supplied in a 28-pin, 15,24-mm (600-mil) dual-in-line plastic package and is designed for operation from 0°C to 70°C.

#### operation

The six modes of operation for the TMS27P64 are listed in the following table.

FUNCTION	MODE						
(PINS)	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming	
Ē (20)	VIL	×	VIH	VIL	VIL	VIH	
Ğ ;;;}	VIL	VIH	×	VIH	VIL	×	
(27)	VIH	VIH	х	VIL	VIH	х	
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	Vpp	V <sub>PP</sub>	Vpp or VCC	
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	
Q1-Q8 (11 to 13, 15 to 19)	a	HI-Z	HI-Z	D '	a	HI-Z	

X = VIL or VIH

#### read

The dual control pins (E and G) must have low-level TTL signals in order to provide data at the outputs. Chip enable (E) should be used for device selection. Output enable (G) should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of G.

#### fast programming

Note that the application of a voltage in excess of 22 V to Vpp may damage the TMS27P64.

Initially all locations are logic "1's," logic "0's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on Vpp equal to 21 V and E at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to PGM. Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at Vcc = 6.0 V and Vpp = 21.0 V. When the full fast programming routine is complete, all bits are verified with Vcc = Vpp = 5 V. A flowchart of the fast programming routine is shown in Figure 1.

#### multiple device programming

Several TMS27P64's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.



## program inhibit

The program inhibit is useful when programming multiple TMS27P64's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  or  $\overline{PGM}$  of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART

### logic symbol†



<sup>&</sup>lt;sup>1</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC	0.6 V to 7 V
Supply voltage range, Vpp	0.6 V to 22 V
Input voltage range	0.6 V to 7 V
Output voltage range	0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
νcc	Supply voltage	4.75	5	5.25	٧
VPP	Supply voltage		VCC		٧
VIH	High-level input voltage	2		V <sub>CC</sub> +1	٧
VIL	Low-level input voltage (see Note 1)-	-0.1		0.8	٧
TA	Operating free-air temperature	0	1,80	70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



# TMS27P64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

## electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS		UNII
VOH	High-level output voltage	I <sub>OH</sub> = -400 μA	2.4	
VOL	Low-level output voltage	IOL = 2.1 mA	0.45	٧
l <sub>l</sub>	Input current (load)	V <sub>I</sub> = 0 V to 5.25 V	±10	μΑ
10	Output current (leakage)	VO = 0.4 V to 5.25 V	±10	μА
IPP1	Vpp supply current (read)	Vpp = 5.25 V	15	mA
IPP2	Vpp supply current (program)	E and l' • • at V <sub>IL</sub>	50	mA
ICC1	VCC supply current (standby)	E at VIH	35	mA
ICC2	VCC supply current (active)	E and G at VIL	150	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1~\text{MHz}^\dagger$

PARAMETER		TEST CONDITIONS	TYP‡ MAX		UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V	4	6	pF
Co	Output capacitance	V <sub>0</sub> = 0 V	8	12	pF

<sup>†</sup>Capacitance measurements are made on a sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range, C<sub>L</sub> = 100 pF, 1 Series 74 TTL load (see Note 2 and Figure 2)

PARAMETER		TMS27P64-25		TMS27P64-30		TMS27P64-45		UNIT
		MIN	MIN	MIN	MAX	MIN	MAX	MIN
ta(A)	Access time from address		250		300		450	ns
ta(E)	Access time from E		250		300		450	ns
ten(G)	Output enable time from G	d was	100		120		150	ns
tdis(G)‡	Output disable time from G	0	85	0	105	0	130	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first	0		0		0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V, Input and output timing reference levels are 0.8 V and 2 V.

 $<sup>^{\</sup>ddagger}$ Typical values are at  $T_A = 25^{\circ}$ C and nominal voltages.

<sup>\*</sup>Value claculated from 0.5 volt delta to measured output level; tdis(G) is specified from G or E, whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.

# © EPROMs/PROMs

# recommended conditions for fast programming routine, $T_A=25\,^{\circ}C$ (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 3)	5.75	6	6.25	٧
Vpp	Supply voltage (see Note 4)	20.5	21	21.5	V
tw(IPGM)	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
tw(FPGM)	PGM final pulse duration (see Note 6)	3.8		63	ms
t <sub>su(A)</sub>	Address setup time	2			μѕ
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	VCC setup time	2			μS
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS
t <sub>su(E)</sub>	E setup time	2			μз
t <sub>su(G)</sub>	G setup time	2			μς

# fast programming characteristics, TA = 25 °C (see Note 2 and fast programming cycle timing diagram)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tdis(G)FP	Output disable time from \$\overline{G}\$ (see Note 7)	CL = 100 pF	0	130	ns
t <sub>en(G)FP</sub>	Output enable time from G	1 Series 74 TTL load	150		115


NOTES: 2. For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

3. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

- When programming the TMS27P64, connect a 0.1 μF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.
- 5. The Initial program pulse duration tolerance is 1 ms  $\pm$  5%.
- 6. The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).
- 7. This parameter is only sampled and is not 100% tested.




# PARAMETER MEASUREMENT INFORMATION




NOTE 8:  $t_f \le 20 \text{ ns and } t_r \le 20 \text{ ns.}$ 


# FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT

# read cycle timing



# fast program cycle timing





- Single 5-V Power Supply
- Pin Compatible with Existing 64K and 128K **EPROMs**
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time '27PC128-2, '27PC128-20 200 ns 27PC128. '27PC128-25 250 ns '27PC128-3, '27PC128-30 300 ns '27PC128-4. '27PC128-45 450 ns
- **HVCMOS Technology**
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V) -Active . . . 210 mW Worst Case -Standby . . . 1.4 mW Worst Case

(CMOS-Input Levels)

		MAGE	
(	TOP	VIEW)	
VPP [	1	J28	Vcc
A12	2	27	PGN
A7 [	3	26	A13
A6[	4	25	] A8
A5	5	24	A9
A4[	6	23	A11
A3[	7 .	22	G
A2	8	21	A10
A1	9	20	] Ē
AO	10	19	80
01	11	18	07
02	12	17	06
03	13	16	Q5
GND	14	15	Q4
	_	_	

N PACKAGE

PIN NOMENCLATURE		
A0-A13	Address Inputs	
Ē	Chip Enable/Power Down	
G	Output Enable	
GND	Ground	
PGM	Program	
Q1-Q8	Outputs	
VCC	5-V Power Supply	
VPP	12.5-V Power Supply	

## description

The TMX27PC128 series are 131,072-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

<ul> <li>Organization 32K × 8</li> <li>Single 5-V Power Supply</li> <li>Pin Compatible with Existing 64K, 128K and 256K EPROMs</li> <li>All Inputs/Outputs Fully TTL Compatible</li> </ul>		N PACKAGE (TOP VIEW)	
		A6 4 25 A8	
		<ul> <li>Max Access/Min Cycle Time</li> <li>'27PC256-2, '27PC256-20</li> <li>'27PC256, '27PC256-25</li> <li>'27PC256-3, '27PC256-30</li> <li>'27PC256-4, '27PC256-45</li> </ul>	200 ns 250 ns 300 ns 450 ns
HVCMOS Technology		A0 10 19 Q8 Q1 11 18 Q7	
3-State Output Buffers		02 12 17 06 03 13 16 105	
<ul> <li>400 mV Guaranteed DC Noise with Standard TTL Loads</li> </ul>	Immunity	GND 14 15 04	

PIN NOMENCLATURE		
A0-A14	Address Inputs	ī
Ē	Chip Enable/Power Down	
G	Output Enable	
GND	Ground	
Q1-Q8	Outputs	
Vcc	5-V Power Supply	
Vpp	12.5-V Power Supply	

#### description

The TMX27PC256 series are 262,144-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

Low Power Dissipation (VCC = 5.25 V) -Active . . . 210 mW Worst Case -Standby . . . 1.4 mW Worst Case

(CMOS-Input Levels)

Copyright © 1985, Texas Instruments Incorporated