

**SINETICS  
DIGITAL  
DESIGNER'S  
CHOICE LOGIC  
SSI 8400/8800  
TTL/DTL  
DATA BOOK**





**DESIGNER'S CHOICE LOGIC  
SPECIFICATIONS HANDBOOK**

**VOL.I LOGIC ELEMENTS**

# DCL SERIES

## DCL SPECIFICATIONS HANDBOOK, Vol. I

Multivibrator, Low Power Elements, High Speed Elements,  
Ultra High Speed Elements, Interface Elements

## DCL SPECIFICATIONS HANDBOOK, Vol. II

MSI Arrays

Signetics Corporation reserves the right to make changes in the products contained in this book in  
order to improve design or performance and to supply the best possible product.

Signetics Corporation assumes no responsibility for the use of any circuits described herein and  
makes no representations that they are free from patent infringement.



25% to 50% recycled paper

Copyright 1972

SIGNETICS CORPORATION

## TABLE OF CONTENTS

	Page
<b>INTRODUCTION . . . . .</b>	vii
<b>SECTION I DESIGN CONSIDERATIONS . . . . .</b>	1-1
ABOUT THIS SECTION . . . . .	1-1
TEMPERATURE RANGES AND PACKAGE TYPES . . . . .	1-1
ABSOLUTE MAXIMUM RATINGS . . . . .	1-1
NOISE IMMUNITY . . . . .	1-1
DC LOADING . . . . .	1-2
TO USE THE NORMALIZED DC LOADING CHART . . . . .	1-2
AC LOADING . . . . .	1-2
TO USE THE AC LOADING CHART . . . . .	1-2
PROPAGATION DELAY . . . . .	1-2
POWER CONSUMPTION . . . . .	1-3
<b>SECTION II ELECTRICAL CHARACTERISTICS . . . . .</b>	2-1
MULTIVIBRATOR	
8162            MONOSTABLE MULTIVIBRATOR . . . . .	2-2
LOW POWER ELEMENTS	
8415            DUAL 5-INPUT NAND GATE . . . . .	2-3
8416            DUAL 4-INPUT EXPANDABLE NAND GATE . . . . .	2-4
8417            DUAL 3-INPUT EXPANDABLE NAND GATE . . . . .	2-6
8424            DUAL RS/T BINARY . . . . .	2-8
8425            DUAL RS/T BINARY . . . . .	2-10
8440            DUAL AND-OR-INVERT GATE . . . . .	2-12
8455            DUAL 4-INPUT NAND GATE DRIVER . . . . .	2-14
8470            TRIPLE 3-INPUT NAND GATE . . . . .	2-16
8471            TRIPLE 3-INPUT NAND GATE . . . . .	2-18
8480            QUAD 2-INPUT NAND GATE . . . . .	2-16
8481            QUAD 2-INPUT NAND GATE . . . . .	2-19
8490            HEX INVERTER . . . . .	2-16
8706            DUAL 5-INPUT DIODE EXPANDER ELEMENT . . . . .	2-20
8731            QUAD 2-INPUT DIODE EXPANDER ELEMENT . . . . .	2-20
STANDARD ELEMENTS	
8806            DUAL 4-INPUT EXPANDER ELEMENT . . . . .	2-21
8808            SINGLE 8-INPUT NAND GATE . . . . .	2-22
8815            DUAL 4-INPUT NOR GATE . . . . .	2-24
8816            DUAL 4-INPUT NAND GATE . . . . .	2-22
8821            DUAL MASTER-SLAVE J-K BINARY . . . . .	2-26
8822            DUAL MASTER-SLAVE J-K BINARY . . . . .	2-26
8824            DUAL MASTER-SLAVE J-K BINARY . . . . .	2-26
8825            DC CLOCKED J-K BINARY . . . . .	2-28
8826            DUAL J-K BINARY . . . . .	2-30

## TABLE OF CONTENTS (Continued)

	Page
<b>HIGH SPEED ELEMENTS (Continued)</b>	
8827      DUAL J-K BINARY . . . . .	2-32
8828      DUAL D BINARY . . . . .	2-34
8829      HIGH SPEED J-K BINARY . . . . .	2-36
8840      DUAL EXPANDABLE AND-OR-INVERT GATE . . . . .	2-38
8848      EXPANDABLE AND-OR-INVERT GATE . . . . .	2-40
8855      DUAL 4-INPUT DRIVER . . . . .	2-42
8870      TRIPLE 3-INPUT NAND GATE . . . . .	2-22
8875      TRIPLE 3-INPUT NOR GATE . . . . .	2-24
8880      QUAD 2-INPUT NAND GATE . . . . .	2-22
8881      QUAD 2-INPUT NAND GATE . . . . .	2-44
8885      QUAD 2-INPUT NOR GATE . . . . .	2-24
<b>HIGH SPEED ELEMENTS</b>	
8H16      DUAL 4-INPUT NAND GATE . . . . .	2-45
8H20      DUAL J-K BINARY ELEMENT . . . . .	2-47
8H21      DUAL J-K BINARY ELEMENT . . . . .	2-47
8H22      DUAL J-K BINARY ELEMENT . . . . .	2-47
8H70      TRIPLE 3-INPUT NAND GATE . . . . .	2-45
8H80      QUAD 2-INPUT NAND GATE . . . . .	2-45
8H90      HEX INVERTER . . . . .	2-50
8890/8891    HEX INVERTERS . . . . .	2-46
<b>INTERFACE ELEMENTS</b>	
8T18      DUAL 2-INPUT NAND INTERFACE GATE . . . . .	2-51
8T80      QUAD 2-INPUT NAND INTERFACE GATE . . . . .	2-52
8T90      HEX INVERTER INTERFACE ELEMENT . . . . .	2-52
<b>SECTION III AC TESTING . . . . .</b>	
<b>SECTION IV APPLICATIONS . . . . .</b>	
<b>GATES . . . . .</b>	<b>4-1</b>
<b>INPUTS . . . . .</b>	<b>4-1</b>
TTL Input Structure . . . . .	4-1
DTL Input Structure . . . . .	4-1
Unused Inputs . . . . .	4-2
<b>OUTPUTS . . . . .</b>	<b>4-2</b>
8416, 8440, 8470, 8480 Outputs (Active Pull-Up) . . . . .	4-2
8455 Output (Active Pull-Up) . . . . .	4-3
8800 Outputs (Active Pull-Up) . . . . .	4-3
8H00 Outputs (Active Pull-Up) . . . . .	4-4
8415, 8417, 8471, 8481, 8881 Outputs (Bare-Collector or Passive Pull-Up) . . . . .	4-4

## TABLE OF CONTENTS (Continued)

	Page
<b>OUTPUTS (Continued)</b>	
Expansion of 8000 Series Outputs (Collector Logic) . . . . .	4-4
Allowed Values of $R_L$ for Collector Logic Elements . . . . .	4-4
8440, 8840, 8848 AND-OR-INVERT Gates . . . . .	4-6
<b>BINARIES . . . . .</b>	<b>4-7</b>
<b>RELATIONSHIP OF BINARY TYPES . . . . .</b>	<b>4-8</b>
<b>CLOCKING . . . . .</b>	<b>4-8</b>
8424, 8425 . . . . .	4-8
8821, 8822, 8824 . . . . .	4-8
8825, 8828 . . . . .	4-8
8826, 8827 . . . . .	4-9
8829 . . . . .	4-9
8H20, 8H21, 8H22 . . . . .	4-9
<b>SYNCHRONOUS INPUTS . . . . .</b>	<b>4-9</b>
8424, 8425 . . . . .	4-9
8821, 8822, 8824 . . . . .	4-10
8825, 8829 . . . . .	4-10
8826, 8827 . . . . .	4-10
8828 . . . . .	4-10
8H20, 8H21, 8H22 . . . . .	4-10
<b>ASYNCHRONOUS INPUTS . . . . .</b>	<b>4-10</b>
8424, 8425 . . . . .	4-10
8821, 8822, 8824 . . . . .	4-10
8825 . . . . .	4-10
8826, 8827 . . . . .	4-11
8828, 8829 . . . . .	4-11
8H20, 8H21, 8H22 . . . . .	4-11
<b>MONOSTABLE MULTIVIBRATOR . . . . .</b>	<b>4-11</b>
8162 Multivibrator . . . . .	4-11
<b>INTERFACE ELEMENTS . . . . .</b>	<b>4-13</b>
8T18 Interface Element. . . . .	4-13
8T80, 8T90 Interface Element . . . . .	4-13

## TABLE OF CONTENTS (Continued)

	.Page
<b>SUB-SYSTEMS . . . . .</b>	<b>4-14</b>
<b>COUNTERS . . . . .</b>	<b>4-14</b>
Synchronous BCD Decade Up Counter . . . . .	4-14
Synchronous BCD Decade Up-Down Counter . . . . .	4-14
Asynchronous BCD Decade Up Counter (Low Power) . . . . .	4-14
Asynchronous Divide-By-16 Up Counter . . . . .	4-15
Synchronous Divide-By-32 Up Counter . . . . .	4-15
Binary Up-Down Counter . . . . .	4-16
5-Bit Ring Counter, Self-Starting and Correcting . . . . .	4-16
Twisted Ring Counters . . . . .	4-17
Counters in Cascade . . . . .	4-17
Count, Store and Decode . . . . .	4-17
Variable Modulus Counter . . . . .	4-17
<b>SHIFT REGISTERS . . . . .</b>	<b>4-19</b>
Serial-In, Parallel-Out . . . . .	4-19
Left-Right, Parallel Entry . . . . .	4-19
<b>PARALLEL BINARY ADDER . . . . .</b>	<b>4-20</b>
<b>PARALLEL COMPARATOR . . . . .</b>	<b>4-20</b>
<b>DECODERS . . . . .</b>	<b>4-20</b>
Serial and Parallel Gray-To-Binary Decoders . . . . .	4-20
<b>SECTION V     SURE* PROGRAM . . . . .</b>	<b>5-1</b>
<b>OPTIONAL HIGH RELIABILITY SCREENING . . . . .</b>	<b>5-2</b>

\* Systematic Uniformity and Reliability Evaluation

# INTRODUCTION

The Designers Choice Logic (DCL) handbooks provide the reader with a software package that clearly explains the performance and use of the DCL Series 8000 family. Volume I covers basic logic elements including multivibrators, low power elements, standard elements, high speed elements and interface elements. Volume II covers MSI arrays including shift and buffer registers, synchronous and asynchronous counters, adders and arithmetic elements, multiplexers and conditional complementors, gating steering and decoding arrays, and decoders/display drivers.

This handbook is divided into five sections for easy reference:

Section 1 -- "Design Considerations" provides all the information necessary to design a reliable, working system.

Section 2 -- "Electrical Characteristics" contains detailed test limit and test condition information for simplified device evaluation and incoming inspection. Compatibility between the various product types is guaranteed by these tests. The material is organized in a format which lends it-

self to generation of device specifications with a minimum of cost and time.

Section 3 -- "AC Testing" and Section 2 provide complete AC test methods and procedures to ensure accurate specification guarantees.

Section 4 -- "Applications" contains straightforward information on the use and operation of DCL devices. In addition, several time-saving device applications are provided to help speed system design and minimize costs.

Section 5 -- "SURE Program" consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability in Signetics products. This program, along with the individual device data sheets, provides a complete procurement specification, thus saving procurement cycle time and cost.

If the reader desires more information, he should contact the Signetics representative in his area.



# SECTION 1

## DESIGN CONSIDERATIONS

### ABOUT THIS SECTION

This section is intended to provide all of the required information necessary to allow reliable System Design. The tables and charts presented here are derived from the test guarantees in the circuit characteristics section. The information covered is as follows:

Table 1-1 — Temperature Range and Package Type  
Table 1-2 — Absolute Maximum Ratings

Table 1-3 — Guaranteed Worst Case DC Noise Margins

Table 1-4 — Guaranteed Worst Case DC Loading

Table 1-5 — Guaranteed Worst Case AC Loading

Table 1-6 — Guaranteed Propagation Delay Limits

Table 1-7 — Guaranteed Power Consumption Limits  
Per Gate

### TEMPERATURE RANGES AND PACKAGE TYPES

DCL elements are available in two temperature ranges and several packages. Temperature ranges and package types are specified as shown in Table 1-1.

### ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings constitute limiting values above which serviceability of the device may be impaired. Provisions should be made in system design and testing to limit currents and voltages in accordance with Table 1-2.

### NOISE IMMUNITY

The two most significant types of noise commonly encountered in digital systems can be characterized as being of the slow drift type or of the fast narrow pulse type. Slow drift noise is generally traceable to changes in power supply and ground levels produced by variations in load and temperature demands on the power supply. This is usually designated as DC noise. The ability of a circuit to maintain a prescribed logic state in the presence of DC noise is measured in terms of DC noise margin. DC noise margin is defined as the difference between the output voltage level of a driving gate and the input threshold voltage of a driven gate for both the "1" and the "0" states. The input threshold voltage is specified as a test condition in guaranteeing "1" and "0" output voltages in the data tables in Section 2. The margins tabulated in Table

1-3 are calculated from those data tables and constitute guaranteed worst case DC noise margins for all combinations of driving and driven elements over the full temperature range and the power supply range of 4.75V to 5.25V with full temperature differential and power supply differential of 0.5V between driving and driven elements.

Noise which displays a rate of change which is fast relative to the response capability of the device is defined as AC noise. Noise of this type is usually generated within a subsystem by high speed switching. Such noise, whether it be internally or externally generated, may be propagated directly along signal lines, or may be capacitively or inductively coupled into them. Switching transients also appear prominently on power supply lines, particularly in very high speed systems.

AC noise immunity is a measure of a circuit's ability to maintain the prescribed logic state in the presence of such noise. AC noise immunity is defined in terms of the amplitude and pulse width of an input noise signal to which the element will not respond. Rejection of positive-going AC noise on the ground line is required for the "0" input state of the device and of negative-going AC noise on the power supply line for the "1" input state of the device. As the pulse width of the noise signal increases, the amplitude of that noise signal which will be rejected by a device approaches the DC noise margin for that device.

Low circuit impedances will, naturally, minimize noise coupling. For all elements in the 8000 Series, a saturated switching transistor provides a desirable low output impedance in the output "0" state. The active output pull-up configuration provides low output impedance in the output "1" state.

Since the prime source of AC noise within a system is the switching transient associated with all very high speed circuitry, proper design attention to layout, termination, and board fabrication should be exercised, when very high speed elements are used.

In general, the 8400 group of elements is less susceptible to AC noise than is the 8800 group, as illustrated in Figure 1. This is attributable to the faster response of the 8800.

Typical AC noise immunity curves are furnished to provide the systems designer with a relative descrip-

tion of the AC noise immunity of the devices available in the 8000 family.

## DC LOADING

Table 1-4 is a DC loading chart containing normalized fan-out information. All DC load factors are normalized with respect to an 8480 input which is considered as one DC load (0.8 mA). The chart also provides a fan-out capability for each element based on its ability to drive multiples of the normalized input load. The loading chart is guaranteed by data table test limits and conditions covering "1" Output Voltage, "0" Output Voltage, "1" Input Current, and "0" Input Current. It is applicable over the temperature range and power supply range of 4.75V to 5.25V with full temperature differential and power supply differential of 0.5V between driving and driven elements. Note in Table 1-4 the Sc, RC inputs of the 8424 and 8425 are rated at a normalized DC load of 1.5 instead of .75 as would be indicated by the test limit in Section 2. The additional load rating is required due to transient current which will flow during the positive-going transition of the clock input signal of the 8424 and 8425.

### To Use The Normalized DC Loading Chart

In Table 1-4, sum the normalized load rating of the driven elements under consideration. In the same table, find the normalized fan-out rating of the driving unit under consideration. The sum of the load ratings of the driven elements should not exceed the normalized fan-out of the driving element.

The chart presents the worst case loading rules over the temperature range and power supply range of 4.75V to 5.25V.

### AC vs DC LOADING

The effect that AC loads have on turn-off and turn-on times is to increase the rise and fall times. If the designer wishes to stay within the maximum switching times guaranteed on the data sheet, he should use the empirically arrived at relationship that one AC load is approximately equivalent to three DC loads. It must be pointed out, however, that even though DC loads have approximately 3pF per load, the prime effect on the output is a decrease in "0" and "1" level noise immunity, whereas, AC loads only increase the switching times.

### AC LOADING

The clock inputs of the 8424 and 8425, dual RS/T binaries, and the 8826 and 8827, dual J-K binaries, being capacitively coupled, are defined as AC loads.

The AC fan-out ratings shown in Table 1-5 are provided to assure compatibility, under worst case conditions, between driving elements and AC binary clock lines. AC fan-out is guaranteed by virtue of the output fall-time test in each of the test tables in Section 2. The fall-time test is conducted under

the specific conditions of load capacitance, voltage transition and allowable transition time necessary to assure reliable triggering of the binary under worst case conditions. The relevant test procedures are given in Section 3.


### To Use The AC Loading Chart

The system designer need only follow the AC fan-out loading rules in Table 1-5 when driving AC clock lines. This will assure reliable system operation under worst case conditions.

### PROPAGATION DELAY

Table 1-6 provides propagation delay information which is guaranteed under test conditions specified in Section 2. Propagation delay for the 8400 gates is defined in terms of pair delay, or the delay through two gates. The condition of the pair delay tests represents system conditions producing maximum system delays. The first gate, whose rising output waveform is under consideration, drives a full-rated capacitance and minimum current load.

FIGURE 1 – AC NOISE CHARACTERISTICS



The second gate, whose falling output waveform is under consideration, drives a full-rated capacitance and current load. This test method provides repeatability which is unattainable with other common methods of specifying propagation delay since the measurement is made between two sharply falling waveforms.

Propagation delay for the 8000 series elements is presented in terms of  $T_{on}$  and  $T_{off}$  which provides a figure of merit by which to compare similar products tested under the same conditions. The guaranteed delay times in the chart take into consideration the "1" and "0" input current and the load capacitance associated with the information presented in Table 1-4. Test conditions for the propagation delay guarantees are presented in Section 3.

## POWER CONSUMPTION









Power consumption in the 8400 group is primarily DC in nature and power supply designs should take the DC power consumption limits into consideration. The 8800 group, like all high speed designs, has an AC power consumption component in addition to the DC power consumption. Increases in system operating frequency produces increases in the magnitude of the AC power consumption. Typical AC power consumption curves are provided in Section 2 and should be considered in power supply designs for high frequency subsystems.

Table 1-7 provides guaranteed DC power consumption and current drain limits for the 8000 family for conditions presented in Section 2.

## CLAMP DIODES

All 8800 and 8H00 gates have input clamp diodes which present a very low impedance to negative voltage swings and minimize the effects of ringing.

**TABLE 1-1 – TEMPERATURE RANGES AND PACKAGE TYPES**

<b>Example: S8829A</b>  "N" = 0°C to +75°C    "B" = 16-pin dual in-line silicone package "S" = -55°C to +125°C    "A" = 14-pin dual in-line silicone package (TO-116)    "J" = 14-pin flat-pak, glass-kovar (TO-88)  <b>A PACKAGE (TO-116)</b>  <b>B PACKAGE</b>  <b>J PACKAGE (TO-88)</b> 	
<b>R PACKAGE</b>  <b>Q PACKAGE (TO-88)</b> 	
<b>NOTES:</b> 1. Lead material: Kovar, solder coated. 2. Body material: Silicone molded. 3. Tolerances non-cumulative. 4. Signetics symbol denotes lead No. 1. 5. Lead spacing shall be measured within this zone. 6. Body dimensions do not include molding flash. 7. Thermal resistance: $\theta_{JA} = 0.16^\circ\text{C}/\text{mW}$ .  <b>R PACKAGE</b>  <b>Q PACKAGE (TO-88)</b> 	
<b>NOTES:</b> 1. Lead material: Kovar or equivalent, gold plated. 2. Body material: Topping & Bas - Kovar or equivalent, gold plated, glass body. 3. Lid material: Kovar or equivalent, gold plated, alloy seal. 4. Tolerances non-cumulative. 5. Signetics symbol denotes Lead #1. 6. Lead spacing shall be measured within this zone. 7. Recommended minimum offset before lead bend. 8. Thermal Resistance: $\theta_{JA} = .15^\circ\text{C}/\text{mW}$ , $\theta_{JC} = .070^\circ\text{C}/\text{mW}$ . 9. Minimum glass climb: .010	

**RECOMMENDED OPERATING VOLTAGE FOR ALL DCL ELEMENTS: 5V ±5%**

**TABLE 1-2 – ABSOLUTE MAXIMUM RATINGS (Notes 1, 2, 6)**

ELEMENT (NOTE 2)	INPUT VOLTAGE	OUTPUT VOLTAGE	V <sub>CC</sub> (NOTE 4)	INPUT CURRENT	OUTPUT CURRENT
8162	+ 5.5V	+ 7.0V	+ 7.0V	±30 mA	±100 mA
841X	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	± 30 mA
842X	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	+ 30, -10 mA
8440	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	+ 30, -10 mA
8455	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	±100 mA
847X	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	+ 30, -10 mA
848X	+ 5.5V	+ 7.0V	+ 7.0V	±10 mA	+ 30, -10 mA
87XX	+ 5.5V	+ 7.0V	N/A	±10 mA	NOTE 5
88XX	+ 5.5V	+ 7.0V	+ 7.0V	±30 mA	±100 mA
8HXX	+ 5.5V	+ 7.0V	+ 7.0V	±30 mA	±100 mA
8T18	+50.0V	+ 6.0V	NOTE 3	±30 mA	+ 30, -10 mA
8T80	+ 5.5V	+40.0V	+ 7.0V	±10 mA	+100, -10 mA
8T90	+ 5.5V	+40.0V	+ 7.0V	±10 mA	+100, -10 mA

**Notes:**

1. All devices must be derated at elevated temperatures based on the following:  
 Junction Temperature:  
 150°C for J package,  
 200°C for Q and R packages,  
 175°C for A and B packages.  
 Thermal Resistance:  
 320°C/W for J package,  
 160°C/W for A and B packages,  
 130°C/W for Q package.

2. These device designations are for all package configurations (A, B, J, Q or R) and all rated temperature ranges (-55°C to +125°C, or 0°C to +175°C).  
 3. For the 8T18, V<sub>CC</sub> = V<sub>CC1</sub> = 7.0V and V<sub>CC2</sub> = +35V.  
 4. Operating V<sub>CC</sub> for the 8000 Series is specified at +5.0V ±5%.  
 5. See data sheet.  
 6. Storage temperature for all DCL elements are from -65°C to maximum junction temperatures as defined in Note 1.

**TABLE 1-3 – GUARANTEED WORST CASE DC NOISE MARGIN**

DRIVING ELEMENT	OUTPUT STATE	DRIVEN INPUT (mV)						
		ALL 8400 GATES	8424, 8425 S <sub>D</sub> R <sub>D</sub> S <sub>C</sub> R <sub>C</sub>	ALL 8800 GATES	8821/22/24/25 8828/29 ALL INPUTS	8826/27 S <sub>D</sub> , R <sub>D</sub> /J, K	8H16/70/80	8H20/21/22
ALL 8400 GATES	"0"	350	350	450	450	350/450	450	450
	"1"	1400	1400	1400	1400	1400/1400	1400	1400
8424 8425	"0"	350	350	350	450	350/450	450	450
	"1"	1400	1400	1400	1400	1400/1400	1400	1400
ALL 8800 GATES	"0"	300	300	400	400	300/400	400	400
	"1"	600	600	600	600	600/600	600	600
8821/22/24/25 8828, 8829	"0"	300	300	400	400	300/400	400	400
	"1"	600	600	600	600	600/600	600	600
8826 8827	"0"	300	300	400	400	300/400	400	400
	"1"	600	600	600	600	600/600	600	600
8162	"0"	300	300	400	400	300/400	400	400
	"1"	1400	1400	1400	1400	1400/1400	1400	1400

**TABLE 1-3 – GUARANTEED WORST CASE DC NOISE MARGIN (Cont.)**

DRIVING ELEMENT	OUTPUT STATE	DRIVEN INPUT (mV)						
		ALL 8400 GATES	8424, 8425 S <sub>D</sub> R <sub>D</sub> S <sub>C</sub> R <sub>C</sub>	ALL 8800 GATES	8821/22/24/25 8828/29 ALL INPUTS	8826/27 S <sub>D</sub> , R <sub>D</sub> /J, K	8H16/70/80	8H20/21/22
8H16 8H70 GATES 8H80 8H90	"0"	300	300	400	400	300/400	400	400
	"1"	600	600	600	600	600/600	600	600
8H20 8H21 8H22	"0"	300	300	400	400	300/400	400	400
	"1"	600	600	600	600	600/600	600	600

**TABLE 1-4 – GUARANTEED WORST CASE DC LOADING**

PART NUMBER	NORMALIZED LOAD RATING	NORMALIZED FAN-OUT RATING
8162		12.0
8415	1.5	9.0
8416	1.5	9.0
8417	1.5	9.0
8424	RESET: R <sub>C</sub> , S <sub>C</sub> : 1.0 1.5	9.0
8425	RESET: SET: R <sub>C</sub> , S <sub>C</sub> : 2.0 1.0 1.5	9.0
8440	1.0	9.0
8455	1.5	25.0
8470/80/90	1.0	9.0
8471/81	1.0	9.0
8706/8731	1.5	Expander
8806	2.0	Expander
8808	2.0	20.0
8816	2.0	20.0
8821	RESET: SET: J, K: CLOCK: 8.0 4.0 2.0 8.0	20.0

TABLE 1-4 – GUARANTEED WORST CASE DC LOADING (Cont.)

PART NUMBER	NORMALIZED LOAD RATING	NORMALIZED FAN-OUT RATING
8822/24	RESET: 4.0 SET: (8824 only) 4.0 J, K: 2.0 CLOCK: 4.0	20.0
8825	SET, RESET: 4.0 J <sub>1</sub> , J <sub>2</sub> , J̄: 2.0 K <sub>1</sub> , K <sub>2</sub> , K̄: 2.0 CLOCK: 2.0	20.0
8826	RESET: 2.5 J, K: 3.0	10.0
8827	RESET: 5.0 SET: 2.5 J, K: 3.0	10.0
8828	SET: 4.0 RESET: 6.0 DATA: 2.0 CLOCK: 4.0	20.0
8829	SET, RESET: 6.0 J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> : 2.0 K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> : 2.0 CLOCK: 2.0	20.0
8840/48	2.0	20.0
8855	2.0	60.0
8815/75/85	2.0	20.0
8870/80	2.0	20.0
8881	2.0	20.0
8H16/70/80/90	3.0	30.0
8H20/22	SET: 3.0 RESET: 3.0 J, K: 3.0 CLOCK: 3.0	30.0
8H21	SET: 3.0 RESET: 6.0 J, K: 3.0 CLOCK: 6.0	30.0

**TABLE 1-4 – GUARANTEED WORST CASE DC LOADING (Cont.)**

PART NUMBER	NORMALIZED LOAD RATING	NORMALIZED FAN-OUT RATING
8T18	High Voltage Input (See Data Sheet)	10.0
8T80	2.0	High Voltage Output (See Data Sheet)
8T90	2.0	High Voltage Output (See Data Sheet)

**TABLE 1-5 – GUARANTEED WORST CASE AC LOADING**

ELEMENT	DRIVEN CLOCK INPUTS				
	8162	8424	8425	8826	8827
8162	2	3	1	3	1
8415*	-	-	-	-	0
8416	1	2	1	1	0
8417*	-	-	-	-	0
8424	1	2	1	1	0
8425	1	2	1	1	0
8440	1	2	1	1	0
8455	4	9	4	3	1
8470	1	2	1	1	0
8480/90	1	2	1	1	0
8471*	-	-	-	-	0
8481*	-	-	-	-	0
8808	3	6	3	6	3
8816	3	6	3	6	3
8870	3	6	3	6	3
8880	3	6	3	6	3
8881*	-	-	-	-	-
8815	3	6	3	6	3
8875	3	6	3	6	3
8885	3	6	3	6	3
8821	3	6	3	6	3
8822	3	6	3	6	3
8824	3	6	3	6	3
8825	3	6	3	6	3

\*Not recommended due to pull-up resistor requirements.

TABLE 1-5 – GUARANTEED WORST CASE AC LOADING (Cont.)

ELEMENT	DRIVEN CLOCK INPUTS				
	8162	8424	8425	8826	8827
8826	1	2	1	2	1
8827	1	2	1	2	1
8828	3	6	3	6	3
8829	3	6	3	6	3
8840	3	6	3	6	3
8848	3	6	3	6	3
8855	5	10	5	10	5
8H16	3	6	3	6	3
8H70	3	6	3	6	3
8H80/90	3	6	3	6	3
8H20	3	6	3	6	3
8H21	3	6	3	6	3
8H22	3	6	3	6	3
8T18	1	2	1	1	0

TABLE 1-6 – GUARANTEED PROPAGATION DELAY LIMITS

ELEMENT	MAXIMUM PAIR DELAY **	TYPICAL PAIR DELAY **	MINIMUM TOGGLE RATE †	TYPICAL TOGGLE RATE †	MAXIMUM		TYPICAL	
					TURN ON **	TURN OFF **	TURN ON **	TURN OFF **
8162					45	60	27	30
8415	150	85			40	50	30	30
8416	95	60			60	40	30	30
8417	150	85			40	50	30	30
8424			8	11	60	60	30	30
8425			8	11	60	60	30	30
8440	95	60			40	50	30	30
8455	95	60			40	40	30	30
8470	95	60			40	40	30	30
8480	95	60			40	40	30	30
8471	150	85			40	40	30	30
8481	150	85			40	40	30	30
8806*					15	30	10	20
8808					13	13	8	8
8816					13	13	8	8

\* Times include 8840 gate delay.

\*\* All times are in nanoseconds.

† Toggle rates are in megahertz.

TABLE 1-6 - GUARANTEED PROPAGATION DELAY LIMITS (Cont.)

ELEMENT	MAXIMUM PAIR DELAY **	TYPICAL PAIR DELAY **	MINIMUM TOGGLE RATE †	TYPICAL TOGGLE RATE †	MAXIMUM TYPICAL			
					TURN ON **	TURN OFF **	TURN ON **	TURN OFF **
8870					13	13	8	8
8880					13	13	8	8
8881					20	30	15	20
8815					13	13	8	8
8875					13	13	8	8
8885					13	13	8	8
8821			10	25	50	50	25	15
8822			10	25	50	50	25	15
8824			10	25	50	50	25	15
8825			15	25	50	50	27	32
8826			25	30	35	20	17	8
8827			25	30	35	20	17	8
8828				25	50	35	28	20
8829			15	25	50	50	16	25
8840					13	13	8	8
8848					13	13	8	8
8855					15	15	10	10
8H16					10	10	5	5
8H70					10	10	5	5
8H80					10	10	5	5
8H90					10	10	5	5
8H20			50	75			10	8
8H21			50	75			10	8
8H22			50	75			10	8
8T18					20	70	12	35
8T80					55	95	35	40
8T90					55	95	35	40

\*\* All times are in nanoseconds

† Toggle rates are in megahertz..

TABLE 1-7 – GUARANTEED POWER CONSUMPTION LIMITS PER GATE OR BINARY

 $V_{CC} = +5.25V$     $T_A = 25^\circ C$ 

ELEMENT	OUTPUT STATE	POWER CONSUMPTION (mW)	CURRENT DRAIN (mA)	AVERAGE POWER CONSUMPTION (mW)	AVERAGE CURRENT DRAIN (mA)
8162	"0"	85	16.2	92.5	17.6
	"1"	100	19.0		
8415	"0"	22.6	4.3	15.0	2.8
	"1"	7.3	1.4		
8416	"0"	25.2	4.8	16.3	3.1
	"1"	7.3	1.4		
8417	"0"	22.6	4.3	15.0	2.8
	"1"	7.3	1.4		
8424		24.7	4.7	24.7	4.7
8425		24.7	4.7	24.7	4.7
8440	"0"	29.4	5.6	19.4	3.7
	"1"	9.5	1.8		
8455	"0"	28.4	5.4	17.8	3.4
	"1"	7.3	1.4		
8470	"0"	16.8	3.2	11.0	2.1
	"1"	5.2	1.0		
8471	"0"	16.8	3.2	11.0	2.1
	"1"	5.2	1.0		

TABLE 1-7 – GUARANTEED POWER CONSUMPTION LIMITS PER GATE OR BINARY (Cont)

 $V_{CC} = +5.25V$  $T_A = 25^\circ C$ 

ELEMENT	OUTPUT STATE	POWER CONSUMPTION (mW)	CURRENT DRAIN (mA)	AVERAGE POWER CONSUMPTION (mW)	AVERAGE CURRENT DRAIN (mA)
8480/90	"0"	16.8	3.2	11.0	2.1
	"1"	5.2	1.0		
8481	"0"	16.8	3.2	11.0	2.1
	"1"	5.2	1.0		
8806	"0"	6.3	1.2	7.6	1.4
	"1"	8.9	1.7		
8808	"0"	31.0	5.9	20.0	3.8
	"1"	8.9	1.7		
8815	"0"	49.7	9.5	42.8	8.1
	"1"	35.6	6.8		
8816	"0"	31.0	5.9	19.1	3.8
	"1"	8.9	1.7		
8821		72	13.7	72	13.7
8822		72	13.7	72	13.7
8824		72	13.7	72	13.7
8825		132	25.1	132	25.1
8826		64	12.2	64	12.2
8827		64	12.2	64	12.2

TABLE 1-7 – GUARANTEED POWER CONSUMPTION LIMITS PER GATE OR BINARY (Cont)

 $V_{CC} = +5.25V$      $T_A = 25^\circ C$ 

ELEMENT	OUTPUT STATE	POWER CONSUMPTION (mW)	CURRENT DRAIN (mA)	AVERAGE POWER CONSUMPTION (mW)	AVERAGE CURRENT DRAIN (mA)
8828		60	11.2	60	11.2
8829		132	25.1	132	25.1
8840	"0"	37.3	7.1	27.6	5.3
	"1"	17.9	3.4		
8848	"0"	48.8	9.3	42.3	8.1
	"1"	35.7	6.8		
8855	"0"	56.8	10.8	35.7	6.8
	"1"	14.7	2.8		
8870	"0"	31.0	5.9	20.0	3.8
	"1"	8.9	1.7		
8875	"0"	43.7	8.3	35.4	6.8
	"1"	27.1	5.2		
8880	"0"	31.0	5.9	20.0	3.8
	"1"	8.9	1.7		
8881	"0"	31.0	5.9	20.0	3.8
	"1"	8.9	1.7		
8885	"0"	37.3	7.1	27.6	5.2
	"1"	17.8	3.4		
8H16	"0"	46.2	8.8	34.6	6.4
	"1"	21.0	4.0		
8H20 8H21 8H22		90	17.2	90	17.2

TABLE 1-7 – GUARANTEED POWER CONSUMPTION LIMITS PER GATE OR BINARY (Cont)

 $V_{CC} = +5.25V$      $T_A = 25^\circ C$ 

ELEMENT	OUTPUT STATE	POWER CONSUMPTION (mW)	CURRENT DRAIN (mA)	AVERAGE POWER CONSUMPTION (mW)	AVERAGE CURRENT DRAIN (mA)
8H70	"0"	46.2	8.8	34.6	6.4
	"1"	21.0	4.0		
8H80/90	"0"	46.2	8.8	34.6	6.4
	"1"	21.0	4.0		
8T18	"0"	44.6	8.5	22.8	4.4
	"1"	1.0	0.2		
8T80	"0"	20.0	3.8	14.0	2.7
	"1"	7.9	1.5		
8T90	"0"	20.0	3.8	14.0	2.7
	"1"	7.9	1.5		

# MOS

Signetics offers a broad line of MOS products including Dynamic and Static Shift Registers, Random Access Memories and Read-only Memories. The 2500 series is fabricated using Signetics' advanced P-Channel SILICON-GATE PROCESS which provides compatibility with 5 volt TTL/DTL, high speed, and low power dissipation. Also available are the 2000 and 2400 series which are P-Channel metal gate devices. MOS products are available in commercial temperature ranges. All silicon gate devices are available in silicone dual in-line packages.

## DYNAMIC SHIFT REGISTERS

**2502**  
Quad 256-Bit  
10MHz Typ. Data Rate  
 $C_{CL} = 140\text{pF}$  max.  
Power Supplies +5, -5V  
40 $\mu\text{W}/\text{bit}/\text{MHz}$   
Multiplexed Data

**2503**  
Dual 512-Bit  
10MHz Typ. Data Rate  
 $C_{CL} = 140\text{pF}$  max.  
Power Supplies +5, -5V  
40 $\mu\text{W}/\text{bit}/\text{MHz}$   
Multiplexed Data

**2504**  
Single 1024-Bit  
10MHz Typ. Data Rate  
 $C_{CL} = 140\text{pF}$  max.  
Power Supplies +5, -5V  
40 $\mu\text{W}/\text{bit}/\text{MHz}$   
Multiplexed Data

**2505/2524**  
512-Bit  
5MHz Typ. Clock Rate  
 $C_{CL} = 80\text{pF}$   
Power Supplies +5, -5V  
100 $\mu\text{W}/\text{bit}/\text{MHz}$   
Recirculate Logic

**2506**  
Dual 100-Bit  
5MHz Typ. Clock Rate  
 $C_{CL} = 40\text{pF}$  max.  
Power Supplies +5, -5V  
400 $\mu\text{W}/\text{bit}/\text{MHz}$   
Bare Drain Output

**2507**  
Dual 100-Bit  
5MHz Typ. Clock Rate  
 $C_{CL} = 40\text{pF}$  max.  
Power Supplies +5, -5V  
400 $\mu\text{W}/\text{bit}/\text{MHz}$   
Resistor Pull-down (7.5K)

**2512/2525**  
1024-Bit  
5MHz Typ. Clock Rate  
 $C_{CL} = 140\text{pF}$   
Power Supplies +5, -5V  
150 $\mu\text{W}/\text{bit}/\text{MHz}$   
Recirculate Logic

**2515**  
Dual 512-Bit DSR  
5MHz Clock Rate  
 $C_{CL} = 140\text{pF}$   
Power Supplies +5, -5  
100 $\mu\text{W}/\text{bit}/\text{MHz}$   
Recirculate +CS logic

**2517**  
Dual 100-Bit  
5MHz Typ. Clock Rate  
 $C_{CL} = 40\text{pF}$  max.  
Power Supplies +5, -5V  
400 $\mu\text{W}/\text{bit}/\text{MHz}$   
Resistor Pull-down (20K)

## STATIC SHIFT REGISTERS

**2509**  
Dual 50 Bit  
3MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Tri-State Outputs  
Recirculate Logic  
Power Supplies +5, -5, -12V

**2510**  
Dual 100-Bit  
3MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Tri-State Outputs  
Recirculate Logic  
Power Supplies +5, -5, -12V

**2511**  
Dual 200-Bit  
3MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Tri-State Outputs  
Recirculate Logic  
Power Supplies +5, -5, -12V

**2518**  
Hex 32-Bit  
2MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Recirculate Logic  
Power Supplies +5, -12V

**2519**  
Hex 40-Bit  
2MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Recirculate Logic  
Power Supplies +5, -12V

**2521**  
Dual 128-Bit  
3MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Recirculate Logic  
Power Supplies +5, -12V

**2522**  
Dual 132-Bit  
3MHz Typ. Clock Rate  
Data & Clock TTL Compatible  
Recirculate Logic  
Power Supplies +5, -12V

**2000 SERIES**  
Static Shift Registers  
 $C_{CL} = 50\text{pF}$   
-14, -28V Power Supplies

**2001**  
Dual 16-Bit SSR  
0-1MHz

**2002**  
Dual 25-Bit SSR  
0-1MHz

**2003**  
Dual 32-Bit SSR  
0-1MHz

**2004**  
Dual 60-Bit SSR  
0-1MHz

**2005**  
Dual 100-Bit SSR  
0-1MHz

**2010**  
Dual 100-Bit SSR  
0-3MHz

## RANDOM ACCESS MEMORIES

**2501**  
256x1 Static RAM  
Decoded  
Access Time 1us Max.  
1mW/bit Typ.  
Power Supplies +5, -7, -10V or  
+5, -9, -9V

**2508**  
1024 x 1 Dynamic RAM  
Decoded  
Access Time 330ns  
Cycle Time 500ns  
3 Chip Selects  
2.7mA  
4 Clocks  
+5, -12V  
TTL Compatible Inputs  
100mW

## READ-ONLY MEMORIES

**2513**  
64x8x5 Static Character Generator  
Row Output  
800ns Max. Access Time  
ASCII Font Std.  
Power Supplies +5, -5, -12V  
350mW

**2514**  
612x5 Read-Only Memory  
800ns Max. Access Time  
Power Supplies +5, -5, -12V  
350mW

**2516**  
64x6x8 Static Character Generator  
Column Output  
750ns Max. Access Time  
Power Supplies +5, -6, -12V  
415mW

**2400 SERIES**  
Static Read-Only Memories  
550ns Access Time  
250mW  
+12, -12V Power Supplies  
Bare Drain or MOS Pull-Down  
Resistor

**2410**  
256x4  
16-pin DIP

**2420**  
256x4, 128x8  
Single or 3-line Chip Enable  
24-pin DIP

**2430**  
256 x 8, 512 x 4  
Single or 3-line Chip Enable  
24-pin DIP

# SECTION 2-ELECTRICAL CHARACTERISTICS

This section contains specific test limit and test condition information for use in device evaluation and incoming inspection for DC parameters. AC test circuits are contained in the following section.

Circuit diagrams and product descriptions are also contained in this section to provide assistance in evaluating specific devices and total 8800 Series flexibility.

For many devices, typical curves, describing the product's operating characteristics, are included. These curves are not guaranteed, but are intended to provide additional, useful information for device evaluation.

Unless otherwise specified, all devices are available in the "S" and "N" temperature ranges ("S" = -55°C to +125°C, "N" = 0°C to +75°C), and in the silicone dual in-line package (A or B), and the flat package (J Q or R).

## TTL/MOS INTERFACE

The Darlington-type output structure of most 8800 Series gates and flip-flops provides a high logic "1" output level at low output currents. These circuits typically offer an unloaded output voltage separated from V<sub>CC</sub> by only one diode drop. Since the Signetics 2500 Series Silicon Gate MOS has a minimum threshold of 3.2V, the 8800 Series elements can drive the 2500 Series directly without the need for an external pull-up resistor.

The devices listed in Table 2-1 are all guaranteed to provide 3.6V at 10uA output current. Under worst case conditions, this results in a minimum guaranteed "1" level noise margin of 400mV when the MOS and TTL V<sub>CC</sub> supplies are tied together.

GATE	FLIP-FLOPS
8808 Single 8-Input Nand Gate	8821 Dual Master-Slave J-K Binary
8815 Dual 4-Input Nor Gate	8822 Dual Master-Slave J-K Binary
8816 Dual 4-Input Nand Gate	8824 Dual Master-Slave J-K Binary
8840 Dual Expandable and-or-Invert Gate	8825 DC Clocked J-K Binary
8848 Expandable and-or-Invert Gate	8826 Dual J-K Binary
8870 Triple 3-Input Nor Gate	8827 Dual J-K Binary
8875 Triple 3-Input Nor Gate	8829 High Speed J-K Binary
8880 Quad 2-Input Nand Gate	
8885 Quad 2-Input Nor Gate	




## **8162 MONOSTABLE MULTIVIBRATOR**

The 8162 Monostable Multivibrator is intended for use in high-speed, low-power digital systems.


Among the features of this device are complementary buffered outputs, high noise immunity, excellent pulse width tolerance capability and high duty cycle (to 75%). The unit is very versatile in pulse-shaping and delay applications, and provides delays over the range of 80ns to 2 seconds by using appropriate external components. Complete isolation of the timing stage and the output stage allows very fast fall times, even at wide pulse widths. If the internal timing resistor ( $R_x$ ) is used, pulse width is approximately 1ms per microfarad of external capacitance.

Applications and usage information is provided in Section 4 of this handbook.

ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5) STANDARD CONDITIONS:  $R_L = V_{CC}$ , GATE = GROUND



## BASIC CIRCUIT SCHEMATIC



ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. 88162	TEMP. N88162	V <sub>cc</sub>	I <sub>T</sub>	TOGGLE INPUT	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE (Y)	3.4			V	-55°C	0°C	4.75V	0V		-300μA	8
A-3		3.6			V	+25°C	+25°C	5.00V	0V		-300μA	6
A-4		3.4			V	+125°C	+75°C	4.75V	0V		-300μA	6
A-5	"1" OUTPUT VOLTAGE ( $\bar{Y}$ )	3.4			V	-55°C	0°C	4.75V			-300μA	6
A-3		3.6			V	+25°C	+25°C	5.00V			-300μA	6
A-4		3.4			V	+125°C	+75°C	4.75V			-300μA	6
A-5	"0" OUTPUT VOLTAGE (Y)		0.35		V	-55°C	0°C	4.75V			9.6mA	8
A-3			0.35		V	+25°C	+25°C	5.00V			9.6mA	6
A-4			0.40		V	+125°C	+75°C	4.75V			9.6mA	6
C-1			0.35		V	-55°C	0°C	4.75V			1.6mA	8, 13
A-5	"0" OUTPUT VOLTAGE ( $\bar{Y}$ )		0.35		V	-55°C	0°C	4.75V	0V		9.6mA	8
A-3			0.35		V	+25°C	+25°C	5.00V	0V		9.6mA	6
A-4			0.40		V	+125°C	+75°C	4.75V	0V		9.6mA	6
C-1			0.35		V	-55°C	0°C	4.75V	0V		1.6mA	8, 13
A-3	CLOCK INPUT "1" CURRENT		150		μA	-25°C	+25°C	5.00V		5.0V		
A-4			15		μA	+125°C	+75°C	5.25V		5.25V		
A-3	LOAD RESISTOR CURRENT (I <sub>L</sub> )	-7.8		-12.3	mA	-25°C	+25°C	5.00V				12
A-3	LOAD RESISTOR CURRENT (I <sub>Ly</sub> )	-7.8		-12.3	mA	+25°C	+25°C	5.00V				12
A-3	TIMING RESISTOR CURRENT	-2.75		-4.2	mA	+25°C	+25°C	5.00V	0V			
A-2	OUTPUT "1" POWER DISSIPATION (Y)		100		mW	-25°C	+25°C	5.25V	0V			
A-2	OUTPUT "0" POWER DISSIPATION (Y)		85		mW	-25°C	+25°C	5.25V				
C-2	EFFECTIVE TRIGGER INPUT CAPACITANCE		75		pf	-25°C	+25°C	5.00V		2.0V		7, 11
A-6	TURN-OFF DELAY (Y)		60		ns	-25°C	+25°C	5.00V			D.C. F.O. = 1	9, 14
A-6	TURN-ON DELAY ( $\bar{Y}$ )		45		ns	-25°C	+25°C	5.00V			D.C. F.O. = 12	9, 14
A-6	OUTPUT PULSE WIDTH (Y)	25		80	ns	+25°C	+25°C	5.00V			D.C. F.O. = 12	9, 14
A-6	OUTPUT PULSE WIDTH ( $\bar{Y}$ )	25		80	ns	+25°C	+25°C	5.00V			D.C. F.O. = 12	9, 14
A-6	OUTPUT PULSE WIDTH (Y) WITH C EXTERNAL = 250pf	175			ns	-25°C	+25°C	5.00V			D.C. F.O. = 12	9, 14
C-2	OUTPUT FALL TIME ( $\bar{Y}$ )		50		ns	-55°C	0°C	4.75V			A.C F.O. = 3	10, 14
A-2	OUTPUT SHORT CIRCUIT CURRENT (Y)	-1.25		-2.25	mA	-25°C	+25°C	5.00V	0V			
A-2	OUTPUT SHORT CIRCUIT CURRENT ( $\bar{Y}$ )	-1.25		-2.25	mA	+25°C	+25°C	5.00V				

#### Notes:



1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
  2. All measurements are taken with ground pin tied to zero volts.
  3. Positive current flow is defined as into the terminal referenced.
  4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
  5. Precautionary measures should be taken to ensure current limiting in accordance with maximum ratings should the isolation diodes become forward biased.
  6. Output source current is supplied through a resistor to ground.
  7. Capacitance as measured on Bontoon Electronic Corporation Model 75A-SS Capacitance Bridge or equivalent, f = 1MHz, Vac = 25mVrms. All pins not specifically

- referenced are tied to ground to guard for capacitance tests. Output pins are left open.
  8. Output sink current is supplied through a resistor to  $V_{CC}$ .
  9. One DC fail-out is defined as 0.8mA.
  10. One AC fan-out is defined as 50pf.
  11. Due to input falling rate requirements, the trigger input represents two standard AC leads or 100pf.
  12. The resistor pins  $R_Y$  and  $\bar{R}_Y$  to zero volts.
  13. Tie resistor  $R_Y$  and  $\bar{R}_Y$  to Y and  $\bar{Y}$  respectively.
  14. Detailed test conditions for AC testing are in Section 3.



## 8415 DUAL 5-INPUT NAND GATE

INTEGRATED CIRCUITS



8415


\* No pull-up provided

The 8415 is a Dual 5-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8415 in collector-logic (wired-AND) and similar applications. Proper pull-up resistor selection will allow as many as 30 outputs to be tied together.

Collector logic, using the 8415, can provide increased system flexibility and lower system cost due to reduced component count.

Section 4 of this handbook provides detailed usage rules and collector-logic information for this element.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5,6,12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. S8415	TEMP. N8415	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES
A-4	"1" OUTPUT LEAKAGE CURRENT			40	µA	+125°C	+75°C	5.0V	0.7V		11
A-5	"0" OUTPUT VOLTAGE		0.35	V		-55°C	0°C	4.75V	2.0V	2.0V	8.2mA
A-3			0.35	V		+25°C	+25°C	5.0V	2.0V	2.0V	8
A-4			0.35	V		+125°C	+75°C	4.75V	2.0V	2.0V	8.2mA
C-1	"0" INPUT CURRENT	-0.1	-1.2	mA		-55°C	0°C	5.25V	0.35V	5.25V	
A-3		-0.1	-1.2	mA		+25°C	+25°C	5.25V	0.35V	5.25V	
C-1		-0.1	-1.2	mA		+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT		25	µA		+125°C	+75°C	5.0V	0V		
A-6	PAIR DELAY	50	150	ns		+25°C	+25°C	5.0V			D.C. F.O. = 9
C-2	FALL TIME		75	ns		-55°C	0°C	4.75V			A.C. F.O. = 2
C-2	TURN-ON DELAY		40	ns		-25°C	+25°C	5.0V			D.C. F.O. = 9
C-2	TURN-OFF DELAY		50	ns		-25°C	+25°C	5.0V			D.C. F.O. = 1
C-2	INPUT CAPACITANCE		3.0	pf		-25°C	-25°C	5.0V	2.0V		9,14
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate) OUTPUT "1"		22.6	mW		+25°C	-25°C	5.25V			9,14
A-2			7.3	mW		+25°C	+25°C	5.25V	0V		
A-2	INPUT VOLTAGE RATING	5.5		V		+25°C	+25°C	5.0V	50µA	0V	
A-2	OUTPUT VOLTAGE RATING	7.0		V		+25°C	+25°C	5.0V			13

#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bontron Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, V<sub>dc</sub> = 25mVrms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Connect an external 1K ±1% resistor from V<sub>cc</sub> to the output terminal for this test. Manufacturer reserves the right to make design and process changes and improvements.
- Connect an external 1K ±1% resistor from 0.3V to the output terminal.
- Detailed test conditions for AC testing are in Section 3.



## 8416 DUAL 4-INPUT EXPANDABLE NAND GATE

The 8416 Dual 4-Input Expandable NAND Gate implements the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "0").

The DTL input structure provides an expansion node for logic flexibility. The compatibly characterized 8731 diode expander is recommended for this purpose.


The active output structure of the 8416 provides high AC noise immunity due to its low output impedance in both the "1" and "0" output states.

Output short circuit protection is provided by a current limiting resistor.

The values chosen for the collector and emitter resistors of the phase-splitter transistor, ensure optimum on-off relationships of the totem-pole output pair.

Section 4 of this handbook provides helpful usage rules and applications for the 8416.

### BASIC CIRCUIT SCHEMATIC




### ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5,6,12)

ACCEPTANCE TEST SUB GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. 8416	TEMP. 8416	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-5 A-3 A-4	"1" OUTPUT VOLTAGE	3.4 3.6 3.4			V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	0.7V 0.7V 0.7V		-225μA -225μA -225μA	8 8 8
A-5 A-3 A-1	"0" OUTPUT VOLTAGE			0.35 0.35 0.35	V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	2.0V 2.0V 2.0V		7.2mA 7.2mA 7.2mA	9 9 9
C-1 A-3 C-1	"0" INPUT CURRENT	-0.1 -0.1 -0.1		-1.2 -1.2 -1.2	mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V 5.25V 5.25V	0.35V 0.35V 0.35V		5.25V 5.25V 5.25V	
A-3	EXPANDER NODE	-0.1			mA	+25°C	+25°C	5.0V	0V			
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	0V		
A-6	PAIR DELAY	30		95	ns	+25°C	+25°C	5.0V			D.C.F.O. = 9	10,13
C-2	FALL TIME			75	ns	-55°C	0°C	4.75V			A.C.F.O. = 2	11,13
C-2	TURN-ON DELAY			60	ns	+25°C	+25°C	5.0V			D.C.F.O. = 9	10,13
C-2	TURN-OFF DELAY			40	ns	+25°C	+25°C	5.0V			D.C.F.O. = 1	10,13
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V			7
A-2 A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)      OUTPUT "1"			25.2 7.3	mW	+25°C +25°C +25°C	+25°C +25°C +25°C	5.25V 5.25V	0V			
A-2	INPUT VOLTAGE RATING	5.5		-12.0	V	+25°C	+25°C	5.0V	50μA	0V		
A-2	OUTPUT SHORT CIRCUIT CURRENT	-1.0			mA	+25°C	+25°C	5.0V	0V		0V	


#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1MHz, V<sub>cc</sub> = 25mVRMS. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.3mA.
- One AC fan-out is defined as 0.5μA.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.









### A PACKAGE



### J PACKAGE



8416





## 8417 DUAL 3-INPUT EXPANDABLE NAND GATE

The 8417 Dual 3-Input Expandable NAND Gate implements the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "1").

The optional pull-up resistor allows collector logic, or wired-AND, to be easily implemented. By paralleling optional pull-up resistors of two or more gates or by selecting discrete external pull-up resistors, more than 30 collectors may be tied together. The optional resistor is brought out at the pin adjacent to the output pin to simplify board layout when it is used.

An expansion node is provided for system flexibility. The compatibly characterized 8731 Diode Expander is recommended for this purpose.

Section 4 of this handbook provides helpful usage rules, including collector logic techniques, and applications for the 8417.


### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)



ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. 8417	TEMP. 8417	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-1	"1" OUTPUT LEAKAGE CURRENT			40	µA	+125°C	+75°C	5.0V	0.7V			11, 12
	OUTPUT LOAD RESISTOR	3.5	4.4	5.3	kΩ	+25°C	+25°C	5.0V				11
A-5	"0" OUTPUT VOLTAGE			0.35	V	-55°C	0°C	4.75V	2.0V	2.0V	7.2mA	8
A-3				0.35	V	+25°C	+25°C	5.0V	2.0V	2.0V	7.2mA	8
A-4				0.35	V	+125°C	+75°C	4.75V	2.0V	2.0V	7.2mA	8
C-1	"0" INPUT CURRENT	-0.1	-1.2		mA	-55°C	0°C	5.25V	0.35V	5.25V		
A-3		-0.1	-1.2		mA	+25°C	+25°C	5.25V	0.35V	5.25V		
C-1		-0.1	-1.2		mA	+125°C	+75°C	5.25V	0.35V	5.25V		
A-3	EXPANDER NODE	-0.1			mA	+25°C	+25°C	5.0V	0V			
A-4	"1" INPUT CURRENT			25	µA	+125°C	+75°C	5.0V	4.5V	0V		
A-6	PAIR DELAY	50		150	ns	+25°C	+25°C	5.0V			D.C.F.O. - 9	9, 14
C-2	FALL TIME			75	ns	-55°C	0°C	4.75V			A.C.F.O. - 2	10, 14
C-2	TURN-ON DELAY			40	ns	+25°C	+25°C	5.0V			D.C.F.O. - 9	9, 14
C-2	TURN-OFF DELAY			50	ns	+25°C	+25°C	5.0V			D.C.F.O. - 1	9, 14
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V			7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)                   OUTPUT "1"			22.6 7.3	mW	+25°C +25°C	+25°C +25°C	5.25V 5.25V	0V			
A-2	INPUT VOLTAGE RATING	5.5			V	+25°C	-25°C	5.0V	50µA	0V	0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT	-0.94		-1.45	mA	+25°C	+25°C	5.0V	0V			

#### Notes:





1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Capacitance as measured on Eooton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. 1-1MHz, V<sub>ac</sub> = 25mVrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
8. Output sink current is supplied through a resistor to V<sub>cc</sub>.
9. One DC fan-out is defined as 0.8mA.
10. One AC fan-out is defined as 50pF.
11. Optional pull-up resistor not connected to output.
12. Connect an external 1K ±1% resistor from V<sub>cc</sub> to the output terminal for this test.
13. Manufacturer reserves the right to make design and process changes and improvements.
14. Detailed test conditions for AC testing are in Section 3.

### BASIC CIRCUIT SCHEMATIC



**A PACKAGE****J PACKAGE**

8417





## 8424 DUAL RS/T BINARY

The 8424 is a low power, capacitively coupled Dual RS/T Binary.


This element responds to the trailing or negative-going transition of the clock pulse. The asynchronous RESET input,  $\bar{R}_D$ , may be activated independent of the state of the clock. The synchronous inputs ( $\bar{R}_C$  and  $\bar{S}_C$ ) are especially adaptable to NAND logic systems since they respond to low levels. The  $R_C$

and  $\bar{S}_C$  inputs have no effect when the clock line is stationary.

Each logic element in the 8000 series is characterized to provide guarantees for driving the 8424. A convenient summary of these AC loading rules is provided in Table 1-5, Section 1.


Usage rules and applications information and suggestions are included in Section 4 of this handbook.

### BASIC CIRCUIT SCHEMATIC




### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 15)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	TEST LIMITS				TEST CONDITIONS								
		MIN.	TYP.	MAX.	UNITS	TEMP. SS8424	TEMP. NS8424	V <sub>cc</sub>	$\bar{R}_D$	CLOCK	$\bar{R}_C$	$\bar{S}_C$	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE	(Q)	3.4		V	-55°C	0°C	4.75V	2.0V				-225μA	12, 8
A-3		(Q)	3.6		V	+25°C	5.0V	2.0V					-225μA	12, 8
A-4		(Q)	3.4		V	+125°C	4.75V	2.0V					-225μA	12, 8
A-5	"1" OUTPUT VOLTAGE	(Q)	3.4		V	-65°C	0°C	4.75V	0.7V				-225μA	8
A-3		(Q)	3.6		V	+25°C	5.0V	0.7V					-225μA	8
A-4		(Q)	3.4		V	+125°C	4.75V	0.7V					-225μA	8
A-5	"0" OUTPUT VOLTAGE	(Q)		0.35	V	-55°C	0°C	4.75V	0.7V				7.2mA	9
A-3		(Q)		0.35	V	+25°C	5.0V	0.7V					7.2mA	9
A-4		(Q)		0.35	V	+125°C	4.75V	0.7V					7.2mA	9
A-5	"0" OUTPUT VOLTAGE	(Q)		0.25	V	-55°C	0°C	4.75V	2.0V				7.2mA	12, 9
A-3		(Q)		0.35	V	+25°C	5.0V	2.0V					7.2mA	12, 9
A-4		(Q)		0.35	V	+125°C	4.75V	2.0V					7.2mA	12, 9
C-1	"0" INPUT CURRENT	( $\bar{R}_D$ )	-0.1	-0.8	mA	-55°C	0°C	5.25V	0.35V					13
A-3		( $\bar{R}_D$ )	-0.1	-0.8	mA	+25°C	5.25V	0.35V					13	
C-1		( $\bar{R}_D$ )	-0.1	-0.8	mA	+125°C	5.25V	0.35V					13	
C-1	"0" INPUT CURRENT	( $\bar{R}_C, \bar{S}_C$ )	-0.1	-0.6	mA	-55°C	0°C	5.25V	0.35V				0.35V	0.35V
A-3		( $\bar{R}_C, \bar{S}_C$ )	-0.1	-0.6	mA	+25°C	5.25V	0.35V					0.35V	0.35V
C-1		( $\bar{R}_C, \bar{S}_C$ )	-0.1	-0.6	mA	+125°C	5.25V	0.35V					0.35V	0.35V
A-4	"0" INPUT CURRENT	(CLOCK)		25	μA	+125°C	+75°C	5.25V		0V				
A-4	"1" INPUT CURRENT	( $\bar{R}_D$ )		25	μA	+125°C	+75°C	4.75V	4.5V					14
A-4	"1" INPUT CURRENT	( $\bar{R}_C, \bar{S}_C$ )		25	μA	+125°C	+75°C	4.75V			4.5V	4.5V		
A-6	CLOCKED MODE HOLDING TEST	(C)		10	ns	+25°C	+25°C	5.0V		PULSE				16
A-6	CLOCKED MODE SWITCHING TEST	(C)		50	ns	+25°C	+25°C	5.0V		PULSE				16
A-6		(C)		75	ns	+25°C	+25°C	5.0V		PULSE				16
A-6	CLOCKED MODE TURN-ON DELAY			60	ns	+25°C	+25°C	5.0V					D.C.F.O. = 9	10, 16
A-6	CLOCKED MODE TURN-OFF DELAY			60	ns	+25°C	+25°C	5.0V					D.C.F.O. = 9	10, 16
A-6	TOGGLE RATE			8		+25°C	+25°C	5.0V			Q	Q		16
C-2	OUTPUT FALL TIME			75	ns	-55°C	0°C	4.75V					A.C.F.O. = 2	11, 16
C-2	INPUT CAPACITANCE	(CLOCK)		50	pf	+25°C	-25°C	5.0V		2.0V				7
C-2		( $\bar{R}_D$ )		3.0	pf	+25°C	+25°C	5.0V		2.0V				7
C-2		( $\bar{R}_C, \bar{S}_C$ )		3.0	pf	+25°C	+25°C	5.0V		2.0V				7
A-2	POWER CONSUMPTION (PER BINARY)			24.7	mW	+25°C	+25°C	5.25V						
A-2	INPUT VOLTAGE RATING	(CLOCK)		5.0	V	+25°C	-25°C	5.0V		10μA	0V	0V		14
A-2		( $\bar{R}_D$ )		5.5	V	+25°C	+25°C	5.0V		50μA	0V	10μA		
A-2		( $\bar{R}_C, \bar{S}_C$ )		5.5	V	+25°C	-25°C	5.0V		10μA	10μA	10μA		
A-2	OUTPUT SHORT CIRCUIT CURRENT	(Q)	-5.0		-12.0	mA	+25°C	-25°C	5.0V	0V			0V	











J PACKAGE



8424

#### Notes:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Capacitance as measured on Bontec Electronic Corporation Model 754-S2 Capacitance Bridge or equivalent.  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mVrms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
8. Output source current is supplied through a resistor to ground.
9. Output sink current is supplied through a resistor to  $V_{cc}$ .
10. One DC fan-out is defined as 0.8mA.
11. One AC fan-out is defined as 50%.
12. Momentarily apply zero volts to  $\bar{Q}$  and  $V_{cc}$  to  $\bar{Q}$  to ensure the state of the flip-flop prior to measurement.
13. Apply 0.5V to the  $\bar{Q}$  output terminal.
14. Apply  $V_{cc}$  to  $\bar{Q}$  output terminal and zero volts to  $\bar{Q}$  output terminal.
15. Manufacturer reserves the right to make design and process changes and improvements.
16. Detailed test conditions for AC testing are in Section 3.





# 8425 DUAL RS/T BINARY

The 8425 is a low-power, capacitively coupled Dual RS/T AC Binary.

This element responds to the trailing or negative-going transition of the clock pulse and features a common-clock, common RESET ( $\bar{R}_D$ ) and separate SET ( $\bar{S}_D$ ) which provide maximum usage of all inputs in synchronous systems such as shift registers and synchronous counters. The asynchronous RESET inputs,  $\bar{R}_D/\bar{S}_D$ , may be activated independent of the state of the clock, thus providing random access to synchronous systems. The synchronous inputs ( $\bar{R}_C$

and  $\bar{S}_C$ ) are especially adaptable to NAND logic systems since they respond to low levels. The  $\bar{R}_C$  and  $\bar{S}_C$  inputs have no effect when the clock line is stationary.

Each logic element in the 8000 series is characterized to provide guarantees for driving the 8425. A convenient summary of these AC loading rules is provided in Table 1-5, Section 1.

Usage rules and applications information are included in Section 4 of this handbook.


## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 15)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS			TEST CONDITIONS									
		MIN.	MAX.	UNITS	TEMP. 8425	TEMP. 8425	V <sub>cc</sub>	$\bar{S}_D$	$\bar{R}_D$	CLOCK	$\bar{R}_C$	$\bar{S}_C$	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	(Q) 3.4	V	-55°C	0°C	4.75V	0.7V	2.0V					-225µA	8
A-3		(Q) 3.6	V	+25°C	+25°C	5.0V	0.7V	2.0V					-225µA	8
A-1		(Q) 3.4	V	+125°C	+75°C	4.75V	0.7V	2.0V					-225µA	8
A-5	"1" OUTPUT VOLTAGE	(Q) 3.4	V	-55°C	0°C	4.75V	2.0V	0.7V					-225µA	8
A-3		(Q) 3.6	V	+25°C	+25°C	5.0V	2.0V	0.7V					-225µA	8
A-4		(Q) 3.4	V	+125°C	+75°C	4.75V	2.0V	0.7V					-225µA	8
A-5	"0" OUTPUT VOLTAGE	(Q) 0.35	V	-55°C	0°C	4.75V	2.0V	0.7V					7.2mA	9
A-3		(Q) 0.35	V	+25°C	+25°C	5.0V	2.0V	0.7V					7.2mA	9
A-4		(Q) 0.35	V	+125°C	+75°C	4.75V	2.0V	0.7V					7.2mA	9
A-5	"0" OUTPUT VOLTAGE	(Q) 0.35	V	-55°C	0°C	4.75V	0.7V	2.0V					7.2mA	9
A-3		(Q) 0.35	V	+25°C	+25°C	5.0V	0.7V	2.0V					7.2mA	9
A-4		(Q) 0.35	V	+125°C	+75°C	4.75V	0.7V	2.0V					7.2mA	9
C-1	"0" INPUT CURRENT	( $\bar{R}_D$ ) -0.1	mA	-55°C	0°C	5.25V	0.35V							12
A-3		( $\bar{R}_D$ ) -0.1	mA	+25°C	+25°C	5.25V	0.35V							12
C-1		( $\bar{R}_D$ ) -0.1	mA	+125°C	+75°C	5.25V	0.35V							12
C-1	"0" INPUT CURRENT	( $\bar{R}_D$ ) -0.1	mA	-55°C	0°C	5.25V	0.35V							12
A-3		( $\bar{R}_D$ ) -0.1	mA	+25°C	+25°C	5.25V	0.35V							12
C-1		( $\bar{R}_D$ ) -0.1	mA	+125°C	+75°C	5.25	0.35V							12
C-1	"0" INPUT CURRENT	( $\bar{R}_C$ , $\bar{S}_C$ ) -0.1	mA	-55°C	0°C	5.25V	0.35V							12
A-3		( $\bar{R}_C$ , $\bar{S}_C$ ) -0.1	mA	+25°C	+25°C	5.25V	0.35V							12
C-1		( $\bar{R}_C$ , $\bar{S}_C$ ) -0.1	mA	+125°C	+75°C	5.25V	0.35V							12
A-4	"0" INPUT CURRENT (CLOCK)	-50	µA	+125°C	+75°C	5.25V			0V					
A-1	"1" INPUT CURRENT	( $\bar{S}_D$ ) 25	µA	+125°C	+75°C	4.75V	4.5V							13
A-3		( $\bar{S}_D$ ) 25	µA	+25°C	+25°C	4.75V	4.5V							13
A-4		( $\bar{S}_D$ ) 50	µA	+125°C	+75°C	4.75V	4.5V							13
A-3		( $\bar{S}_D$ ) 50	µA	+25°C	+25°C	4.75V	4.5V							13
A-6	CLOCKED MODE HOLDING TEST	10	ns	-25°C	+25°C	5.0V				PULSE				15
A-6	CLOCKED MODE SWITCHING TEST	50	ns	+25°C	+25°C	5.0V				PULSE				15
A-6		75	ns	+25°C	+25°C	5.0V				PULSE				15
A-6	CLOCKED MODE TURN-ON DELAY	60	ns	+25°C	+25°C	5.0V							D.C.F.O. = 9	10, 15
A-6	CLOCKED MODE TURN-OFF DELAY	60	ns	-25°C	+25°C	5.0V							D.C.F.O. = 9	10, 15
A-6	TOGGLE RATE	8	MHz	+25°C	+25°C	5.0V					Q			15
C-2	OUTPUT FALL TIME	75	ns	-55°C	0°C	4.75V						A.C.F.O. = 2	11, 15	
C-2	INPUT CAPACITANCE (CLOCK)	100	pF	+25°C	+25°C	6.0V			2.0V					7
C-2		( $\bar{R}_D$ ) 3.0	pF	+25°C	+25°C	6.0V	2.0V							7
C-2		( $\bar{R}_D$ ) 8.0	pF	+25°C	+25°C	5.0V								7
C-2		( $\bar{R}_C$ , $\bar{S}_C$ ) 3.0	pF	+25°C	+25°C	5.0V								7
A-2	POWER CONSUMPTION (Per Binary)	24.7	mW	+25°C	+25°C	5.25V					Q			
A-2	INPUT VOLTAGE RATING (CLOCK)	5.0	6.0	V	+25°C	+25°C	5.0V			2.0V				
A-2		( $\bar{R}_D$ , $\bar{R}_C$ ) 5.5	V	+25°C	+25°C	6.0V	50µA	50µA			Q			13
A-2		( $\bar{R}_C$ , $\bar{S}_C$ ) 5.5	V	+25°C	+25°C	5.0V	50µA	50µA	0V	10µA	10µA			
A-2	OUTPUT SHORT CIRCUIT CURRENT (Q)	-5.0	-12	mA	+25°C	+25°C	5.0V	0V	0V				0V	
A-2		(Q) -5.0	-12	mA	+25°C	+25°C	5.0V	0V	0V				0V	


### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "1" Level = "1", "0" Low Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Becton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, V<sub>dc</sub> = 25mV rms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Apply 0.5V to the Q output terminal for  $\bar{R}_D$  test and 0.5V to  $\bar{Q}$  for  $\bar{S}_D$  test.
- Apply V<sub>cc</sub> to Q output terminal and zero volts to Q output terminal for  $\bar{R}_D$  test and V<sub>cc</sub> to Q and zero volts to  $\bar{Q}$  for  $\bar{S}_D$  test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.


### A PACKAGE



### J PACKAGE



### BASIC CIRCUIT SCHEMATIC











TRUTH TABLE

$\bar{R}_{C_n}$	$\bar{S}_{C_n}$	$Q_{n+1}$	$\bar{R}_D$	$\bar{S}_D$	$Q$
1	0	1	1	0	1
0	1	0	0	1	0
1	1	$Q$	1	1	$Q$
0	0	$Q$	0	0	*

n is time prior to clock

\*Both outputs go to "1" state until  $R_D$  or  $S_D$  rises.





## 8440 DUAL AND-OR-INVERT GATE

The 8440 Dual AND-OR-INVERT Gate implements the Exclusive-OR function.

The active output structure of the 8440 provides high AC noise immunity due to its low output impedance in both the "1" and "0" output states.


Output short circuit protection is provided by a current limiting resistor.

Values chosen for the collector and emitter resistors of the phase-splitter transistor ensure optimum on-off relationships of the totem-pole output pair.

General areas of application for the 8440 include half and full adders, digital comparators, and AND-OR control logic for inputs to binary clock steering lines.

Section 4 of this handbook contains helpful applications information and usage rules for the 8440.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 14)


ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. S8440	TEMP. N8440	V <sub>CC</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS
A-5	"1" OUTPUT VOLTAGE	3.4			V	-55°C	0°C	4.75V	0.7V		-225mA
A-3		3.6			V	+25°C	5.0V	0.7V			-225mA
A-4		3.4			V	+125°C	7.5V	0.7V			-225mA
A-5	"0" OUTPUT VOLTAGE		0.35		V	-55°C	0°C	4.75V	2.0V	2.0V	7.2mA
A-3			0.35		V	+25°C	5.0V	2.0V	2.0V	2.0V	7.2mA
A-4			0.35		V	+125°C	7.5V	2.0V	2.0V	2.0V	7.2mA
C-1	"0" INPUT CURRENT	-0.1	-0.8		mA	-55°C	0°C	5.25V	0.35V	5.25V	
A-3		-0.1	-0.8		mA	+25°C	+25°C	5.25V	0.35V	5.25V	
C-1		-0.1	-0.8		mA	+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT		25		μA	+125°C	+75°C	5.0V	4.5V	0V	
A-6	PAIR DELAY	30			ns	+25°C	+25°C	5.0V			D.C.F.O. = 9
C-2	OUTPUT FALL TIME		75		ns	-55°C	0°C	4.75V			A.C.F.O. = 2
C-2	TURN-ON DELAY		40		ns	+25°C	+25°C	5.0V			D.C.F.O. = 9
C-2	TURN-OFF DELAY		50		ns	+25°C	+25°C	5.0V			D.C.F.O. = 1
C-2	INPUT CAPACITANCE		3.0		pf	+25°C	+25°C	5.0V	2.0V		
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)      OUTPUT "1"		29.4	9.5	mW	+125°C	+25°C	5.25V	0V		7
A-2	INPUT VOLTAGE RATING	6.5			V	+25°C	+25°C	5.0V	50μA	0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT	-4.0	-12		mA	+25°C	+25°C	5.0V	0V	0V	13

#### Notes:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bronton Electronic Corporation Model 75A-88 Capacitance Bridge or equivalent. f = 1 MHz, V<sub>AC</sub> = 25mVrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground. Apply 0.7V to one input terminal of associated AND gate.

- Output sink current is supplied through a resistor to V<sub>CC</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50μF.
- To test "0" output voltage, apply 2.0V to the input terminal of one input AND gate and apply zero volts to the input terminals of the associated input AND gate. Reverse input conditions and measure again.
- For output "1" power consumption test, apply zero volts to one input terminal of associated input AND gates.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.





A PACKAGE



J PACKAGE



8440





## 8455 DUAL 4-INPUT NAND GATE DRIVER

The 8455 Dual 4-Input TTL NAND Gate Driver is used in high fan-out applications involving either AC or DC loads. The device implements the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "0").

This element utilizes an active output structure which provides high AC noise immunity due to its low output impedance in both the "1" and "0" output states.

The current limiting resistor between the active pull-up and the output terminal features a parallel diode which displays extremely low impedance in the output "1" state. The design ensures optimum rise time when driving high capacitance loads encountered in high fan-out situations, and when driving AC binaries or long lines.

The values chosen for the collector and emitter resistors of the second stage transistor provide an optimum on-off relationship of the totem-pole output pair to minimize transient current spikes.

Section 4 of this handbook contains helpful usage rules and applications for the 8455.


### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. 88455	TEMP. N8455	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	3.4			V	-55°C	0°C	4.75V	0.7V	-625μA	8
A-5		3.6			V	-25°C	+25°C	5.0V	0.7V	-625μA	8
A-4		3.4			V	+125°C	+75°C	4.75V	0.7V	-625μA	8
A-5	"0" OUTPUT VOLTAGE			0.35V	V	-55°C	0°C	4.75V	2.0V	2.0V	9
A-3				0.35V	V	-25°C	+25°C	3.0V	2.0V	2.0V	9
A-1				0.35V	V	+125°C	+75°C	4.75V	2.0V	2.0V	9
C-1	"0" INPUT CURRENT	-0.1		-1.2	mA	-55°C	0°C	5.25V	0.35V	5.25V	
A-3		-0.1		-1.2	mA	-25°C	+25°C	5.25V	0.35V	5.25V	
C-1		-0.1		-1.2	mA	+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	0V	
A-6	PAIR DELAY	30		95	ns	-25°C	+25°C	5.0V		D.C.F.O. = 25	10, 13
C-2	FALL TIME			75	ns	-55°C	0°C	4.75V		A.C.F.O. = 8	11, 13
C-2	TURN-ON DELAY			40	ns	-25°C	+25°C	5.0V		D.C.F.O. = 25	10, 13
C-2	TURN-OFF DELAY			40	ns	-25°C	+25°C	5.0V		D.C.F.O. = 1	10, 13
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V		7
A-2	POWER CONSUMPTION OUTPUT "0"			28.4	mW	+25°C	+25°C	5.25V			
A-2	(Per Gate) OUTPUT "1"			7.3	mW	+25°C	+25°C	5.25V	0V		
A-2	INPUT VOLTAGE RATING	5.5			V	-25°C	+25°C	5.0V	50μA	0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20		-95	mA	-25°C	+25°C	5.0V	0V	0V	

### NOTES:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Becton Electronic Corporation Model 76A-S8 Capacitance Bridge or equivalent. f = 1MHz, V<sub>cc</sub> = 25mVrms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.

### BASIC CIRCUIT SCHEMATIC




- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.










### A PACKAGE



### J PACKAGE



8455





## 8470 TRIPLE 3-INPUT NAND GATE 8480 QUAD 2-INPUT NAND GATE 8490 HEX INVERTER

The 8470 Triple 3-Input NAND Gate and the 8480 Quad 2-Input NAND Gate implement the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "1").

The 8490 Hex Inverter is an addition to the 8470/8480 group of NAND gates.

The active output structure of these elements provides high AC noise immunity due to its low output impedance in both the "1" and "0" output states. This output configuration is particularly suited for driving high capacitive loads such as those encountered in high fan-out situations and line driving applications.

Output short circuit protection is provided by a current limiting resistor.

The values chosen for the collector and emitter resistors of the phase-splitter transistor ensure optimum on-off relationships of the totem-pole output pair.

Section 4 of this handbook contains helpful usage rules and applications for the 8470 and 8480.


### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)




ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. S8470 S8480	TEMP. S8470 S8480	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	3.4			V	-55°C	0°C	4.75V	0.7V		-225μA	8
A-2		3.6			V	-25°C	+25°C	5.0V	0.7V		-225μA	8
A-4		3.4			V	+125°C	+75°C	4.75V	0.7V		-225μA	8
A-5	"0" OUTPUT VOLTAGE			0.35	V	-55°C	0°C	4.75V	2.0V	2.0V	7.2mA	9
A-3				0.35	V	+25°C	+25°C	5.0V	2.0V	2.0V	7.2mA	9
A-4				0.35	V	+125°C	+75°C	4.75V	2.0V	2.0V	7.2mA	9
C-1	"0" INPUT CURRENT	-0.1		-0.8	mA	-55°C	0°C	5.25	0.35V	5.25V		
A-3		-0.1		-0.8	mA	-25°C	+25°C	5.25V	0.35V	5.25V		
C-1		-0.1		-0.8	mA	+125°C	+75°C	5.25V	0.35V	5.25V		
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	0V		
A-6	PAIR DELAY	25		95	ns	-25°C	+25°C	5.0V			D.C.F.O. = 9	10, 13
C-2	OUTPUT FALL TIME			75	ns	-55°C	0°C	4.75V			A.C.F.O. = 2	11, 13
C-2	TURN-ON DELAY			40	ns	-25°C	+25°C	5.0V			D.C.F.O. = 9	10, 13
C-2	TURN-OFF DELAY			40	ns	+25°C	+25°C	5.0V			D.C.F.O. = 1	10, 13
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V			7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate) OUTPUT "1"			16.8	mW	+25°C	+25°C	5.25V				
				5.2	mW	+25°C	+25°C	5.25V	0V			
A-2	INPUT VOLTAGE RATING	6.5			V	+25°C	+25°C	5.0V	50μA	0V		
A-2	OUTPUT SHORT CIRCUIT CURRENT	-4.0		-12.0	mA	-25°C	+25°C	5.0V	0V		0V	

### NOTES:




- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal reference.
- Positive NAND Logic Definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, Vac = 25mVRms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.

### BASIC CIRCUIT SCHEMATIC














**J PACKAGE**




**8470  
8480  
8490**






# 8471 TRIPLE 3-INPUT NAND GATE

A PACKAGE



J PACKAGE




The 8471 is a Triple 3-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8471 in collector-logic (wired-AND) and similar applications. Proper pull-up resistor selection will allow as many as 30 outputs to be tied together.

Collector-logic, using the 8471, can provide increased system flexibility and lower system cost due to reduced component count.

Section 4 of this handbook contains detailed usage rules and collector-logic information for this element.

## BASIC CIRCUIT SCHEMATIC



## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)


ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. S8471	TEMP. N8471	Vcc	DRIVEN INPUT	OTHER INPUTS	NOTES
A-4	"1" OUTPUT LEAKAGE CURRENT			25	µA	+125°C	+75°C	5.0V	0.6V		11
A-5	"0" OUTPUT VOLTAGE			0.35	V	-55°C	0°C	4.75V	2.0V	2.0V	8
A-3				0.35	V	+25°C	+25°C	5.0V	2.0V	2.0V	8
A-4				0.35	V	+125°C	+75°C	4.75V	2.0V	2.0V	8
C-1	"0" INPUT CURRENT			-0.1	mA	-55°C	0°C	5.25V	0.35V	5.25V	
A-3				-0.1	mA	+25°C	+25°C	5.25V	0.35V	5.25V	
C-1				-0.1	mA	+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT			25	µA	+125°C	+75°C	5.0V	4.6V	0V	
A-6	PAIR DELAY	50		150	ns	+25°C	+25°C	5.0V			D.C.F.O. = 9, 13
C-3	FALL TIME			75	ns	-55°C	0°C	4.75V			A.C.F.O. = 2, 10, 13
C-2	TURN-ON DELAY			40	ns	+25°C	+25°C	5.0V			D.C.F.O. = 9, 13
C-2	TURN-OFF DELAY			50	ns	+25°C	+25°C	5.0V			D.C.F.O. = 1, 9, 13
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V		7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)			16.8	mW	+25°C	+25°C	5.25V			
A-2	OUTPUT "1"			5.2	mW	+25°C	+25°C	5.25V	0V		
A-2	INPUT VOLTAGE RATING	5.5			V	+25°C	+25°C	5.0V	50µA	0V	

## NOTES:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1MHz, Vac = 25mVrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output sink current is supplied through a resistor to Vcc.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Connect an external 1K ±1% resistor from Vcc to the output terminal for this test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



# 8481 QUAD 2-INPUT NAND GATE



\*No pull-up provided




8481

The 8481 is a Quad 2-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8481 in collector-logic (wired-AND) and similar applications. Proper pull-up resistor selection will allow as many as 30 outputs to be tied together.

Collector logic, using the 8481, can provide increased system flexibility and lower system cost due to reduced fan count.

Section 4 of this handbook provides detailed usage rules and collector-logic information for this element.

## BASIC CIRCUIT SCHEMATIC



## ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5,6,12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. SS481	TEMP. N8481	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES
A-4	"1" OUTPUT LEAKAGE CURRENT			25	µA	+125°C	+75°C	5.0V	0.0V		11
A-5	"0" OUTPUT VOLTAGE			0.35	V	-55°C	0°C	4.75V	2.0V	2.0V	8.2mA
A-3				0.35	V	+25°C	+25°C	5.0V	2.0V	2.0V	8.2mA
A-4				0.35	V	+125°C	+75°C	4.75V	2.0V	2.0V	8.2mA
C-1	"0" INPUT CURRENT	-0.1	-0.8		mA	-55°C	0°C	5.25V	0.35V	5.25V	
A-3		-0.1	0.8		mA	+25°C	+25°C	5.25V	0.35V	5.25V	
C-1		-0.1	-0.8		mA	+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT			25	µA	+125°C	+75°C	5.0V	4.3V	0V	
A-6	PAIR DELAY		50		ns	+25°C	+25°C	5.0V			D.C. F.O. 9 9,13
C-2	FALL TIME			75	ns	55°C	0°C	4.75V			A.C. F.O. 2 10,14
C-2	TURN-ON DELAY			40	ns	+25°C	+25°C	5.0V			D.C. F.O. = 9 9,13
C-2	TURN-OFF DELAY			50	ns	-25°C	+25°C	5.0V			D.C. F.O. = 1 9,13
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V		7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)			16.8	mW	+25°C	+25°C	5.25V	0V		
A-2	OUTPUT "1"			5.2	mW	+25°C	+25°C	5.25V			
A-2	INPUT VOLTAGE RATING	5.5			V	+25°C	+25°C	5.0V	50µA	0V	

### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bontoon Electronic Corporation Model 70A-S8 Capacitance Bridge or equivalent. (-1 MHz, V<sub>cc</sub> = 23mV<sub>rms</sub>. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Connect an external 1K resistor from V<sub>cc</sub> to the output terminal for this test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



# 8706 DUAL 5-INPUT DIODE EXPANDER ELEMENT


# 8731 QUAD 2-INPUT DIODE EXPANDER ELEMENT

The 8706 Dual 5-Input and the 8731 Quad 2-Input Diode Expander Elements complete the full range of diode input expansion capacity for the 8400 series expandable gate (8415, 8416 and 8417).


The 8706 and the 8731 provide optimum flexibility for the most efficient utilization of pin and package configurations in achieving a desired number of additional input term and input combinations.

Applications information on the 8706 and 8731 is included in Section 4 of this handbook.

BASIC CIRCUIT SCHEMATIC 8706







BASIC CIRCUIT SCHEMATIC 8731



## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 9)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS			TEST CONDITIONS					
		MIN.	MAX.	UNITS	TEMP. 88731	TEMP. N8731	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-4	"1" INPUT CURRENT		25	μA	+125°C	+75°C	4.5V	0V	0V	
C-1	DIODE FORWARD VOLTAGE		0.95	V	-55°C	0°C	0V	Open	1.2mA	
A-3			0.85	V	+25°C	+25°C	0V	Open	1.2mA	
C-1			0.68	V	+125°C	+75°C	0V	Open	1.2mA	
A-2	INPUT VOLTAGE RATING	6.5		V	+25°C	+25°C	10μA	Open	0V	
C-2	INPUT CAPACITANCE		3	pf	+25°C	+25°C	2.0V		0V	7
C-2	DIODE RECOVERY TIME		4	ns	-25°C	+25°C	±2mA	Open	0V	8





### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with maximum ratings should the isolation diodes become forward biased.

- Measurements apply to each diode cluster independently.
- Capacitance as measured on Bontoon Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1 Mc, V = 25mVrms. All pins not specifically referenced are tied to ground to guard for capacitance tests. Output pins are left open.
- Recovery to 0.2mA, Loop Resistance = 100 ohms. Measure with Tektronix Type 291 Diode Switching Time Tester.
- Manufacturer reserves the right to make design and process changes and improvements.




## 8806 DUAL 4-INPUT EXPANDER ELEMENT



The 8806 Dual 4-Input Expander Element is compatibly designed and characterized for use with the 8840 and 8848 AND-OR-INVERT Gates, thereby providing increased system usefulness for the 8840 and the 8848.

Applications information on the 8806 is included in Section 4 of this handbook.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS							NOTES
		MIN.	TYP.	MAX.	UNITS	TEMP. 8806	TEMP. N8806	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS V <sub>C</sub>	V <sub>E</sub>	
A-3	OUTPUT "ON" VOLTAGE AT V <sub>C</sub> (1, 2)*	-2.5		1.25	V	-25°C	+25°C	4.75V	2.0V	2.0V	7.2mA	0.85V	9
A-3	OUTPUT "ON" CURRENT AT V <sub>E</sub> (2, 3)*	-2.5		-50	mA	-25°C	-25°C	4.75V	2.0V	2.0V	2.2mA	0.85V	8, 9
A-3	OUTPUT "OFF" CURRENT AT V <sub>E</sub> (4, 5)*	-0.1		-1.6	μA	-25°C	-25°C	5.25V	0.8V	4.75V	0.59V		9
C-1	"0" INPUT CURRENT	-0.1		-1.6	mA	-55°C	0°C	5.25V	0.40V	5.25V			
A-3	"1" INPUT CURRENT	-0.1		-1.6	mA	-25°C	-25°C	5.25V	0.40V	5.25V			
C-1	"1" INPUT CURRENT	0.1		-1.6	mA	+125°C	+75°C	5.25V	0.40V	5.25V			
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	6.0V	4.5V	0V			
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	-25°C	6.0V	2.0V			0.59V	7
A-2	POWER CONSUMPTION OUTPUT "ON"			6.3	mW	-25°C	+25°C	5.25V					
A-2	(Per Expander) OUTPUT "OFF"			8.9	mW	-25°C	+25°C	5.25V	0V				
C-1	INPUT LATCH VOLTAGE RATING	5.5			V	+25°C	+25°C	5.0V	10mA	0V			10
A-6	TURN-ON DELAY			20	ns	-25°C	-25°C	5.0V					13
A-6	TURN-OFF DELAY			34	ns	+25°C	+25°C	5.0V					13

\*8840 Node Test Correlation Note 11

#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bonton Electronic Corporation Model 71A-58 Capacitance Bridge or equivalent.  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mVrms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output current is supplied through a resistor to ground.
- Output current is supplied through a resistor to V<sub>cc</sub>. For output "OFF" current at V<sub>C</sub> use 2.5K +1% resistor.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Compatibility between the 8806, the 8840 and 8848 are proved by this series of tests for corresponding tests performed on the 8840 and 8848. Check those tests enclosed in special box on 8840 and 8848 data tables.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



## 8808 SINGLE 8-INPUT NAND GATE 8816 DUAL 4-INPUT NAND GATE 8870 TRIPLE 3-INPUT NAND GATE 8880 QUAD 2-INPUT NAND GATE

These NAND gates provide high switching speed while maintaining high fan-out and noise margin. They perform the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "0").

The output structure utilizes a totem-pole arrangement which employs a Darlington Pair for active pull-up. This configuration provides extremely low output impedance for the "1" output state. As a result, switching times are relatively insensitive to capacitive loads when compared to single transistor active pull-ups. The saturating output switching transistor provides a low impedance driving source in the output "0" state, enhancing turn-on times and providing high fan-out capability.

Because of the low output impedance of these gates, they exhibit high AC noise immunity at the output which is extremely important in high speed systems in eliminating erroneous cross-coupled signals.

Output short-circuit protection is provided by a current limiting resistor.

Section 4 of this handbook provides usage rules and application information for these gates.


### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP., S8800	TEMP., N8800	V <sub>CC</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS
A-5	"1" OUTPUT VOLTAGE	2.8			V	-55°C	0°C	4.75V	0.8V		-500μA
A-3		2.8			V	+25°C	+25°C	5.0V	0.8V		-500μA
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V		-500μA
A-5	"0" OUTPUT VOLTAGE		0.40		V	-55°C	0°C	4.75V	2.0V	2.0V	16mA
A-3			0.40		V	+25°C	+25°C	5.0V	2.0V	2.0V	16mA
A-4			0.40		V	+125°C	+75°C	4.75V	2.0V	2.0V	16mA
C-1	"0" INPUT CURRENT	-0.1	-1.6		mA	-55°C	0°C	5.25V	0.40V	5.25V	
A-3		-0.1	-1.6		mA	+25°C	+25°C	5.25V	0.40V	5.25V	
C-1		-0.1	-1.6		mA	+125°C	+75°C	5.25V	0.40V	5.25V	
A-4	"1" INPUT CURRENT		25		μA	+125°C	+75°C	5.0V	4.5V	0V	
A-6	TURN-ON DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20
A-6	TURN-OFF DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V			A.C. F.O. = 6
C-2	INPUT CAPACITANCE		3.0		pf	+25°C	+25°C	5.0V	2.0V		
A-2	POWER CONSUMPTION "0"		31		mW	+25°C	+25°C	5.25V			
(Per Gate)	"1"		8.9		mW	+25°C	+25°C	5.25V	0V		
C-1	INPUT LATCH VOLTAGE RATING	5.5			V	+25°C	+25°C	5.0V	10mA	0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20		-70	mA	+25°C	+25°C	5.0V	0V	0V	


#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pins tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. 1 - 1MHz, Vac = 25mVRms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>CC</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.





### BASIC CIRCUIT SCHEMATIC




### J PACKAGES



### A PACKAGE






**8815 DUAL 4-INPUT NOR GATE**  
**8875 TRIPLE 3-INPUT NOR GATE**  
**8885 QUAD 2-INPUT NOR GATE**

The 8815, 8875 and 8885 gates perform the logic NOR function for positive logic (the logic "ONE" is assigned to the highest voltage level) and complement the NAND gate elements 8816, 8870 and 8880.

These gates are all designed for high speed application while maintaining high fan-out and noise margin.

The parallel transistor structure forms the NOR function. All unused inputs must be tied to ground. The output arrangement is basically the same as the NAND implementation providing low impedance for both logic levels.

## BASIC CIRCUIT SCHEMATIC








## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. S8815 S8875 S8885	TEMP. N8815 N8875 N8885	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES	
						-55°C +25°C +125°C	0°C +25°C +75°C					
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V	0.8V	-500µA	8
A-3		2.8			V	+25°C	+25°C	5.0V	0.8V	0.8V	-500µA	8
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V	0.8V	-500µA	9
A-5	"0" OUTPUT VOLTAGE			0.4	V	-55°C	0°C	4.75V	2.0V	0V	16mA	9
A-3				0.4	V	+25°C	+25°C	5.0V	2.0V	0V	16mA	9
A-4				0.4	V	+125°C	+75°C	4.75V	2.0V	0V	16mA	9
C-1	"0" INPUT CURRENT	-0.1		-1.6	mA	-55°C	0°C	5.25V	0.4V			
A-3		-0.1		-1.6	mA	+25°C	+25°C	5.25V	0.4V			
C-1		-0.1		-1.6	mA	+125°C	+75°C	5.25V	0.4V			
A-4	"1" INPUT CURRENT			26	µA	+125°C	+75°C	5.0V	4.5V			
A-6	TURN-ON DELAY		8.0	13	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10, 14
A-6	TURN-OFF DELAY		10	13	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10, 14
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V			A.C.F.O. = 6	11, 14
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V			7
A-2	POWER CONSUMPTION (Per Gate)											
	8815 "1"			35.6	mW	+25°C	+25°C	5.25V	0V	0V		
	8875 "1"			27.1	mW	+25°C	+25°C	5.25V	0V	0V		
	8885 "1"			17.8	mW	+25°C	+25°C	5.25V	0V	0V		
	8815 "0"			49.7	mW	+25°C	+25°C	5.25V				
	8875 "0"			43.7	mW	+25°C	+25°C	5.25V				
	8885 "0"			37.3	mW	+25°C	+25°C	5.25V				
C-1	INPUT LATCH VOLTAGE RATING	5.6			V	+25°C	+25°C	5.0V	10mA			12
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20		-70	mA	+25°C	+25°C	5.0V	0V	0V	0V	

**NOTES:**

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
  - All measurements are taken with ground pin tied to zero volts.
  - Positive current flow is defined as into the terminal referenced.
  - Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
  - Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
  - Measurements apply to each gate element independently.
  - Capacitance as measured on Bontoon Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $I = 1\text{MHz}$ ,  $V_{AC} = 25\text{mV}_{\text{RMS}}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
  - Output source current is supplied through a resistor to ground.
  - Output sink current is supplied through a resistor to  $V_{CC}$ .
  - One DC fan-out is defined as 0.8mA.
  - One AC fan-out is defined as 50pf.
  - This test guarantees operation free of input latch-up over the specified operating supply voltage range.
  - Manufacturer reserves the right to make design and process changes and improvements.
  - Detailed test conditions for AC testing are in Section 3.





### PRELIMINARY SPECIFICATIONS

## 8821 DUAL MASTER-SLAVE J-K BINARY

## 8822 DUAL MASTER-SLAVE J-K BINARY

## 8824 DUAL MASTER-SLAVE J-K BINARY

The 8821, 8822 and 8824 Dual Master-Slave J-K Binaries provide pin configuration and logic input variations of the same basic device to obtain maximum board layout convenience and design flexibility.

The 8821, available in the J package only, provides common clock and  $\bar{R}_D$  inputs and separate  $\bar{S}_D$  inputs. This configuration is especially useful in synchronous counter and shift register applications. Where a dual in-line package is required, the 8824 is recommended.


The 8822 provides separate clock and separate  $\bar{R}_D$  inputs and is in the dual in-line (A) package and has  $V_{cc}$  at pin 14 and ground at pin 7 for consistency with other dual in-line pin configurations. This pin configuration can significantly simplify board layout. The 8822 is also available in the J package.

The 8824 is available in the 16 pin dual in-line (B) package. This unit provides two separate binaries with full synchronous and asynchronous access. The 8824 provides  $V_{cc}$  and ground pin orientation which is consistent with other dual in-line devices and thus simplifies board layout.

Triggering is accomplished on the negative transition (falling edge) of the clock pulse. Set up time must be greater than or equal to the clock pulse width. There is no hold time requirement for the inputs. Set up time is defined as the time prior to a negative transition of the clock line.

For optimum reliability, all three devices are fabricated from a single monolithic die.

### BASIC CIRCUIT SCHEMATIC



### TRUTH TABLES

8821 AND 8824

$J_n$	$K_n$	$Q_{n+1}$	$\bar{S}_D$	$\bar{R}_D$	$Q$
0	0	$Q_n$	0	0	†
1	0	1	1	0	0
0	1	0	0	1	1
1	1	$\bar{Q}_n$	1	1	$Q$

$\dagger \quad Q = \bar{Q} = 1$


8822

$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	$\bar{Q}_n$

$\bar{R}_D = 0 \Rightarrow Q = 0$

## A PACKAGE

B PACKAGE



8821  
8822  
8824



#### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 15)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS											
		MIN.	TYP.	MAX.	UNITS	TEMP. 8821 8822 8823 8824	TEMP. 8821 8822 8823 8824	V <sub>cc</sub>	SET	RESET	DRIVEN INPUT	J	K	CLOCK	OUTPUT	NOTES	
						-55°C	0°C	4.75V	0.8V	2.0V							
A-4	"1" OUTPUT VOLTAGE	(Q)	2.6		V	+55°C	0°C	4.75V	0.8V	2.0V					-500µA	8, 16	
A-3			2.8		V	+25°C	+25°C	5.0V	0.8V	2.0V					-500µA	8, 18	
A-4			2.6		V	+125°C	+75°C	4.75V	0.8V	2.0V					-50mA	8, 16	
A-5	"1" OUTPUT VOLTAGE	(Q)	2.6		V	-55°C	0°C	4.75V	2.0V	0.8V					-500µA	8	
A-3			2.8		V	+25°C	+25°C	5.0V	2.0V	0.8V					-500µA	8	
A-4			2.6		V	+125°C	+75°C	4.75V	2.0V	0.8V					-50µA	8	
A-5	"0" OUTPUT VOLTAGE	(Q)		0.4	V	+55°C	0°C	4.75V	2.0V	0.8V					16mA	9	
A-3				0.4	V	+25°C	+25°C	5.0V	2.0V	0.8V					16mA	9	
A-4				0.4	V	+125°C	+75°C	4.75V	2.0V	0.8V					16mA	9	
A-5	"0" OUTPUT VOLTAGE	(Q)		0.4	V	-55°C	0°C	4.75V	0.8V	2.0V					16mA	9, 16	
A-3				0.4	V	+25°C	+25°C	5.0V	0.8V	2.0V					16mA	9, 18	
A-4				0.4	V	+125°C	+75°C	4.75V	0.8V	2.0V					16mA	9, 16	
C-1	"0" INPUT CURRENT	(J, K)	-1.6	mA	+55°C	0°C	5.25V				0.4V						
A-3			-1.6	mA	+25°C	+25°C	5.25V				0.4V						
C-1			-1.6	mA	+125°C	+75°C	5.25V				0.4V						
C-1	"0" INPUT CURRENT		-3.2	mA	+55°C	0°C	5.25V				0.4V						
A-3	(CLOCK, S <sub>D</sub> , R <sub>D</sub> )		-3.2	mA	+25°C	+25°C	5.25V				0.4V						
C-1			-3.2	mA	+125°C	+75°C	5.25V				0.4V						
C-1	"0" INPUT CURRENT		-6.4	mA	+55°C	0°C	5.25V				0.4V						
A-3	(CLOCK, R <sub>D</sub> , 8821 only)		-6.4	mA	+25°C	+25°C	5.25V				0.4V						
C-1			-6.4	mA	+125°C	+75°C	5.25V				0.4V						
A-4	"1" INPUT CURRENT	(J, K)	25	µA	+125°C	+75°C	5.0V				4.5V			0V			17
A-4	(CLOCK, S <sub>D</sub> , HDI)		50	µA	+125°C	+75°C	5.0V				4.5V			0V			
A-4	(CLOCK, R <sub>D</sub> , 8821 only)		100	µA	+125°C	+75°C	5.0V				4.5V			0V			
A-2	POWER CONSUMPTION (Per Binary)		72	mW	+25°C	+25°C	5.25V										
OUTPUT SHORT CIRCUIT CURRENT																	
A-2	Q (except 8822)	-20	-70	mA	+25°C	+25°C	5.0V	0V							0V		
A-2	Q̄	-20	-70	mA	+25°C	+25°C	5.0V	0V							0V		
C-1	INPUT LATCH VOLTAGE (All Inputs)		5.5	V	+25°C	+25°C	5.0V				10mA						12, 17
C-2	OUTPUT FALL TIME		50	ns	-55°C	0°C	4.75V								A.C.F.O. = 6	11, 14	
A-6	CLOCKED MODE TURN-ON DELAY	10	25	50	ns	+25°C	+25°C	5.0V							D.C.F.O. = 20	10, 14	
A-6	CLOCKED MODE TURN-OFF DELAY	7	15	50	ns	+25°C	+25°C	5.0V							D.C.F.O. = 20	10, 14	
A-6	DIRECT MODE TURN-ON DELAY		25	50	ns	+25°C	+25°C	5.0V							D.C.F.O. = 20	10, 14	
A-6	DIRECT MODE TURN-OFF DELAY		15	50	ns	+25°C	+25°C	5.0V							D.C.F.O. = 20	10, 14	
A-6	TOGGLE RATE	10	25	MHz	+25°C	+25°C	5.0V									14	
INPUT CAPACITANCE																	
C-2	(J, K)		3.0	pf	+25°C	+25°C	5.0V				2.0V						7
C-2	(R <sub>D</sub> , S <sub>D</sub> )		6.0	pf	+25°C	+25°C	5.0V				2.0V						7
C-2	(R <sub>D</sub> , 8821 only)		12	pF	+25°C	+25°C	5.0V				2.0V						7
C-2	(CLOCK)		8.0	pF	+25°C	+25°C	5.0V				2.0V						7
C-2	(CLOCK, 8821 only)		16	pF	+25°C	+25°C	5.0V				2.0V						7


**NOTES:**

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
  - All measurements are taken with ground pin tied to zero volts.
  - Positive current flow is defined as into the terminal referenced.
  - Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
  - Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
  - Measurements apply to each element independently.
  - Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent,  $f = 1\text{MHz}$ ,  $V_{\text{ca}} = 25\text{VRms}$ . All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
  - Output source current is supplied through a resistor to ground.
  - Output sink current is supplied through a resistor to  $V_{\text{cc}}$ .
  - One DC fan-out is defined as  $0.8\text{mA}$ .
  - One AC fan-out is defined as  $50\text{pf}$ .
  - This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
  - Manufacturer reserves the right to make design and process changes and improvements.
  - Detailed test conditions for AC testing are in Section 3.
  - Test conditions and limits for the Set input are not applicable to the S822.
  - For S822, momentarily apply zero volts to Q and  $V_{\text{cc}}$  to Q to ensure state of the binary element prior to test measurement.
  - For clock tests, ground J and K. For J-K and S-D tests, ground clock. For R-D tests, ground J on S821 and clock on S822 and S824.

I PACKAGE



B PACKAGE





# 8825 DC CLOCKED J-K BINARY


The 8825 is a high-speed, direct-coupled, J-K Binary which responds to the positive transition (rising edge) of the clock pulse. For logic flexibility, two J, two K, an inverting J and an inverting K, inputs are provided. Separate set (SD) and reset (RD) lines are available when asynchronous operation is required. To prevent system errors, logic inputs are locked out approximately 10ns after the clock threshold voltage is reached. This feature prevents more than

one logic transition per clock pulse.

The characterization of each logic element in the 8000-Series includes loading rules for driving the 8825. A convenient summary of these DC loading rules is provided in Table 1-4, Section 1.

Applications and usage rules for the 8825 may be found in Section 4.


## BASIC CIRCUIT SCHEMATIC




## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 14)

ACCEPTANCE TEST SUB GROUP	CHARACTERISTIC	LIMITS						TEST CONDITIONS										
		MIN.	TYP.	MAX.	UNITS	TEMP-S8825	TEMP-N8825	V <sub>CC</sub>	SFT	RESET	DRIVEN INPUT	J <sub>1</sub> , J <sub>2</sub>	J	K <sub>1</sub> , K <sub>2</sub>	K	CLOCK	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE ( $Q_n$ )	2.6		2.6	V	-55°C	0°C	4.75V	0.8V	2.0V						0V	-500mA	8
				2.6	V	+25°C	+25°C	5.0V	0.8V	2.0V						0V	-500mA	8
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V	2.0V						0V	-500mA	8
A-5	"1" OUTPUT VOLTAGE ( $\bar{Q}_n$ )	2.6		2.6	V	-55°C	0°C	4.75V	2.0V	0.8V						0V	-500mA	8
A-3				2.6	V	+25°C	+25°C	5.0V	2.0V	0.8V						0V	-500mA	8
A-4				2.6	V	+125°C	+75°C	4.75V	2.0V	0.8V						0V	-500mA	8
A-5	"0" OUTPUT VOLTAGE ( $Q_n$ )	0.40		0.40	V	-55°C	0°C	4.75V	2.0V	0.8V						0V	16mA	9
A-3				0.40	V	+25°C	+25°C	5.0V	2.0V	0.8V						0V	16mA	9
A-4				0.40	V	+125°C	+75°C	4.75V	2.0V	0.8V						0V	16mA	9
A-5	"0" OUTPUT VOLTAGE ( $\bar{Q}_n$ )	0.40		0.40	V	-55°C	0°C	4.75V	0.80V	2.0V						0V	16mA	9
A-3				0.40	V	+25°C	+25°C	5.0V	0.80V	2.0V						0V	16mA	9
A-4				0.40	V	+125°C	+75°C	4.75V	0.80V	2.0V						0V	16mA	9
C-1	"0" INPUT CURRENT ( $J_1, J_2, \bar{J}, K_1, K_2, \bar{K}$ , CLOCK)	-1.6		-1.6	mA	-55°C	0°C	5.25V			0.40V					0V		12
A-3				-1.6	mA	+25°C	+25°C	5.25V			0.40V					0V		12
C-1				-1.6	mA	+125°C	+75°C	5.25V			0.40V					0V		12
C-1	"0" INPUT CURRENT SET, RESET	-3.2		-3.2	mA	-55°C	0°C	5.25V			0.40V	0V	0V	0V	0V	0V		
A-3				-3.2	mA	+25°C	+25°C	5.25V			0.40V	0V	0V	0V	0V	0V		
C-1				-3.2	mA	+125°C	+75°C	5.25V			0.40V	0V	0V	0V	0V	0V		
A-4	"1" INPUT CURRENT ( $J_1, J_2, \bar{J}, K_1, K_2, \bar{K}$ , CLOCK)	40		40	μA	-125°C	+75°C	5.0V			4.5V					0V		
A-4	"1" INPUT CURRENT SET, RESET	80		80	μA	-125°C	+75°C	5.0V			4.5V					0V		
A-6	TURN-ON DELAY	50		50	ns	+25°C	+25°C	5.0V									D.C. F.O. = 20	15
A-6	TURN-OFF DELAY	50		50	ns	+25°C	+25°C	5.0V									D.C. F.O. = 20	15
C-2	OUTPUT FALL TIME	50		50	ns	-55°C	0°C	4.75V									A.C. F.O. = 10	11, 15
A-6	TOGGLE RATE	15		15	MHz	+25°C	+25°C	5.0V										15
	MINIMUM INPUT SET-UP TIME				ns	+25°C	+25°C	5.0V										15
	MINIMUM INPUT HOLD TIME				ns	+25°C	+25°C	5.0V										15
C-2	INPUT CAPACITANCE ( $J_1, J_2, \bar{J}, K_1, K_2, \bar{K}$ , CLOCK)				3.0	pF	+25°C	+25°C	5.0V			2.0V						7
C-2	INPUT CAPACITANCE SET, RESET				6.0	pF	+25°C	+25°C	5.0V			2.0V						
A-2	POWER CONSUMPTION	70		132	mW	+25°C	+25°C	5.25V								0V		
C-1	INPUT LATCH VOLTAGE ALL INPUTS	5.6		7.0	V	+25°C	+25°C	5.0V				10mA					0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT ( $Q_n$ )	-20		-70	mA	+25°C	+25°C	5.0V	0V		EV					0V	0V	13
					mA	+55°C	+25°C	5.0V								0V	0V	

## A PACKAGE










## J PACKAGE



**8825**

### Notes:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Capacitance as measured on Becton Electronic Corporation Model 76A-58 Capacitance Bridge or equivalent. f = 1MHz, Vac = 23mV rms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
8. Output source current is supplied through a resistor ground.
9. Output sink current is supplied through a resistor to Vcc.
10. One DC fan-out is defined as 0.8mA.
11. One AC fan-out is defined as 50pF.
12. Input current measurements at J1, J2 require  $\bar{J}$  = CLOCK - zero volts and momentarily ground RESET. Input current measurements at K1, K2 require  $R$  = CLOCK - zero volts and momentarily ground SET.
13. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
14. Manufacturer reserves the right to make design and process changes and improvements.
15. Detailed test conditions for AC testing are in Section 3.





## 8826 DUAL J-K BINARY



The 8826 is a capacitively coupled, high-speed, Dual J-K Binary intended for use in systems requiring storage and counting rates up to 25MHz. Two completely separate binaries are provided with common connections only at  $V_{CC}$  and ground. Separate J, K, Clock, Q and  $\bar{Q}$ , and Reset lines are provided for each binary. The AC clock steering network provides high speed operation with low power consumption.

### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 15)








ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS								
		MIN.	TYP.	MAX.	UNITS	TEMP. 8826	TEMP. N8826	$V_{CC}$	RESET	CLOCK	J	K	OUTPUT	NOTES
A-3	"1" OUTPUT VOLTAGE $Q_1, Q_2$	2.6			V	-55°C	0°C	4.75V	2.0V				-250µA	8, 12
A-3		2.8			V	-25°C	5.0V	2.0V					-250µA	8, 12
A-4		2.6			V	+125°C	-75°C	4.75V	2.0V				-250µA	8, 12
A-5	"1" OUTPUT VOLTAGE $\bar{Q}_1, \bar{Q}_2$	2.6			V	-55°C	0°C	4.75V	0.8V				-250µA	8
A-3		2.8			V	-25°C	-25°C	5.0V	0.8V				-250µA	8
A-4		2.6			V	+125°C	-75°C	4.75V	0.7V				-250µA	8
A-6	"0" OUTPUT VOLTAGE $Q_1, Q_2$		0.40		V	-55°C	0°C	1.75V	0.8V				8.0mA	9
A-3		0.40			V	+25°C	+25°C	3.0V	0.8V				8.0mA	9
A-3		0.40			V	-125°C	+75°C	4.75V	0.7V				8.0mA	9
A-6	"0" OUTPUT VOLTAGE $\bar{Q}_1, \bar{Q}_2$		0.40		V	-55°C	0°C	4.75V	2.0V				8.0mA	8, 12
A-3		0.40			V	+25°C	+25°C	5.0V	2.0V				8.0mA	8, 12
A-4		0.40			V	+125°C	+75°C	4.75V	2.0V				8.0mA	8, 12
C-1	"0" INPUT CURRENT $J_1, J_2, K_1, K_2$		-2.4		mA	-55°C	0°C	5.25V						
A-3			-2.4		mA	-25°C	-25°C	5.25V					0.40V	
C-1			-2.4		mA	-125°C	+75°C	5.25V					0.40V	
C-1	"0" INPUT CURRENT RESET <sub>1</sub> , RESET <sub>2</sub>		-2.0		mA	-55°C	0°C	5.25V	0.40V					
A-3			-2.0		mA	+25°C	+25°C	5.25V	0.40V				0.40V	
C-1			-2.0		mA	-125°C	+75°C	5.23V	0.40V					
C-1	"0" INPUT CURRENT $C_{P1}, C_{P2}$ (CLOCK)		-10		µA	+25°C	-25°C	5.25V					0.40V	
A-3			-10		µA	+25°C	-25°C	5.25V					0.40V	
A-3			-10		µA	+125°C	+75°C	5.25V					0.40V	
A-1	"1" INPUT CURRENT $J_1, J_2, K_1, K_2, \bar{Q}_1, \bar{Q}_2, \text{RESET}_1, \text{RESET}_2$		25		µA	+125°C	+75°C	5.0V	4.5V				4.5V	4.5V
A-4	"1" INPUT CURRENT $C_{P1}, C_{P2}$ (CLOCK)		25		µA	+125°C	+75°C	5.0V					4.5V	
A-2	POWER CONSUMPTION (Per Binary)		0.4		mW	+25°C	+25°C	5.25V						
A-2	OUTPUT SHORT CIRCUIT CURRENT $\bar{Q}_1, \bar{Q}_2$ ONLY	-20	-70		mA	+25°C	+25°C	5.0V	0V				0V	
C-1	INPUT LATCH VOLTAGE $J_1, J_2, K_1, K_2, \text{RESET}_1, \text{RESET}_2$	5.5	6.0	5.0	V	+25°C	+25°C	5.0V	10mA				10mA	10mA
A-6			6.0		V	+25°C	+25°C	5.0V						
A-6	TURN-ON DELAY		35		ns	-25°C	-25°C	5.0V						D.C. F.O.-10
A-6	TURN-OFF DELAY		20		ns	+25°C	+25°C	5.0V						D.C. F.O.-10
A-6	TOGGLE RATE		25		MHz	+25°C	+25°C	5.0V						16
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V						A.C. F.O. 2
C-2	INPUT CAPACITANCE $J_1, J_2, K_1, K_2, \text{RESET}_1, \text{RESET}_2$		3.0		pf	+25°C	+25°C	5.0V	2.0V				2.0V	2.0V
C-2	INPUT CAPACITANCE $C_{P1}, C_{P2}$ (CLOCK)		50		pf	+25°C	+25°C							7
A-6	CLOCK MODE HOLDING TEST		10		ns	+25°C	+25°C	5.0V		PULSE				16
A-6	CLOCK MODE SWITCHING TEST		50		ns	+25°C	+25°C	5.0V		PULSE				16

### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. 1 - 1MHz,  $V_{AC} = 25mV_{rms}$ . All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- One DC fan-out is defined as 0.8mA
- One AC fan-out is defined as 50pf.
- Momentarily apply zero volts to  $\bar{Q}$  and  $V_{CC}$  to  $Q$  to ensure state of the binary element prior to test measurement.
- To test "1" INPUT CURRENT AND LATCH VOLTAGE RATING for J and RESET, ensure  $Q = "0"$ . To test "1" INPUT CURRENT and LATCH VOLTAGE RATING for K, ensure  $\bar{Q} = "0"$ .
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



### BASIC CIRCUIT SCHEMATIC





## 8827 DUAL J-K BINARY

The 8827 is a Dual J-K Binary especially suited to high-speed parallel load counter and shift register applications. The clock and asynchronous reset inputs on the two binaries are common to allow separate Q,  $\bar{Q}$ , SD (asynchronous set) and J and K. The SD/RD lines may be activated regardless of the state of the clock.


The clock input of the 8827 is capacitively coupled;

clocking is effected on the negative-going transition of the clock pulse. All elements in the 8000 Series are characterized for AC fan-out to assure compatible operation under worst case conditions.

Table 1-5 of Section 1 summarizes AC loading guarantees for the 8827.

Section 4 provides detailed usage suggestions and applications.

### BASIC CIRCUIT SCHEMATIC




TRUTH TABLE


$J_n$	$K_n$	$Q_{n+1}$	$\bar{S}_D$	$\bar{R}_D$	$Q$
0	0	$Q_n$	1	1	$Q$
1	0	1	1	0	0
0	1	0	0	1	1
1	1	$\bar{Q}_n$	0	0	†

n is time prior to clock  
 n-1 is time following clock  
 † = both outputs in "1" state

### A PACKAGE



### J PACKAGE



8827

### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 14)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS										
		MIN.	TYP.	MAX.	UNITS	TEMP. S8827	TEMP. N8827	V <sub>CC</sub>	RESET	SET	CLOCK	J	K	OUTPUT	NOTES	
A-5	"1" OUTPUT VOLTAGE Q <sub>1</sub> , Q <sub>2</sub>	2.6			V	-55°C	0°C	4.75V	2.0V	0.8V				-250µA	8	
A-3		2.8			V	+25°C	+25°C	5.00V	2.0V	0.8V				-250µA	8	
A-4		2.6			V	+125°C	+75°C	4.75V	2.0V	0.7V				-250µA	8	
A-5	"1" OUTPUT VOLTAGE Q̄ <sub>1</sub> , Q̄ <sub>2</sub>	2.6			V	-55°C	0°C	4.75V	0.8V	2.0V				-250µA	8	
A-3		2.8			V	+25°C	+25°C	5.00V	0.8V	2.0V				-250µA	8	
A-4		2.6			V	+125°C	+75°C	4.75V	0.7V	2.0V				-250µA	8	
A-5	"0" OUTPUT VOLTAGE Q <sub>1</sub> , Q <sub>2</sub>	0.4			V	-55°C	0°C	4.75V	0.9V	2.0V				8.0mA	9	
A-3		0.4			V	+25°C	+25°C	5.00V	0.8V	2.0V				5.0mA	9	
A-4		0.4			V	+125°C	+75°C	4.75V	0.7V	2.0V				8.0mA	9	
A-5	"0" OUTPUT VOLTAGE Q̄ <sub>1</sub> , Q̄ <sub>2</sub>	0.4			V	-55°C	0°C	4.75V	2.0V	0.8V				8.0mA	9	
A-3		0.4			V	+25°C	+25°C	5.00V	2.0V	0.8V				8.0mA	9	
A-4		0.4			V	+125°C	+75°C	4.75V	2.0V	0.7V				8.0mA	9	
C-1	"0" INPUT CURRENT J <sub>1</sub> , K <sub>1</sub> , J <sub>2</sub> , K <sub>2</sub>	-0.1	-2.4		mA	-55°C	0°C	5.25V						0.4V	0.4V	
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V						0.4V	0.4V	
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V						0.4V	0.4V	
C-1	"0" INPUT CURRENT RESET	-0.1	-4.0		mA	-55°C	0°C	5.25V	0.4V							
A-3		-0.1	-4.0		mA	+25°C	+25°C	5.25V	0.4V							
C-1		-0.1	-4.0		mA	+125°C	+75°C	5.25V	0.4V							
C-1	"0" INPUT CURRENT SET <sub>1</sub> , SET <sub>2</sub>	-0.1	-2.0		mA	-55°C	0°C	5.25V	0.4V							
A-3		0.1	-2.0		mA	+25°C	+25°C	5.25V	0.4V							
C-1		-0.1	-2.0		mA	+125°C	+75°C	5.25V	0.4V							
C-1	"0" INPUT CURRENT CLOCK	-0.1	-20		µA	-55°C	0°C	5.25V						0.4V		
A-3		-0.1	-20		µA	+25°C	+25°C	5.25V						0.4V		
C-1		-0.1	-20		µA	+125°C	+75°C	5.25V						0.4V		
A-4	"1" INPUT CURRENT J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> , SET <sub>1</sub> , SET <sub>2</sub>		25		µA	+125°C	+75°C	5.00V		4.5V				4.5V	4.5V	
A-4	"1" INPUT CURRENT RESET		50		µA	+125°C	+75°C	5.00V		4.5V						
A-4	"1" INPUT CURRENT CLOCK		50		µA	+125°C	+75°C	5.00V						4.5V		
A-2	POWER CONSUMPTION (Per Binary)		64		mW	+25°C	+25°C									
A-2	OUTPUT SHORT CIRCUIT CURRENT Q <sub>1</sub> , Q <sub>2</sub>	-20	-70		mA	+25°C	+25°C	5.00V	0V						0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT Q̄ <sub>1</sub> , Q̄ <sub>2</sub>	-20	-70		mA	+25°C	+25°C	5.00V	0V						0V	
C-1	INPUT LATCH VOLTAGE J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> , RESET, SET <sub>1</sub> , SET <sub>2</sub> , CLOCK	5.5	5.0		V	+25°C	+25°C	5.00V	10mA	10mA						12, 13
A-6	TURN-ON DELAY		35		ns	+25°C	+25°C	5.00V								D.C.F.O=10
A-6	TURN-OFF DELAY		20		ns	+25°C	+25°C	5.00V								D.C.F.O=10
A-6	TOGGLE RATE	25			MHz	+25°C	+25°C	5.00V								15
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V								A.C.F.O=2
C-2	INPUT CAPACITANCE J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> , SET <sub>1</sub> , SET <sub>2</sub>		3.0		pF	+25°C	+25°C	5.00V		2.0V						7
C-2	INPUT CAPACITANCE RESET		6.0		pF	+25°C	+25°C	5.00V		2.0V						7
C-2	INPUT CAPACITANCE CLOCK		100		pF	+25°C	+25°C	5.00V								7
A-6	CLOCK MODE HOLDING TEST		10		ns	+25°C	+25°C	5.00V			PULSE					15
A-6	CLOCK MODE SWITCHING TEST		50		ns	+25°C	+25°C	5.00V			PULSE					15

### NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pins tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each element independently.
- Capacitance as measured on Bonton Electronic Corporation Model 75A-58 Capacitance Bridge or equivalent. F = 1 MHz, V<sub>AC</sub> = 25 mV<sub>rms</sub>. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>CC</sub>.
- One DC fan-out is defined as 0.8 mA.
- One AC fan-out is defined as 50 pF.
- To test "1" INPUT CURRENT and LATCH VOLTAGE RATING for J and RESET, ensure Q = "0". To test "1" INPUT CURRENT and LATCH VOLTAGE RATING for K and SET, ensure Q = "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



## 8828 DUAL D BINARY

The 8828 is a Dual Delay (D) Binary which responds to the positive-going transition of the clock pulse. Each binary has one synchronous logic input (D), a clock line, complementary outputs, and asynchronous set and reset lines. The logic level defined at the D input, prior to activation of the clock, appears at the Q output upon activation of the clock.

The delay binary is ideally suited for general application in shift registers and ripple counters.

Detailed usage rules and suggested applications for the 8828 may be found in Section 4 of the handbook.

### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)


ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS								
		MIN.	TYP.	MAX.	UNITS	TEMP. 8828	TEMP. 8828	V <sub>cc</sub>	RESET	SET	CLOCK	D	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE (Q <sub>1</sub> , Q <sub>2</sub> )	2.6	2.8		V	-55°C	0°C	4.75V	2.0V	0.8V			-500μA	7
A-3		2.8	3.1		V	+25°C	+25°C	5.0V	2.0V	0.8V			-500μA	7
A-4		2.6	3.4		V	-125°C	+75°C	4.75V	2.0V	0.8V			-500μA	7
A-5	"1" OUTPUT VOLTAGE (Q̄ <sub>1</sub> , Q̄ <sub>2</sub> )	2.6	2.8		V	-55°C	0°C	4.75V	0.8V	2.0V			-500μA	7
A-3		2.8	3.1		V	+25°C	+25°C	5.0V	0.8V	2.0V			-500μA	7
A-4		2.6	3.4		V	-125°C	+75°C	4.75V	0.8V	2.0V			-500μA	7
A-5	"0" OUTPUT VOLTAGE (Q <sub>1</sub> , Q <sub>2</sub> )	0.30	0.40		V	-55°C	0°C	4.75V	0.8V	2.0V			16mA	8
A-3		0.30	0.40		V	+25°C	+25°C	5.0V	0.8V	2.0V			16mA	8
A-4		0.30	0.40		V	+125°C	+75°C	4.75V	0.8V	2.0V			16mA	8
A-5	"0" OUTPUT VOLTAGE (Q̄ <sub>1</sub> , Q̄ <sub>2</sub> )	0.30	0.40		V	-55°C	0°C	4.75V	2.0V	0.8V			16mA	8
A-3		0.30	0.40		V	+25°C	+25°C	5.0V	2.0V	0.8V			16mA	8
A-4		0.30	0.40		V	-125°C	+75°C	4.75V	2.0V	0.8V			16mA	8
C-1	"0" INPUT CURRENT (D <sub>1</sub> , D <sub>2</sub> )	-0.1	-1.3	-1.6	mA	-55°C	0°C	5.25V			0V	0.40V		
A-3		-0.1	-1.3	-1.6	mA	+25°C	5.25V				0V	0.40V		
C-1		-0.1	-1.3	-1.6	mA	-125°C	-75°C	5.25V			0V	0.40V		
C-1	"0" INPUT CURRENT (SET <sub>1</sub> , SET <sub>2</sub> )	-0.1	-2.5	-3.2	mA	-55°C	0°C	5.25V	0V	0.40V				9
A-3		-0.1	-2.5	-3.2	mA	+25°C	5.25V	0V	0.40V				9	9
C-1		-0.1	-2.5	-3.2	mA	-125°C	+75°C	5.25V	0V	0.40V				9
C-1	"0" INPUT CURRENT (CLOCK <sub>1</sub> , CLOCK <sub>2</sub> )	-0.1	-2.5	-3.2	mA	-55°C	0°C	5.25V			0.40V			
A-3		-0.1	-2.5	-3.2	mA	+25°C	5.25V				0.40V			
C-1		-0.1	-2.5	-3.2	mA	+125°C	+75°C	5.25V			0.40V			
C-1	"0" INPUT CURRENT (RESET <sub>1</sub> , RESET <sub>2</sub> )	-0.1	-3.3	-4.8	mA	-55°C	0°C	5.25V	0.40V	0V				10
A-3		-0.1	-3.3	-4.8	mA	+25°C	5.25V	0.40V	0V				10	10
C-1		-0.1	-3.3	-4.8	mA	-125°C	+75°C	5.25V	0.40V	0V				10
C-1	"1" INPUT CURRENT (D <sub>1</sub> , D <sub>2</sub> )	10	25	μA		-55°C	0°C	5.0V	0V			4.5V		
A-4		10	25	μA		+25°C	5.0V					4.5V		
C-1		10	25	μA		+125°C	+75°C	5.0V	0V			4.5V		
C-1	"1" INPUT CURRENT (SET <sub>1</sub> , SET <sub>2</sub> )	20	50	μA		-55°C	0°C	5.0V		4.5V				11
C-1		20	50	μA		+25°C	5.0V		4.5V				11	11
A-4		20	50	μA		+125°C	+75°C	5.0V	4.5V				11	
C-1	"1" INPUT CURRENT (CLOCK <sub>1</sub> , CLOCK <sub>2</sub> )	20	50	μA		-55°C	0°C	5.0V	0V		4.5V			
A-4		20	50	μA		+25°C	5.0V	0V	4.5V					
C-1		20	50	μA		+125°C	+75°C	5.0V	4.5V					
C-1	"1" INPUT CURRENT (RESET <sub>1</sub> , RESET <sub>2</sub> )	30	75	μA		-55°C	0°C	5.0V	4.5V	0V				12
C-1		30	75	μA		+25°C	5.0V	4.5V	0V				12	12
A-4		30	75	μA		+125°C	+75°C	5.0V	4.5V	0V				12
A-2	POWER CONSUMPTION (Per Binary)		60	mW		+25°C	+25°C	5.25V			0V	0V		
A-2	OUTPUT SHORT CIRCUIT CURRENT (Q <sub>1</sub> , Q <sub>2</sub> )	-10	-55	mA		+25°C	+25°C	5.0V		0V			0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT (Q̄ <sub>1</sub> , Q̄ <sub>2</sub> )	-10	-55	mA		+25°C	+25°C	5.0V	0V				0V	
C-1	INPUT LATCH VOLTAGE (D <sub>1</sub> , D <sub>2</sub> , CLOCK <sub>1</sub> , CLOCK <sub>2</sub> , CLEAR <sub>1</sub> , CLEAR <sub>2</sub> , PRESET <sub>1</sub> , PRESET <sub>2</sub> )	5.5			V	+25°C	+25°C	5.0V	10mA	10mA	10mA	10mA		13
A-6	TURN-ON DELAY		28	50	ns	+25°C	+25°C	5.0V					D.C.	
A-6	TURN-OFF DELAY		20	35	ns	+25°C	+25°C	5.0V					F.O. = 20	14, 16
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V					F.O. = 20	14, 16
C-2													A.C.	
C-2													F.O. = 6	16, 17

#### Notes:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- The SET input is specified at two standard loads because if Q = "1" when SET goes to "0", the output driving the SET line must be capable of sinking the current from 4 standard loads to make the flip-flop change state. Once the binary state is changed, less than 4 loads will be seen by the driving gate; i.e., when Q = "0".

- This test simulates worst case transient condition. If SET, RESET, DATA, CLOCK and Q = "1" prior to activating the RESET line, the gate driving RESET must be capable of sinking the current from 6 standard loads. Once the flip-flop changes state, i.e., Q = "0", less than 6 standard loads will be seen by the driving gate.
- To test "1" Input Current for SET input, momentarily ground SET to ensure Q = "1" and Q̄ = "0".
- To test "1" Input Current for RESET input, momentarily ground RESET to ensure Q = "0".
- This test guarantees operation free of input latch-up over the specified operating power supply range.
- One DC fan-out is defined as 0.8mA.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.
- One AC fan-out is defined as 50pf.

### A PACKAGE









### J PACKAGE



**8828**

### BASIC CIRCUIT SCHEMATIC





## 8829 HIGH SPEED J-K BINARY

The 8829 is a high speed, direct-coupled J-K Binary which responds to the negative transition (falling edge) of the clock pulse. For logic flexibility, three J and three K inputs and a synchronous  $\bar{S}ET$  and RESET control lines are provided.


To prevent system errors, the 8829 features clock skew tolerances approximately equal to the clock pulse width. This feature is the result of "lock-out" of the logic inputs on the positive transition of the

clock signal while the outputs are not activated until the negative transition of the clock signal.


The characterization of each logic element in the 8000 series includes loading rules for driving the 8829. A convenient summary of these DC loading rules is provided in Table 1-4, Section 1.

Detailed usage rules and application information may be found in Section 4.


### BASIC CIRCUIT SCHEMATIC



# A PACKAGE



# J PACKAGE



8829

## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 14)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	TEST LIMITS				TEST CONDITIONS											
		MIN.	TYP.	MAX.	UNITS	TEMP. S8829	TEMP. N8829	V <sub>cc</sub>	SET	RESET	DRIVEN INPUT	J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub>	K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub>	CLOCK	OUTPUT	NOTES	
A-5	"1" OUTPUT VOLTAGE (Q)	2.6		2.8	V	-55°C	0°C	4.75V	0.8V	2.0V					OV	-500μA	7
A-4		2.6		2.8	V	+25°C	+25°C	5.00V	0.8V	2.0V					OV	-500μA	7
A-5	"1" OUTPUT VOLTAGE (Q)	2.6		2.8	V	+125°C	+75°C	4.75V	0.8V	2.0V					OV	-500μA	7
A-3		2.6		2.8	V	+25°C	+25°C	5.00V	2.0V	0.8V					OV	-500μA	7
A-4		2.6		2.8	V	+125°C	-75°C	4.75V	2.0V	0.8V					OV	-500μA	7
A-5	"0" OUTPUT VOLTAGE (Q)		0.4	V	-55°C	0°C	4.75V	2.0V	0.8V					OV	16mA	8	
A-3			0.4	V	+25°C	-25°C	5.00V	2.0V	0.8V					OV	16mA	8	
A-1			0.4	V	+125°C	-75°C	4.75V	2.0V	0.8V					OV	16mA	8	
A-5	"0" OUTPUT VOLTAGE (Q)		0.4	V	-55°C	0°C	4.75V	0.8V	2.0V					OV	16mA	8	
A-3			0.4	V	+25°C	-25°C	5.00V	0.8V	2.0V					OV	16mA	8	
A-1			0.4	V	+125°C	+75°C	4.75V	0.8V	2.0V					OV	16mA	8	
C-1	"0" INPUT CURRENT (J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK)	-1.6		-1.6	mA	-55°C	0°C	5.25V			0.4V						11
A-3		-0.1		-1.6	mA	+25°C	+25°C	5.25V			0.4V						11
C-1				-1.6	mA	+125°C	+75°C	5.25V			0.4V						11
C-1	"0" INPUT CURRENT (S <sub>D</sub> , R <sub>D</sub> )		-4.8		mA	-55°C	0°C	5.25V			0.4V				OV		
A-3			-0.1		-4.8	mA	+25°C	+25°C	5.25V			0.4V			OV		
C-1				-4.8	mA	-125°C	-75°C	5.25V			0.4V			OV			
A-4	"1" INPUT CURRENT (J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK)		40		μA	+125°C	+75°C	5.00V			4.5V						
A-4	"1" INPUT CURRENT (S <sub>D</sub> , R <sub>D</sub> )		80		μA	-125°C	+75°C	5.00V			4.5V				OV		
A-6	TURN-ON DELAY		50		ns	+25°C	+25°C	5.00V								D.C. F.O. = 20	15
A-6	TURN-OFF DELAY		50		ns	+25°C	+25°C	5.00V								D.C. F.O. = 20	15
A-6	TOGGLE RATE	15		50	mHz	-25°C	+25°C	5.00V									15
C-2	OUTPUT FALL TIME			10	ns	-55°C	-55°C	4.75V								A.C. F.O. = 10, 15	10, 15
	INPUT SET-UP TIME			10	ns	+25°C	+25°C	5.00V								13, 15	13, 15
	INPUT TIME, T <sub>X</sub>				ns	-25°C	+25°C	5.00V								13, 15	
C-2	INPUT CAPACITANCE (J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK)		3.0		pf	+25°C	+25°C	5.00V			2.0V						6
C-2	INPUT CAPACITANCE (S <sub>D</sub> , R <sub>D</sub> )		6.0		pf	+25°C	+25°C	5.00V			2.0V						6
A-2	POWER CONSUMPTION		75	132	mW	+25°C	+25°C	5.00V							OV		
C-1	INPUT LATCH VOLTAGE ALL INPUTS		5.5		V	+25°C	+25°C	5.00V				10mA					
A-2	OUTPUT SHORT CIRCUIT CURRENT Q	-20		-70	mA	+25°C	+25°C	5.00V	OV		OV				OV		
	CIRCUIT CURRENT Q	-20		-70	mA	+25°C	+25°C	5.00V			OV				OV		

## NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Capacitance as measured on Bonton Electronic Corporation Model 75A-58 Capacitance Bridge or equivalent. f = 1 MHz, V<sub>ac</sub> = 25mV<sub>rms</sub>. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Input current measurements at J<sub>1</sub>, J<sub>2</sub>, J<sub>3</sub> require that Clock = 0V and R<sub>D</sub> be momentarily grounded. Input current measurements at K<sub>1</sub>, K<sub>2</sub>, K<sub>3</sub> require that Clock = 0V and S<sub>D</sub> be momentarily grounded.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Since logic "lock-out" occurs on the positive going transition of the clock pulse, the logic level present prior to that edge of the clock need only remain present for an additional 10ns (typ.). The logic inputs need not be stabilized again until 10ns (typ.) prior to the next positive transition of the clock. The clock skew tolerance is therefore typically the clock pulse width minus 10ns.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



## 8840 DUAL EXPANDABLE AND-OR-INVERT GATE

The 8840 Expandable AND-OR-INVERT Gate may be used to implement the Exclusive-OR, NOR, or any AND-OR-INVERT function. It is designed for highest switching speed while maintaining high fan-out and noise margin.

Nodes are provided at the collector and emitter of the second stage pair. This allows expansion of the number of input AND terms and hence increased system usefulness.


The compatibly characterized 8806 Expander is recommended for expansion of the 8840. See correlation table, opposite page.

Low output impedance in the "1" and "0" output states ensures maximum AC noise immunity at the output.

General areas of application for the 8840 include half and full adders, digital comparators, and AND-OR control logic for inputs to binary clock steering lines.



Detailed usage rules and specific applications are provided in Section 4 of this handbook.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 19)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. 8840	TEMP. 8840	V <sub>cc</sub>	DRIVEN AND INPUTS	OTHER AND INPUTS	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V		-500μA	8, 14, 21
A-3		2.8			V	+25°C	3.0V	0.8V			-500μA	8, 14, 21
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V		-500μA	8, 14, 21
A-5	"0" OUTPUT VOLTAGE		0.40		V	-55°C	0°C	4.75V	2.0V		16mA	9, 12, 14
A-3			0.40		V	+25°C	5.0V	2.0V			16mA	9, 12, 14
A-4			0.40		V	+125°C	+75°C	4.75V	2.0V		16mA	9, 12, 14
C-1	"0" INPUT CURRENT	-0.1	-1.6		mA	-55°C	0°C	5.25V	0.40V			13, 14
A-3		-0.1	-1.6		mA	+25°C	5.25V	0.40V				13, 14
C-1		-0.1	-1.6		mA	+125°C	+75°C	5.25V	0.40V			13, 14
A-4	"1" INPUT CURRENT		25		μA	+125°C	+75°C	5.0V	4.5V	0V		14, 15
A-6	TURN-ON DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20	10, 22
A-6	TURN-OFF DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20	10, 22
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V			A.C. F.O. = 6	11, 22
C-2	INPUT CAPACITANCE		3.0		pf	+25°C	+25°C	5.0V	2.0V			7
A-2	POWER CONSUMPTION "0" (Per Gate)		37.3		mW	+25°C	+25°C	5.25V				14, 16
A-2	"1"		17.9		mW	+25°C	+25°C	5.25V	0V			14, 18
C-1	INPUT LATCH VOLTAGE RATING	6.0		-70	V	+25°C	+25°C	5.0V	10mA	0V		
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20			mA	+25°C	+25°C	5.0V	0V		0V	



8840




## CORRELATION TABLE (8806)

ACCEPTANCE TEST SUB-GROUP	TEST NO.	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
			MIN.	TYP.	MAX.	UNITS	TEMP. SS806 N8806	V <sub>CC</sub>	V <sub>C</sub>	V <sub>E</sub>	OUTPUTS	
A-2	1	"0" INPUT CURRENT AT V <sub>C</sub>	-2.2		-3.65	mA	+25°C	4.75V	1.25V		20	
A-2	2	TURN-ON VOLTAGE AT V <sub>E</sub>			0.85	V	+25°C	4.75V	1.25V	2.5 mA	8, 21	
A-2	3	"0" OUTPUT VOLTAGE			0.40	V	+25°C	4.75V	1.25V	2.5 mA	8, 20	
A-2	4	"1" OUTPUT VOLTAGE	2.8			V	+25°C	5.0V	-200μA	1500μA	8, 21	
A-2	5	"1" OUTPUT VOLTAGE	2.8			V	+25°C	5.0V	-200μA	0.59V	-500μA	8, 21

### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Brontec Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, Vac = 25mVrms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to V<sub>CC</sub>.
- Output sink current is supplied through a resistor to ground.
- One DC fan-out is defined as 0.8mA.
- AC fan-out is defined as 50pf.
- To measure "0" output voltage, apply 2.0V to the input terminals of one of the input AND gates and apply zero volts to the input terminals of the associated input AND gate. Reverse the input conditions and repeat the measurement.

- To test "0" input current apply 0.4V to terminal under test and apply 5.25V to the remaining terminal of that input AND gate. Apply 5.25V to the input terminals of the associated input AND gate.
- Expander terminals are left electrically open.
- To test "1" input current apply 4.5V to one input terminal of the input AND gate and apply zero volts to the other input terminal of that input AND gate. Apply 0V to the input terminals of the associated input AND gate.
- To test output "1" power consumption, apply zero volts to both input terminals of each input AND gate.
- To test input latch voltage rating, apply 10mA to one input terminal of the input AND gate and apply zero volts to the other input terminal of the input AND gate. Apply zero volts to the input terminals of the associated input AND gate.
- This test guarantees operation free of input latch-up over the specified operating voltage supply range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Apply zero volts to both input terminals of the associated input AND gates.
- Apply 0.8V to both input terminals of the associated input AND gates.
- Detailed test conditions for AC testing are in Section 3.





## 8848 EXPANDABLE AND-OR-INVERT GATE

The 8848 Expandable AND-OR-INVERT Gate is designed for the highest switching speed while maintaining high fan-out and noise margin.


Nodes are provided at the collector and emitter of the second stage. This allows expansion of the number of input AND terms and hence increased system usefulness.

The compatibly characterized 8806 expander is recommended for expansion of the 8848. See correlation table, opposite page.

Low output impedance in the "1" and "0" output states ensures maximum AC noise immunity at the output. General areas of application for the 8848 include half and full adders, digital comparators and AND-OR control logic for inputs to binary clock steering lines.



Detailed usage rules and specific applications are provided in Section 4 of this handbook.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 19)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. 8848	TEMP. 8848	Vee	DRIVEN AND INPUTS	OTHER AND INPUTS	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V		-500µA	8, 14, 21
A-3		2.8			V	+25°C	+25°C	5.0V	0.8V		500µA	8, 14, 21
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V		-500µA	8, 14, 21
A-5	"0" OUTPUT VOLTAGE		0.40		V	-55°C	0°C	4.75V	2.0V	2.0V	16mA	9, 12, 14
A-3			0.40		V	+25°C	+25°C	5.0V	2.0V	2.0V	16mA	9, 12, 14
A-4			0.40		V	+125°C	+75°C	4.75V	2.0V	2.0V	16mA	9, 12, 14
C-1	"0" INPUT CURRENT	-0.1	-1.6		mA	-55°C	0°C	5.25V	0.40V			13, 14
A-3		-0.1	-1.6		mA	+25°C	+25°C	5.25V	0.40V			13, 14
C 1		-0.1	-1.6		mA	+125°C	+75°C	5.25V	0.40V			13, 14
A-4	"1" INPUT CURRENT		25		µA	+125°C	+75°C	5.0V	4.5V	0V		14, 15
A-6	TURN-ON DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20	10, 22
A-6	TURN-OFF DELAY		13		ns	+25°C	+25°C	5.0V			D.C. F.O. = 20	10, 22
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V			A.C. F.O. = 6	11, 22
C-2	INPUT CAPACITANCE		0.0		pf	+25°C	-25°C	5.0V	2.0V			7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)	48.8			mW	+25°C	-25°C	5.25V				14, 16
A-2	OUTPUT "1"	35.7			mW	+25°C	+25°C	5.25V	0V			
C-1	INPUT LATCH VOLTAGE RATING	6.0		-70	V	+25°C	-25°C	5.0V	10mA	0V		14, 17, 18
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20			mA	+25°C	+25°C	5.0V	0V		0V	



8848

### CORRELATION TABLE (8806)

ACCEPTANCE TEST SUB-GROUP	TEST NO.	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
			MIN.	TYP.	MAX.	UNITS	TEMP. S8806 N8806	V <sub>cc</sub>	V <sub>c</sub>	V <sub>e</sub>	OUTPUTS	NOTES
A-2	1	"0" INPUT CURRENT AT V <sub>c</sub>	-2.2		-3.65	mA	+25°C	4.75V	1.25V	2.5mA	16mA	20
A-2	2	TURN-ON VOLTAGE AT V <sub>e</sub>			0.85	V	-25°C	4.75V	1.25V	2.5mA	16mA	9, 21
A-2	3	"0" OUTPUT VOLTAGE			0.40	V	+25°C	4.75V	1.25V	2.5mA	16mA	9, 20
A-2	4	"1" OUTPUT VOLTAGE	2.8			V	+25°C	5.0V	-200μA	+500μA	-500μA	8, 21
A-2	5	"1" OUTPUT VOLTAGE	2.8			V	+25°C	5.0V	-200μA	0.59V	-500μA	8, 21

### Notes:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased. Measurements apply to each gate element independently.
6. Capacitance was measured on Bronton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1MHz, V<sub>AC</sub> = 25mV<sub>rms</sub>. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V<sub>cc</sub>.
9. One DC fan-out is defined as 0.8mA.
10. One AC fan-out is defined as 30pf.
11. To measure "0" output voltage, apply 2.0V to the input terminals of one of the input AND gates and apply zero volts to the input terminals of the associated input AND gates. Reverse the input conditions and repeat the measurement.
12. To test "0" input current, apply 0.4V to terminal under test and apply 5.25V to the remaining terminal of that input AND gate. Apply 5.25V to the input terminals of the associated input AND gates.
13. To test "1" power consumption, apply zero volts to both input terminals of each input AND gate.
14. Expander terminals are left electrically open.
15. To test "1" input current apply +5V to one input terminal of the input AND gate and apply zero volts to the other input terminal of that input AND gate. Apply 0V to the input terminals of the associated input AND gates.
16. To test output "1" power consumption, apply zero volts to both input terminals of each input AND gate.
17. To test input latch voltage rating, apply 10mA to one input terminal of the input AND gate and apply zero volts to the other input terminal of the input AND gate. Apply zero volts to the input terminals of the associated input AND gates.
18. This test guarantees operation free of input latch-up over the specified operating voltage supply range.
19. Manufacturer reserves the right to make design and process changes and improvements.
20. Apply zero volts to the input terminals of the associated input AND gates.
21. Apply 0.8V to the input terminals of the associated input AND gates.
22. Detailed test conditions for AC testing are in Section 3.



## 8855 DUAL 4-INPUT DRIVER


The 8855 is a Dual 4-Input Driver designed specifically for use in applications requiring high fan-out to either AC or DC loads. This device implements the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "0").

An active output structure provides high AC noise immunity due to its low output impedance in both the "1" and "0" output states. This output configuration is particularly suited for driving high capacitive loads such as those encountered in high fan-out situations and line driving applications.

Output short circuit protection is provided by a current limiting resistor.

Section 4 of this handbook provides usage rules and applications information for this element.

### BASIC CIRCUIT SCHEMATIC




### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. S8855	TEMP. N8855	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V		-1.5mA
A-3		2.8			V	+25°C	+25°C	5.0V	0.8V		-1.5mA
A-4		2.6			V	-125°C	+75°C	4.75V	0.8V		-1.5mA
A-3	"0" OUTPUT VOLTAGE		0.40		V	-55°C	0°C	4.75V	2.0V	2.0V	48mA
A-3			0.40		V	+25°C	+25°C	5.0V	2.0V	2.0V	48mA
A-4			0.40		V	-125°C	+75°C	4.75V	2.0V	2.0V	48mA
C-1	"0" INPUT CURRENT	-0.1	-1.6		mA	-55°C	0°C	5.25V	0.40V	5.25V	
A-3		-0.1	-1.6		mA	+25°C	+25°C	5.25V	0.40V	5.25V	
C-1		-0.1	-1.6		mA	-125°C	+75°C	5.25V	0.40V	5.25V	
A-4	"1" INPUT CURRENT		25		µA	-125°C	+75°C	5.0V	4.5V	0V	
A-6	TURN-ON DELAY		15		ns	+25°C	+25°C	5.0V			D.C. F.O.=60
A-6	TURN-OFF DELAY		15		ns	+25°C	+25°C	5.0V			D.C. F.O. = 60
C-2	OUTPUT FALL TIME		50		ns	-55°C	0°C	4.75V			A.C. F.O.=10
C-2	INPUT CAPACITANCE		3.0		pF	+25°C	+25°C	5.0V	2.0V		
A-2	POWER CONSUMPTION "0"	56.8			mW	+25°C	+25°C	5.25V			
A-2	(Per Gate) "1"	14.7			mW	+25°C	+25°C	5.25V	0V		
C-1	INPUT LATCH VOLTAGE RATING	6.0			V	+25°C	+25°C	5.0V	10mA	0V	
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20		-80	mA	+25°C	+25°C	5.0V	0V		0V


#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, V<sub>ac</sub> = 25mV<sub>rms</sub>. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.




A PACKAGE



J PACKAGE




8855






## 8881 QUAD 2-INPUT NAND GATE

A F PACKAGE



J PACKAGE




The 8881 is a Quad 2-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8881 in collector-logic (wired-AND) and similar applications. Proper pull-up-resistor selection will allow as many as 50 outputs to be tied together.

Collector-logic, using the 8881, can provide increased system flexibility and lower system cost due to reduced component count.

Section 4 of this handbook provides detailed usage rules and collector-logic information for this element.

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. SS881	TEMP. N8881	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	NOTES
A-4	"1" OUTPUT LEAKAGE CURRENT			25	µA	+125°C	+75°C	5.0V	0.6V		8
A-5	"0" OUTPUT VOLTAGE			0.4	V	-55°C	0°C	4.75V	2.0V	2.0V	9
A-3				0.4	V	+25°C	+25°C	5.0V	2.0V	2.0V	9
A-4				0.4	V	+125°C	+75°C	4.75V	2.0V	2.0V	9
C-1	"0" INPUT CURRENT	-0.1		-1.6	mA	-55°C	0°C	5.25V	0.4V	5.25V	
A-3		-0.1		-1.6	mA	+25°C	+25°C	5.25V	0.4V	5.25V	
C-1		-0.1		-1.6	mA	+125°C	+75°C	5.25V	0.4V	5.25V	
A-4	"1" INPUT CURRENT			25	µA	+125°C	+75°C	5.0V	4.5V	0V	
A-6	TURN-ON DELAY			20	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20 10, 14
A-6	TURN-OFF DELAY			30	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20 10, 14
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V			A.C.F.O. = 8 11, 14
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V		7
A-2	POWER CONSUMPTION (Per Gate)			31	mW	+25°C	+25°C	5.25V			
	OUTPUT "0"			8.9	mW	+25°C	+25°C	5.25V	0V		
C-1	INPUT LATCH VOLTAGE RATING			6.0	V	+25°C	-25°C	5.0V	10mA	0V	12

### NOTES:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Bonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1MHz, V<sub>ac</sub> = 25mVrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Connect an external 1K 1% resistor from V<sub>cc</sub> to the output terminal for this test.
- Output sink current is supplied through a resistor V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.



## 8H16 DUAL 4-INPUT NAND GATE 8H70 TRIPLE 3-INPUT NAND GATE 8H80 QUAD 2-INPUT NAND GATE

These gate elements are all designed for ultra-high switching speed while maintaining high fan-out and noise margin. All of the 8H00 gates perform the NAND function for positive logic (highest voltage level = "1") and the NOR function for negative logic (lowest voltage level = "0").

The output structure utilizes a totem-pole arrangement which employs a Darlington Pair for active pull-up. This configuration provides extremely low output impedance for the "1" output state. As a result, switching times are relatively insensitive to capacitive loads when compared to single transistor active pull-ups. The saturating output switching transistor provides a low impedance driving source in the output "0" state, enhancing turn-on times and providing high fan-out capability.




### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. SSH16 SSH70 SSH80	TEMP. SSH16 SSH70 SSH80	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V		-750μA	8
A-3		2.8			V	+25°C	-25°C	5.00V	0.8V		-750μA	8
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V		-750μA	8
A-5	"0" OUTPUT VOLTAGE		0.1		V	-55°C	0°C	4.75V	2.0V	2.0V	24mA	9
A-3			0.1		V	+25°C	-25°C	5.00V	2.0V	2.0V	24mA	9
A-4			0.4		V	+125°C	+75°C	4.75V	2.0V	2.0V	24mA	9
C-1	"0" INPUT CURRENT	-0.1	-2.4		mA	-55°C	0°C	5.25V	0.4V	5.25V		
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0.4V	5.25V		
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0.4V	5.25V		
A-4	"1" INPUT CURRENT		50		μA	+125°C	+75°C	5.00V	4.5V	0V		D.C.
A-6	TURN-ON DELAY	7.0	10	ns		+25°C	+25°C	5.00V				F.O. = 30
	TURN-ON DELAY	7.0	10	ns		+25°C	+25°C	5.00V				D.C.
A-6	TURN-OFF DELAY	7.0	10	ns		+25°C	+25°C	5.00V				F.O. = 3
	TURN-OFF DELAY	7.0	10	ns		+25°C	+25°C	5.00V				D.C.
C-2	OUTPUT FALL TIME		50	ns		-55°C	0°C	4.75V				A.C.
	INPUT CAPACITANCE	2.0		pF		-25°C	+25°C	5.00V	2.0V			F.O. = 6
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)		46.2	mW		-25°C	+25°C	5.25V				7
A-2	POWER CONSUMPTION OUTPUT "1"	21		mW		-25°C	+25°C	5.25V	0V			
A-2	INPUT LATCH VOLTAGE RATING	6.0		V		+25°C	+25°C	5.00V	10mA	0V		12
A-2	OUTPUT SHORT CIRCUIT CURRENT	-40	-80	mA		+25°C	+25°C	5.00V	0V		0V	


#### NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Rontoon Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mVrms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{cc}$ .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section III.

A PACKAGE




J PACKAGE






## 8890 / 8891 HEX INVERTER

A AND F PACKAGE



Q PACKAGE



### DESCRIPTION

The 8890 HEX INVERTER provides high switching speed while maintaining high fan-out and noise margin.


The Totem-Pole output structure provides extremely low output impedance which provides high AC noise immunity. The saturating output switching transistor provides a low impedance driving source in the "0" output state enhancing turn-on times and providing high fan-out capability.

Output short-circuit protection is provided by a current limiting resistor.

The 8891 HEX INVERTER provides high switching speed while maintaining high fan-out and noise margin.

The bare collector output allows collector logic (WIRED-AND) to be easily implemented.

### CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5, & 10)

8890

ACCEPTANCE TEST SUBGROUP	CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
		MIN	TYP	MAX	UNIT	TEMP °C S N	V <sub>cc</sub> (Volts)	DRIVEN INPUT	OUTPUTS	
A-5	"1" Output Voltage	2.6	—	—	V	-55 0	4.75	0.8V	-500μA	6
A-3		2.8	—	—	V	+25 +25	5.00	0.8V	-500μA	6
A-4		2.6	—	—	V	+125 +75	4.75	0.8V	-500μA	6
A-5	"0" Output Voltage	—	—	0.4	V	-55 0	4.75	2.0V	16mA	7
A-3		—	—	0.4	V	+25 +25	5.00	2.0V	16mA	7
A-4		—	—	0.4	V	+125 +75	4.75	2.0V	16mA	7
C-1	"0" Input Current	-0.1	—	-1.6	mA	-55 0	5.25	0.4V	—	—
A-3		-0.1	—	-1.6	mA	+25 +25	5.25	0.4V	—	—
C-1		-0.1	—	-1.6	mA	+125 +75	5.25	0.4V	—	—
A-4	"1" Input Current	—	—	25	μA	+125 +75	5.00	4.5V	—	—
A-6	Turn-On Delay	—	—	15	ns	+25 +25	5.00	—	DCFO = 20	8, 13
A-6	Turn-Off Delay	—	—	22	ns	+25 +25	5.00	—	DCFO = 20	8, 13
C-2	Output Fall Time	—	—	50	ns	-55 0	4.75	—	ACFO = 6	9, 13
A-2	Power/Current Consumption Per Inverter: Output "0"	—	—	31/6	mW/mA	+25 +25	5.25	—	—	—
A-2	Per Inverter: Output "1"	—	—	9/1.7	mW/mA	+25 +25	5.25	0V	—	—
A-2	Input Latch Voltage	6.0	—	—	V	+25 +25	5.00	10mA	—	11
A-2	Output Short Circuit Current	-20	—	-70	mA	+25 +25	5.00	0V	-12mA	—
A-2	Input Clamp Voltage	—	—	1.5	V	+25 +25	5.00	-12mA	—	—

8891

A-4	"1" Output Leakage Current	—	—	250	μA	+125 +75	5.00	0.8V	—	12
A-5	"0" Output Voltage	—	—	0.4	V	-55 0	4.75	2.0V	16mA	7
A-3		—	—	0.4	V	+25 +25	5.00	2.0V	16mA	7
A-4		—	—	0.4	V	+125 +75	4.75	2.0V	16mA	7
C-1	"0" Input Current	-0.1	—	-1.6	mA	-55 0	5.25	0.4V	—	—
A-3		-0.1	—	-1.6	mA	+25 +25	5.25	0.4V	—	—
C-1		-0.1	—	1.6	mA	+125 +75	5.25	0.4V	—	—
A-4	"1" Input Current	—	—	25	μA	+125 +75	5.00	4.5V	—	—
A-6	Turn-On Delay	—	—	15	ns	+25 +25	5.00	—	DCFO = 20	8, 13
A-6	Turn-Off Delay	—	—	45	ns	+25 +25	5.00	—	DCFO = 20	8, 13
A-2	Power Current Consumption Per Inverter: Output "0"	—	—	31/6	mW/mA	+25 +25	5.25	—	—	—
A-2	Per Inverter: Output "1"	—	—	9/1.7	mW/mA	+25 +25	5.25	0V	—	—
A-2	Input Latch Voltage	6.0	—	—	V	+25 +25	5.00	10mA	—	11
A-2	Input Clamp Voltage	—	—	1.5	V	+25 +25	5.00	-12mA	—	—

SIGNETICS

**DCL**

INTEGRATED CIRCUITS

## PRELIMINARY SPECIFICATIONS

**8H20 DUAL J-K BINARY ELEMENT****8H21 DUAL J-K BINARY ELEMENT****8H22 DUAL J-K BINARY ELEMENT**


The 8H20 is a high speed J-K Binary which uses stored charge techniques to effect the toggling action. This type of clocking technique provides all the advantages of level sensitive binaries and retains all the speed/power advantages of rate sensitive binaries. This binary is designed to toggle at frequencies from near DC to greater than 50MHz.

The change of state is caused by the negative logic transition of the clock input and is effectively carried out with a clock pulse width of 7ns minimum and up to a maximum 200ns fall time.

There is no hold time requirement for the inputs. This means that logic transitions to a logic "1" or "0" can occur coincidentally with the logic "1" transition of the clock input.


The logic states of the J and K inputs must be stable when the clock input reaches 2.0V. These must re-

## BASIC CIRCUIT SCHEMATIC




## A, F PACKAGE


8H21A



## 8H21Q Q. PACKAGES



## 8H20Q


**8H20**  
**8H21**  
**8H22**


## ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 14)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS								NOTES	
		MIN.	TYP.	MAX.	UNITS	TEMP. 8H21 8H22 8H22 8H22	TEMP. 8H21 8H22 8H22 8H22	V <sub>cc</sub>	$\bar{R}_D$	$\bar{S}_D$	J	K	CLOCK	OUTPUT	
A-5	"1" OUTPUT VOLTAGE (Q)	2.6	3.0		V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V	2.0V	0.8V	2.0V	0.8V	PULSE	1.0mA	7, 10, 17
A-3		2.8	3.2		V	+25°C	5.0V	2.0V	0.8V	2.0V	0.8V	0.8V	PULSE	1.0mA	7, 10, 17
A-4		2.6	3.0		V	+125°C	4.75V	2.0V	0.8V	2.0V	0.8V	0.8V	PULSE	1.0mA	7, 10, 17
A-5	"1" OUTPUT VOLTAGE (Q̄)	2.6	3.0		V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V	0.8V	2.0V	2.0V	0.8V	PULSE	1.0mA	7
A-3		2.8	3.2		V	+25°C	+25°C	5.0V	0.8V	2.0V	2.0V	0.8V	PULSE	1.0mA	7
A-1		2.6	3.0		V	+125°C	+75°C	4.75V	0.8V	2.0V	2.0V	0.8V	PULSE	1.0mA	7
A-5	"0" OUTPUT VOLTAGE (Q)	0.3	0.4		V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V	0.8V	2.0V	2.0V	0.8V	PULSE	24mA	8
A-3		0.3	0.4		V	+25°C	+25°C	5.0V	0.8V	2.0V	2.0V	0.8V	PULSE	24mA	8
A-4		0.3	0.4		V	+125°C	+75°C	4.75V	0.8V	2.0V	2.0V	0.8V	PULSE	24mA	8
A-5	"0" OUTPUT VOLTAGE (Q̄)	0.3	0.4		V	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V	2.0V	0.8V	2.0V	0.8V	PULSE	24mA	8, 10, 17
A-3		0.3	0.4		V	+25°C	+25°C	5.0V	0.8V	2.0V	2.0V	0.8V	PULSE	24mA	8, 10, 17
A-4		0.3	0.4		V	+125°C	+75°C	4.75V	2.0V	0.8V	2.0V	0.8V	PULSE	24mA	8, 10, 17
C-1	"0" INPUT CURRENT (CLOCK, 8H21 only)	-0.1	-4.8		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V		5.25V	5.25V	0.4V			
A-3		-0.1	-4.8		mA	+25°C	5.25V		5.25V	5.25V	0.4V				
C-1		-0.1	-4.8		mA	+125°C	+75°C	5.25V		5.25V	5.25V	0.4V			
C-1	(CLOCK, 8H20 and 8H22 only)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V		5.25V	5.25V	0.4V			
A-3		-0.1	-2.4		mA	+25°C	5.25V		5.25V	5.25V	0.4V				
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V		5.25V	5.25V	0.4V			
C-1	(J)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
C-1	(K)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0V	5.25V	5.25V	0.4V		$\bar{Q} = "1"$	
C-1	(R <sub>D</sub> 8H21 only)	-0.1	-4.8		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0.4V	5.25V	5.25V	0.4V			
A-3		-0.1	-4.8		mA	+25°C	5.25V		5.25V	5.25V	0.4V				
C-1		-0.1	-4.8		mA	+125°C	+75°C	5.25V	0.4V	5.25V	5.25V	0.4V			
C-1	(R <sub>D</sub> 8H22 only)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0.4V	5.25V	5.25V	0.4V			
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0V	5.25V	5.25V	0.4V			
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0V	5.25V	5.25V	0.4V			
C-1	(R <sub>D</sub> 8H20 only)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0.4V	5.25V	5.25V	0.4V			
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0V	5.25V	5.25V	0.4V			
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0V	5.25V	5.25V	0.4V			
C-1	(S <sub>D</sub> 8H21 and 8H22 only)	-0.1	-2.4		mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V	0V	0.4V	5.25V	0.4V			
A-3		-0.1	-2.4		mA	+25°C	+25°C	5.25V	0V	0.4V	5.25V	0.4V			
C-1		-0.1	-2.4		mA	+125°C	+75°C	5.25V	0V	0.4V	5.25V	0.4V			
A-4	"1" INPUT CURRENT (J)	50	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0.4V				
A-4		50	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0.4V				
A-4	(K)	50	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0.4V				
A-4	(R <sub>D</sub> 8H21 only)	100	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0V			$\bar{Q} = "0"$	
A-4	(R <sub>D</sub> 8H20 and 8H22 only)	50	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0V			$\bar{Q} = "0"$	
A-4	(S <sub>D</sub> 8H21 and 8H22 only)	50	μA	+125°C	+75°C	5.0V			4.5V	4.5V	0V			$\bar{Q} = "0"$	
A-4	(CLOCK 8H21 only)	400	μA	+125°C	+75°C	5.0V			0V	0V	4.5V				
A-4	(CLOCK 8H20 and 8H22 only)	200	μA	+125°C	+75°C	5.0V			0V	0V	4.5V				
C-1	INPUT LATCH VOLTAGE RATING (CLOCK 8H21 only)	6.0		V	+25°C	+25°C	5.5V								
C-1	(CLOCK 8H20 and 8H22 only)	6.0		V	+25°C	+25°C	5.5V								
C-1	(J)	6.0		V	+25°C	+25°C	5.5V								
C-1	(K)	6.0		V	+25°C	+25°C	5.5V								
C-1	(R <sub>D</sub> 8H21 only)	6.0		V	+25°C	+25°C	5.5V	0V						$\bar{Q} = "0"$	
C-1	(R <sub>D</sub> 8H20 and 8H22 only)	6.0		V	+25°C	+25°C	5.5V	10mA						$\bar{Q} = "0"$	
C-1	(S <sub>D</sub> 8H21 and 8H22 only)	6.0		V	+25°C	+25°C	5.5V	10mA						$\bar{Q} = "0"$	
A-2	OUTPUT SHORT CIRCUIT CURRENT (Q)	-40	-90	mA	+25°C	+25°C	5.0V		0V						
A-2		-40	-90	mA	+25°C	+25°C	5.0V		0V						
A-2	(Q̄)	-40	-90	mA	+25°C	+25°C	5.0V		0V						
A-2	POWER CONSUMPTION (Per Binary)	65	90	mW	+25°C	+25°C	5.25V		0V						
A-2	TURN-ON DELAY (CLOCK to Q, Q̄)	10		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
	(I <sub>D</sub> to Q)	10		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
	(I <sub>D</sub> to Q̄)	10		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
A-2	TURN-OFF DELAY (CLOCK to Q, Q̄)	8		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
	(R <sub>D</sub> to Q)	8		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
	(R <sub>D</sub> to Q̄)	8		ns	+25°C	+25°C	5.0V							D.C.F.O. = 30	
A-2	TOGGLE RATE	50	76	MHz	+25°C	+25°C	5.0V							D.C.F.O. = 3	
C-2	MINIMUM CLOCK PULSE WIDTH	3.0	7	ns	+25°C	+25°C	5.0V							D.C.F.O. = 3	
C-2	OUTPUT FALL TIME	50	ns		+55°C	0°C	4.75V							A.C.F.O. = 6	
C-2	INPUT CAPACITANCE J, K			pF	+25°C	+25°C	5.0V							16	
C-2	S <sub>D</sub> (8H21, 8H22)			pF	+25°C	+25°C	5.0V							16	
C-2	R <sub>D</sub> (8H20, 8H22)			pF	+25°C	+25°C	5.0V							16	
C-2	C (8H20, 8H22)			pF	+25°C	+25°C	5.0V							16	
C-2	C, R <sub>D</sub> (8H21)			pF	+25°C	+25°C	5.0V							16	
	CLOCK MODE SWITCHING TEST	200		ns	+25°C	+25°C	5.0V							PULSE	

B PACKAGE

8H22B

8H20  
8H21  
8H22



8H20

$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	$\bar{Q}_n$

$$\bar{R}_D = 0 \Rightarrow Q = 0$$

8H21 and 8H22

$J_n$	$K_n$	$Q_{n+1}$	$\bar{S}_D$	$\bar{R}_D$	$Q$
0	0	$Q_n$	0	0	†
1	0	1	1	0	0
0	1	0	0	1	1
1	1	$\bar{Q}_n$	1	1	$Q$


† Not Allowed

Notes:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to  $V_{cc}$ .
9. One DC fan-out is defined as the input of an 8480 or 0.8mA.
10. When testing the 8H20, apply a clock pulse prior to measurement to ensure  $Q = "1"$  and  $\bar{Q} = "0"$ . Clock pulse characteristics are:  $PW = 100\text{ns}$ ; Pulse Amplitude = 3.0V;  $t_r = 10\text{ns}$ ;  $t_f = 10\text{ns}$ .
11. For output short circuit current, test one output at a time. For 8H20, test  $\bar{Q}$  only.
12. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
13. Detailed test conditions for AC testing are in Section 3.
14. Manufacturer reserves the right to make design and process changes and improvements.
15. One AC fan-out is defined as 30pf.
16. Capacitance as measured on Bonton Electronic Corporation Model 754-S8 Capacitance Bridge or equivalent.  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mVrms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
17. Conditions shown under J, K, and Clock apply to S/N8H20 only.



## 8H90 HEX INVERTER



The 8H90 Hex Inverter is designed for ultra-high switching speed while maintaining high fan-out and noise margin.


The output structure utilizes a totem-pole arrangement which employs a Darlington Pair for active pull-up. This configuration provides extremely low output impedance for the "1" output state. As a result, switching times are relatively insensitive to capacitive loads when compared to single transistor active pull-ups. The saturating output switching transistor provides a low impedance driving source in the output "0" state, enhancing turn-on times and providing high fan-out capability.

Because of the low output impedance of this element, it exhibits high AC noise immunity at the output which is extremely important in high speed systems in eliminating erroneous cross-coupled signals.

Output short circuit protection is provided by a current limiting resistor.

(Package drawings are on the reverse side.)

### BASIC CIRCUIT SCHEMATIC



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. SSH16 SSH70 SSH80	TEMP. SSH16 SSH70 SSH80	V <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V		-750µA	8
A-3		2.8			V	+25°C	5.00V	0.8V			-750µA	8
A-4		2.6			V	-125°C	+75°C	4.75V	0.8V		-750µA	8
A-5	"0" OUTPUT VOLTAGE			0.4	V	-55°C	0°C	4.75V	2.0V		24mA	9
A-3				0.4	V	+25°C	+25°C	5.00V	2.0V		24mA	9
A-4				0.4	V	-125°C	+75°C	4.75V	2.0V		24mA	9
C-1	"0" INPUT CURRENT	-0.1		-2.4	mA	-55°C	0°C	5.25V	0.4V			
A-3		-0.1		-2.4	mA	+25°C	-25°C	5.25V	0.4V			
C-1		-0.1		-2.4	mA	+125°C	+75°C	5.25V	0.4V			
A-4	"1" INPUT CURRENT			50	µA	+125°C	+75°C	5.00V	4.5V		D.C. F.O. = 30	10, 14
	TURN-ON DELAY		7.0		ns	+25°C	+25°C	5.00V			D.C. F.O. = 3	10, 14
	TURN-ON DELAY		5.0		ns	+25°C	+25°C	5.00V			D.C. F.O. = 30	10, 14
	TURN-OFF DELAY		7.0		ns	+25°C	-25°C	5.00V			D.C. F.O. = 3	10, 14
	TURN-OFF DELAY		5.0		ns	+25°C	-25°C	5.00V			A.C F.O. = 6	11, 14
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V				
	INPUT CAPACITANCE		2.0		pf	+25°C	+25°C	5.00V	2.0V			7
A-2	POWER CONSUMPTION (Per Gate)			46.2	mW	+25°C	+25°C	5.25V				
	OUTPUT "0"		21.0		mW	+25°C	-25°C	5.25V	0V			
C-1	INPUT LATCH VOLTAGE RATING	6.0			V	+25°C	+25°C	5.00V	10mA			12
A-2	OUTPUT SHORT CIRCUIT CURRENT	-40		-90	mA	+25°C	+25°C	5.00V	0V		0V	


### NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, Vac = 25mVrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Test conditions for AC testing are the same as for NH80. See Section 3 of Signetics DCL Handbook.




## 8T18 DUAL 2-INPUT NAND INTERFACE GATE

A PACKAGE



J PACKAGE




### BASIC CIRCUIT SCHEMATIC

The 8T18 is a Dual 2-Input NAND Interface Gate. It is a high to low voltage interface gate which provides translation from up to 30-volt logic levels to standard logic levels of 5 volts.

The basic gate operates from two power supplies. The input structure functions from a high voltage supply between 20V and 30V and the second stage transistors and output structure operate from a standard 5V power supply.

The output structure features active pull-up and pull-down, providing a low impedance driving source in both "1" and "0" output states. This configuration is particularly suited for driving the high capacitance loads encountered in high fan-out and line driving applications.

Section 4 provides usage rules and applications information for the 8T18.



### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS								
		MIN.	TYP.	MAX.	UNITS	TEMP. SST18	TEMP. NSST18	V <sub>cc1</sub>	V <sub>cc2</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES	
A-5	"1" OUTPUT VOLTAGE	3.4			V	-55°C	0°C	4.75V	24.0V	5.5V		-225µA	7	
A-3		3.6			V	+25°C	+25°C	5.00V	24.0V	5.5V		-225µA	7	
A-4		3.4			V	-125°C	+75°C	4.75V	24.0V	5.5V		-225µA	7	
A-5	"0" OUTPUT VOLTAGE		0.35	V	-55°C	0°C	4.75V	20.0V	9.0V	9.0V	7.2mA	8		
A-3			0.35	V	+25°C	+25°C	5.00V	20.0V	9.0V	9.0V	7.2mA	8		
A-4			0.35	V	-125°C	+75°C	4.75V	20.0V	9.0V	9.0V	7.2mA	8		
A-5	"0" INPUT CURRENT	-0.1	-1.8	mA	-55°C	0°C	5.25V	24.0V	0.35V	30V				
A-3		-0.1	-1.8	mA	+25°C	+25°C	5.25V	24.0V	0.35V	30V				
C-1		-0.1	-1.8	mA	+125°C	+75°C	5.25V	24.0V	0.35V	30V				
A-4	"1" INPUT CURRENT		50	µA	+125°C	+75°C	5.00V	24.0V	30V	0V		D.C. F.O. = 9	9,11	
A-6	TURN-ON DELAY		12	20	ns	+25°C	+25°C	5.00V	24.0V				D.C. F.O. = 9	9,11
A-6	TURN-OFF DELAY		35	70	ns	+25°C	+25°C	5.00V	24.0V				A.C. F.O. = 2	10,11
C-2	OUTPUT FALL TIME			75	ns	-55°C	0°C	4.75V	24.0V					
A-2	POWER CONSUMPTION (V <sub>cc1</sub> OUTPUT "0") (V <sub>cc1</sub> OUTPUT "1")	44.0		1.0	mW	+25°C	+25°C	5.25V	24.0V					
	(V <sub>cc2</sub> OUTPUT "0") (V <sub>cc2</sub> OUTPUT "1")		38.4		mW	+25°C	+25°C	5.25V	24.0V	0V				
A-2	INPUT VOLTAGE RATING OUTPUT SHORT CIRCUIT CURRENT	50	-75		V	+25°C	+25°C	5.00V	24.0V	100µA	0V			
					mA	+25°C	+25°C	5.00V	24.0V	0V				

#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>cc</sub>.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Detailed test conditions for AC testing are in Section 3.



## 8T80 QUAD 2-INPUT NAND INTERFACE GATE 8T90 HEX INVERTER INTERFACE ELEMENT


The 8T80 Quad 2-Input NAND Interface Gate and the 8T90 Hex Inverter Interface Element are low to high voltage elements which provide translation from standard logic levels of 5 volts to voltage levels of up to 30 volts.

The 8T80 performs the NAND function for positive logic (highest voltage level = "1") and the 8T90 performs the inverting function.

The output structure of each element features a high voltage transistor with bare collector which allows logic swings up to 30 volts. The bare collector allows collector logic or wired-AND to be easily implemented.

Usage and applications information for these devices is included in Section 4 of this handbook.

### BASIC CIRCUIT SCHEMATIC



NOTE: Component values are typical.


### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 10, 12)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS					
		MIN.	TYP.	MAX.	UNITS	TEMP. 8T80 8T90	TEMP. N8T80 N8T90	V <sub>CC</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS
A-4	"1" OUTPUT LEAKAGE CURRENT			100	µA	-125°C	+75°C	5.0V	0.6V		
A-5	"0" OUTPUT VOLTAGE			1.0	V	-55°C	0°C	4.75V	2.0V	2.0V	20mA
A-3				1.0	V	+25°C	+25°C	5.0V	2.0V	2.0V	20mA
A-4				1.0	V	+125°C	+75°C	4.75V	2.0V	2.0V	20mA
C-1	"0" OUTPUT VOLTAGE			0.35	V	-55°C	0°C	4.75V	2.0V	2.0V	7.2mA
C-1				0.35	V	+25°C	+25°C	5.0V	2.0V	2.0V	7.2mA
C-1				0.35	V	-125°C	-75°C	4.75V	2.0V	2.0V	7.2mA
C-1	"0" INPUT CURRENT	-0.1		-1.6	mA	-55°C	0°C	5.25V	0.36V	5.25V	
A-3		-0.1		-1.6	mA	+25°C	+25°C	5.25V	0.35V	5.25V	
C-1		-0.1		-1.6	mA	+125°C	+75°C	5.25V	0.35V	5.25V	
A-4	"1" INPUT CURRENT			25	µA	+125°C	+75°C	5.0V	4.5V	0V	
A-6	TURN-ON DELAY		35	55	ns	+25°C	+25°C	5.0V			13
A-6	STORAGE TIME		40	95	ns	+25°C	-25°C	5.0V			13
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate)			20.0	mW	+25°C	+25°C	5.25V			
A-2	OUTPUT "1"			7.9	mW	+25°C	+25°C	5.25V	0V		
A-2	INPUT VOLTAGE RATING	6.0			V	+25°C	+25°C	5.0V	50µA	0V	
A-2	OUTPUT VOLTAGE RATING	40			V	+25°C	+25°C	5.0V	0V		11


#### Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output leakage current is supplied through a 2kΩ resistor to 30V.
- Output sink current is supplied through a resistor to 30V.
- This test applies to 8T90 only.
- "OTHER INPUTS" applies to 8T80 only.
- For this test, connect a 2kΩ resistor from output under test to 41V and a 10pf capacitor from output to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.

### A PACKAGE



### J PACKAGES



# SECTION 3-AC TESTING

Verification of the AC parameters guaranteed in the Electrical Characteristics tables in Section 2 can be obtained by using the test circuits and loading conditions specified in this section. The test circuit and loading conditions appropriate to each device in the 8000-series can be determined from Table 3-1. Please note that the test limits guaranteed apply only when the specific circuits and loading conditions indicated in this section are used.

TABLE 3-1 – AC TEST CIRCUITS AND LOADING INFORMATION

ELEMENT	$T_{ON} - T_{OFF}$						PAIR DELAY				FIGURE NUMBER	OUTPUT FALL TIME	SWITCHING AND HOLDING LEVEL		
	FIG. NO.	LOADING VALUES						LOADING VALUES							
		$T_{ON}$			$T_{OFF}$			R1	R2	C1	C2		LOADING VALUES		
		R1	R2	C1	R1	R2	C1						C1		
8162	2J	NOTE 4											5A	150	
8415	2B	11K	210	27	11K	1.91K	18	1B	15K	210	47	44		5B	100
8416	2A	16K	210	27	16K	1.91K	18	1A	15K	210	47	44		5C	100
8417	2B	11K	210	27	11K	1.91K	18	1B	15K	210	47	44		5B	100
8424	2K	16K	226	24	16K	1.91K	18						4A	5F	100
8425	2K	16K	226	24	16K	1.91K	18						4A	5F	100
8440	2C	16K	210	27	16K	1.91K	18	1C	15K	210	47	44		5D	100
8455	2A	5K	70	75	5K	1.91K	18	1A	5K	70	95	92		5C	450
8470	2A	16K	210	27	16K	1.91K	18	1A	15K	210	47	44		5C	100
8471	2B	11K	210	27	11K	1.91K	18	1B	15K	210	47	44		5B	100
8480/90	2A	16K	210	27	16K	1.91K	18	1A	15K	210	47	44		5C	100
8481	2B	11K	210	27	11K	1.91K	18	1B	15K	210	47	44		5B	100
8806	2D	5K	84.5	30	5K	84.5	30								
8808	2A	5K	84.5	30	5K	84.5	30						5C	300	
8815	2A	5K	84.5	30	5K	84.5	30						5C	300	
8816	2A	5K	84.5	30	5K	84.5	30						5C	300	
8821	2P	5K	84.5	30	5K	84.5	30						4D	5G	300
8822	2P	5K	84.5	30	5K	84.5	30						4B	5G	300

TABLE 3-1 – AC TEST CIRCUITS AND LOADING INFORMATION (Cont.)

ELEMENT	T <sub>ON</sub> - T <sub>OFF</sub>						PAIR DELAY		TOGGLE RATE	OUTPUT FALL TIME		SWITCHING AND HOLDING LEVEL			
	FIG. NO.	LOADING VALUES						FIG. NO.	LOADING VALUES	FIG. NO.	LOADING VALUES				
		T <sub>ON</sub>			T <sub>OFF</sub>						C1				
		R1	R2	C1	R1	R2	C1								
8824	2P	5K	84.5	30	5K	84.5	30			4B	5G	300			
8825	2F	5K	84.5	30	5K	84.5	30			4E	5G	300			
8826	2G	5K	169	18	5K	169	18			4B	5G	100			
8827	2G	5K	169	18	5K	169	18			4D	5G	100			
8828	2I	5K	84.5	30	5K	84.5	30			5H	300				
8829	2H	5K	84.5	30	5K	84.5	30			4E	5G	300			
8840	2C	5K	84.5	30	5K	84.5	30			5D	300				
8848	2M	5K	84.5	30	5K	84.5	30			5E	300				
8855	2A	5K	24.9	90	5K	24.9	90			5C	500				
8870	2A	5K	84.5	30	5K	84.5	30			5C	300				
8875	2A	5K	84.5	30	5K	84.5	30			5C	300				
8880	2A	5K	84.5	30	5K	84.5	30			5C	300				
8881	2B	1M	84.5	30	1M	84.5	30			5B	300				
8885	2A	5K	84.5	30	5K	84.5	30			5C	300				
8H16	2A	5K	56	18	5K	56	18			5C	300				
8H20	2G	1.6K	56	18	1.6K	56	18			4D	5G	300			
8H21	2G	1.6K	56	18	1.6K	56	18			4D	5G	300			
8H22	2G	1.6K	56	18	1.6K	56	18			4D	5G	300			
8H70	2A	5K	56	18	5K	56	18			5C	300				
8H80	2A	5K	56	18	5K	56	18			5C	300				
8T18	2L	16K	210	27	16K	210	27			5I	100				
8T80	2E	Open	1.43K	30	NOTE 5										
8T90	2E	Open	1.43K	30	NOTE 5										

FIGURE A – MEASURING POINTS: t<sub>r</sub>, t<sub>f</sub> and PW







FIGURE 1 – PAIR DELAY




- Notes:
- All resistor values are in ohms.
  - All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz, Vac = 25 mV rms.
  - All diodes are 1N916.
  - Fig. 2J also contains pulse width test conditions.
  - Fig. 2E also contains storage time test conditions.

18




Input Pulse: Amplitude = 3.6V, P.W. = 350 ns,  $t_r = t_f = 10$  ns.

1C




**FIGURE 2 – TURN-ON AND TURN-OFF DELAY**

2A




\* 2.6V for all gates except, 0.8V for 8815, 8875, and 8885.



**input Pulse:** Amplitude = 3.6V, P.W. = 200 ns,  $t_r = t_f = 10$  ns for 8400 devices. Amplitude = 2.6V, P.W. = 50 ns,  $t_r = t_f = 5$  ns for 8800 and 8H00 devices. PW measured at 50% points.



2B




**Notes:** 1. All resistor values are in ohms.

1. All resistor values are in ohms.
  2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Becton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1 \text{ MHz}$ ,  $V_{ac} = 25 \text{ mV rms}$ .
  3. All diodes are 1N916.
  4. Input measuring points are per Figure A, Page 3-2.

2C





2D




Input Pulse: Amplitude = 3.6V, P.W. = 200 ns,  $t_r = t_f = 10$  ns for 8400 devices, Amplitude = 2.6V, P.W. = 200 ns,  $t_r = t_f = 5$  ns for 8800 devices.  
P.W. measured at 50% points.

2E




Input Pulse: Amplitude = 3.6V, P.W. = 1  $\mu$ sec,  $t_r = t_f = 10$  nsec.

2F





TEST TABLE					
TEST NO.	TEST	INPUT A	INPUT B	+2.4V	GND
1	$t_{on}(Q)$	J	J1, J2	K1, K2	R
2	$t_{off}(Q)$	R	K1, K2	J1, J2	J
3	$t_{on}(Q)$	R	K1, K2	J1, J2	J
4	$t_{off}(Q)$	J	J1, J2	K1, K2	R



Input Pulse: Amplitude = 2.6V, P.W. = 200 ns,  $t_r = t_f = 5$  ns.

2G



Input Pulse: Amplitude = 2.6V, P.W. = 50 ns,  $t_r = t_f = 3$  ns.


Notes: 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz, Vac = 25 mV rms.


3. All diodes are 1N916.

4. Input measuring points are per Figure A, Page 3-2.

2H





TEST TABLE			
TEST NO.	TEST	INPUT A	+2.6V
1	$t_{on} (\bar{Q})$	J1, J2, J3	K1, K2, K3
2	$t_{off} (\bar{Q})$	K1, K2, K3	J1, J2, J3
3	$t_{on} (Q)$	K1, K2, K3	J1, J2, J3
4	$t_{off} (Q)$	J1, J2, J3	K1, K2, K3





Input Pulse: Amplitude = 2.6V, P.W. = 200 ns,  $t_r = t_f = 5$  ns.

2I



Clock Pulse: Amplitude = 2.6V, P.W. = 200ns,  $t_r = t_f = 5$  ns, f = 2 MHz.  
D Input: Amplitude = 2.6V, P.W. = 500ns,  $t_r = t_f = 5$  ns, f = 1 MHz.



2J



Loads for  $t_{on}$ ,  $t_{off}$  and Pulse Width are as follows:

Fan-out = 1;  $R_L = 6 \text{ k}\Omega$ ;  $C_L = 22 \text{ pF}$   
Fan-out = 12;  $R_L = 500\Omega$ ;  $C_L = 60 \text{ pF}$   
Input Pulse: Amplitude = 3.6V, Width = 200ns,  $t_r = t_f = 10$  ns, f = 1.0 MHz

2K



Input Pulse: Amplitude = 3.6V, P.W. = 200 ns,  $t_r = t_f = 10$  ns.



Notes: 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz, Vac = 25 mV rms.

3. All diodes are 1N916.



4. Input measuring points are per Figure A, Page 3-2.

2L





Input Pulse: Amplitude = 24.0V, P.W. = 200 ns,  $t_r = t_f = 10$  ns.

2M



Input Pulse: Amplitude = 2.6V, P.W. = 350 ns,  $t_r = t_f = 5$  ns,  
P.W. measured at 50% points.



2N

DATA/STROBE  
 $T_{on}/T_{off}$ 

Strobe, P.A. = 2.6V  
P.W. = 300ns, 50% to 50%  
PRR = 1 MHz  
 $t_r = t_f = 5$  ns  
Data, P.A. = 2.6V  
P.W. = 500ns  
PRR = 500 KHz  
 $t_r = t_f = 5$  ns,

- Notes:**
1. All resistor values are in ohms.
  2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1$  MHz,  $V_{ac} = 25$  mV rms.
  3. All diodes are 1N916.
  4. Input measuring points are per Figure A, Page 3-2.

(Cont'd)  
2N STROBE TIME





A With all outputs initially "0", output shall have a "0" to "1" transition.

B With all outputs initially "1", outputs shall have a "1" to "0" transition.

Amplitude = 2.6V (from Pulse Generator)

$t_r = t_f = 5\text{ ns}$

2P CLOCKED MODE





Input: Pulse Amplitude = 2.6V

Pulse Width = 25 ns

$t_r = t_f = 5\text{ ns}$

(Cont'd)  
2P DIRECT MODE



Notes: 1. All resistor values are in ohms.


2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{ MHz}$ ,  $V_{ac} = 25\text{ mV rms}$ .

3. All diodes are 1N916.

4. Input measuring points are per Figure A, Page 3-2.

**FIGURE 3 – CLOCKED MODE SWITCHING AND HOLDING LEVEL**

**3A**



**SWITCHING TEST FOR 8424 and 8425**

Apply Step 1 S1 Position 2

**SWITCHING TEST FOR 8826 and 8827**

Apply Step 1 S1 Position 1

**HOLDING TEST**

Apply Step 2 only.

S1 Position 1 (8424 & 8425)  
S1 Position 2 (8826 & 8827)

**STEP 1**

Apply a single pulse: Amplitude = 3.4V,

P.W. = 200ns,  $t_r = t_f = 75\text{ns}$ ,

Outputs shall change state.

**STEP 2**

Apply input pulses: Amplitude = 4.5V,

P.W. = 200ns,  $t_r = t_f = 10\text{ns}$ ,

Output shall not change state.

**Notes:** 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{ MHz}$ , Vac = 25 mV rms.

3. All diodes are 1N916.

4. Input measuring points are per Figure A, Page 3-2.

**FIGURE 4 – TOGGLE RATE**

**4A**





Figure 4A 8424 only.

Input Pulse: Amplitude = 3.6V, P.W. = 60 ns,  $t_r = t_f = 5\text{ ns}$ .




Figure 4B

**4B**




Input Pulse: Amplitude = 2.6V, 8826 P.W. = 10ns,  $t_r = t_f = 5\text{ ns}$ ; 8822 and 8824 P.W. = 20ns,  $t_r = t_f = 5\text{ ns}$ .

**4C**



Input Pulse: Amplitude = 3.6V, P.W. = 60 ns,  $t_r = t_f = 10\text{ ns}$ .





**Notes:** 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{ MHz}$ , Vac = 25 mV rms.



3. All diodes are 1N916.

4D



Input Pulse: Amplitude = 2.6V  
8827 P.W. = 10 ns  $t_r = t_f = 5$  ns  
8821 P.W. = 20 ns  $t_r = t_f = 5$  ns  
8H20, 8H21, 8H22 P.W. = 7 ns  
 $t_r = t_f = 3$  ns

4E



A (8825)  
A (8829)  
B  
C  
Input Pulse: Amplitude = 2.6V, P.W. = 33 ns,  $t_r = t_f = 5$  ns.

#1. 8825 CONNECTION:  $\bar{Q} = C_L$   
#2. 8829 CONNECTION:  $Q_B = C_L$



Notes: 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1$  MHz,  $V_{ac} = 25$  mV rms.

3. All diodes are 1N916.


**FIGURE 5 – OUTPUT FALL TIME**

**5A**




Apply the following input pulse to trigger  
input: Amplitude = 3.6V, Width = 200 ns,  
 $t_r = t_f = 10$  ns,  $f = 100$  KHz.


**5B**



**5C**




2.6V for all gates except 0.8V for 8815,  
8875, and 8585.



Input Pulse: Amplitude = 3.6V, P.W. =  
200 ns,  $t_r = t_f = 10$  ns, Repetition Rate =  
500 KHz.

**5D**





Notes: 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1$  MHz,  $V_{ac} = 25$  mV rms.


3. All diodes are 1N916.

5E




Input Pulse: Amplitude = 3.6V, P.W. = 200 ns,  $t_f = t_r = 10$  ns.


5F



5G




$R_D$ ,  $S_D$ ,  $J$ , and  $K$  inputs tie to  $V_{CC}$ ,  $J$  and  $K$  inputs tie to 0V.




Input Pulse: Amplitude = 3.6V, P.W. = 200 ns,  $t_f = t_r = 10$  ns.

5H



- Notes:
1. All resistor values are in ohms.
  2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent,  $f = 1$  MHz,  $V_{AC} = 25$  mV rms.
  3. All diodes are 1N916.
  4. Input measuring points are per Figure A, Page 3-2.

5I



Input Pulse: Amplitude = 24.0V, P.W. = 200 ns,  $t_r = t_f = 10$  ns.

**Notes:** 1. All resistor values are in ohms.

2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent,  $f = 1$  MHz, Vac = 25 mV rms.

3. All diodes are 1N916.

4. Input measuring points are per Figure A, Page 3-2.

# SECTION 4 - APPLICATIONS

## GATES

This part of Section IV is devoted to 8000 Series gates. Input structures, output structures, collector logic and AND-OR-INVERT gates are discussed. For quick reference, a table of typical propagation delays and power consumptions for the 8000 Series gates is given here:

Group	Typical Propagation Delay	Typical Power Consumption
8400's	25ns	7 to 9mW
8800's	8ns	17 to 19mW
8H00's	6ns	25mW

### INPUTS

#### TTL Input Structure

The TTL input features the multiple emitter input structure ( $Q_1$ ) with a phase-splitting transistor ( $Q_2$ ) as shown in Figure 4-1.




Figure 4-1

The only difference between the TTL input structures of the 8400, 8800 and 8H00 gates is the value of the input resistor  $R_1$  (shown in Figure 4-1). Thus the "0" level input current for the 8400's is 1/2 that of the 8800's, and 1/3 that of the 8H00's.

The phase-splitting transistor,  $Q_2$ , serves two functions: first, it supplies sufficient base drive to  $Q_3$

to cause  $Q_3$  to turn on rapidly and saturate. Second, it ensures that the upper transistors,  $Q_4$  and  $Q_5$ , and the lower transistor,  $Q_3$ , remain in opposite states. This prevents the large power supply current drain which would result if they all happened to be on at the same time -- in such a case, the only impedance in the power-supply-to-ground path would be the 80-ohm current limiting resistor,  $R_4$ .

#### DTL Input Structure

The DTL input, whose structure is shown in Figure 4-2, is available in the 8415, 8416 and 8417 gates.




Figure 4-2

The 8416 and the 8417 allow for input expansion with either diodes or diode arrays. Input expansion influences both DC noise margins and switching times. Therefore, allowable maximum fan-ins may be set by switching speed requirements in one application, and by DC noise margins in another. Turn-on delays for the expanders increase about 3ns per picofarad of capacitance on the expansion input; this is because the input resistor of the gate must charge this additional capacitance before the gate may be switched. The capacitance of the expanders (8706/8731) is 1pf per input plus 3pf per diode cluster. Turn-off time is not appreciably influenced by the capacitance, since it will be discharged through the input diode and low output impedance of the driving gate.

Fan-in will be limited by the leakage current of the expanders (8706/8731). This current will decrease the "1" DC noise margin as a function of number of expander diodes as shown in Figure 4-3.




Figure 4-3 — "1" Level DC Margin as a Function of Number of Expander Diodes

#### Unused Inputs

It is recommended that all unused inputs of 8000 Series gates be connected to driven inputs. This not only provides the best switching speed, by virtue of the shunted capacitance, but also facilitates board layout, since shorting of adjacent pins is all that is necessary. The "1" level input current will increase by a maximum of  $25\mu\text{A}$  for each input which is connected to a driven input, but the "0" level input current is not affected.

Unused inputs may also be tied to  $V_{cc}$ . Connecting unused inputs to  $V_{cc}$  gives the best noise immunity and results in some speed improvement over open inputs. If unused inputs of the 8400 gates are connected to  $V_{cc}$ , the connection should be made through a resistor (5K to 20K).

#### OUTPUTS

8000 Series gates have two kinds of outputs: active pull-up and bare collector. Bare collector devices are primarily intended for collector logic applications. Among the active pull-up outputs there are five types, each of which will be treated separately.

It should be kept in mind that, at interfaces where non-operating ( $V_{cc}$  off) gates may be connected to an operating system, due regard must be given the isolation diode associated with the resistor at the output of the gate. Power supply outputs frequently become a low impedance to ground when the input power is removed. In this case, gate outputs will be clamped positive (one diode drop) with respect to ground by virtue of diode R. (See Figure 4-4.) In the case of the 8855 power buffer (Figure 4-8), the resistor which is tied to the output acts as a reversed bias diode to ground. This resistor diode in conjunction with the collector isolation diode of the output pull-down transistor provides an effective diode clamp to negative excursions at the output.




Figure 4-4

#### 8416, 8440, 8470, 8480 Outputs (Active Pull-Up)

The outputs of these types have a 500-ohm series current-limiting resistor, as shown in Figure 4-5.




Figure 4-5

This output structure enables these elements to achieve DTL performance (speed) at lower than normal DTL power levels. The effective output impedance of less than 600 ohms results in rise times which are much faster than in conventional DTL (2K to 6K-ohm output impedance). However, when the gate is in the "0" state, the upper stage is off and the power consumption is less than would result if a passive 600-ohm resistor were used.

The curve of power vs. frequency for the 8480 is almost flat, which means that virtually the same low power is used at all frequencies. This characteristic is typical of 8400 gates. The "flat" characteristic is achieved through the special design of the output structure.

#### 8455 Output (Active Pull-Up)

The second type of active pull-up has a diode by-pass around a 200-ohm resistor. This structure results in higher fan-out, with fast rise-times into heavy capacitive loads such as the 8424 clock input. (See Figure 4-6.)




Figure 4-6

#### 8800's Output (Active Pull-Up)

The third type of active pull-up output structure is the classical TTL design and is found in the 8800 gates. The Darlington configuration provides a low output impedance.




Figure 4-7

The low impedance output structure of the 8800s results in fast turn-off even when driving capacitive loads. Elements will not be damaged if their outputs are momentarily shorted to ground.

The 8855 has a lower current-limiting resistor value (namely 60 ohms) and a 4.4K-ohm resistor to ground.




Figure 4-8

The "1" level output impedance of one of the 8800 gates may be determined from the slope of the curves below. The output impedance (slope) is dependent upon the output current. Note that there are two regions of constant slope. The output impedance is essentially that of an emitter-follower in the lower current region. In the higher current region the output impedance is primarily that of the collector resistor (80 ohms).




Figure 4-9

The equivalent voltage source may be determined from the "Y" intercept of the curves for a given power supply voltage ( $V_{cc}$ ). A "1" level equivalent output circuit for a typical case is shown in Figure 4-9.

### 8H00 Outputs (Active Pull-Up)

The output structure of these gates is essentially the same as that for the 8800's, except for the lower resistor values and the 4K resistor to ground. These changes provide the higher speeds of the 8H00 gates.




Figure 4-10

### 8415, 8417, 8471, 8481, 8881 Outputs (Bare-Collector or Passive Pull-Up)

The second general class of 8000 Series outputs is the bare collector type. Five gates, the 8415, 8417, 8471, 8481 and 8881 provide this output structure. The bare collectors permit the elements to be paralleled (i.e. collector logic) with other bare collector elements. The 8417 also has an optional 4.4 K ohm pull-up resistor available. A detailed explanation of collector logic and its implementation follows.




Figure 4-11

### Expansion of 8000 Series Outputs (Collector Logic)

"Wired-AND" is the nomenclature used by Signetics to indicate the collector logic function formed by connecting two or more passive pull-up elements. The significant advantage of collector logic is that it provides a new "free" logic function, as illustrated below:




Figure 4-12

Because the new function,  $f_3 = \overline{AB} \cdot \overline{CD}$  is equivalent to the AND-NOR gate, it is also frequently known as "wired-OR."

### Allowed Values of $R_L$ for Collector Logic Elements

Collector logic can be implemented using the bare collector elements 8415, 8417, 8471, 8481 and 8881. The 8417 element contains an optional 4.4 K ohm pull-up resistor.

1. The maximum value of load resistance ( $R_L$  MAX) is determined by the maximum voltage drop across  $R_L$  caused by the total leakage current which will still ensure a minimum logical "1" at the common collector node.

$$\text{Total leakage current } I(1)_{\text{total}} = n I(1)_o + m I(1)_i$$

n = Number of commoned collectors (driving gates)

m = Number of fan-outs (driven gates)




Figure 4-13

2. The minimum value of load resistance ( $R_{L\text{MIN}}$ ) is determined from the worst case maximum logical "0" state in which only one element is sinking current. This condition is illustrated below:




Figure 4-14

3. Knowledge of the range of possible values of  $R_L$  for any combination of commoned collectors and total fan-outs (F.O.'s) is of extreme importance in any collector logic oriented system. Figures 4-15 through -17 for the bare collector gates 8415/17, the 8471/81 and the 8881, respectively, will enable the system designer to choose  $R_L$  for any combination of commoned collectors, number of fan-outs, speed and power consumption.

The maximum load resistance minimizes power consumption, but at the expense of decreased AC noise immunity and slow switching speeds. The choice of the minimum load resistance produces maximum AC noise immunity and minimum switching speed or minimum propagation delay. The guaranteed DC noise margins are not effected if the value of  $R_L$  is within its absolute limits.

To use the curves in Figures 4-15 through -17, draw a horizontal line out from the vertical axis at the level of the required number of fan-outs (m). Extend the line until it intersects the  $R_{L\text{MAX}}$  line for the required number of commoned collectors (n). The line will also intersect the  $R_{L\text{MIN}}$  curve. Drop a vertical from where it intersects the  $R_{L\text{MIN}}$  curve and another from where it intersects the  $R_{L\text{MAX}}$  curve. The range of values between these verticals on the Load Resistor axis is the full range of  $R_L$  for those n and m values. (Example: for the 8415, Figure 4-15, if m = 5 and n = 4,  $R_L$  ranges from 1.1 kΩ to 4.9 kΩ.)




Figure 4-15 — Allowed Values of  $R_L$  for the 8415 and 8417




Figure 4-16 — Allowed Values of  $R_L$  for the 8471 and 8481




Figure 4-17 — Allowed Values of  $R_L$  for the 8881

### 8440, 8840, 8848 AND-OR-INVERT Gates

These gates provide the collector logic function, that is, they give an output  $f = \overline{AB} + \overline{CD}$ . The 8806 input expander may be used with the 8840 and the 8848 (but not the 8440) to expand logic capability. Input expansion of these devices will decrease the "0" input threshold voltage in accordance with this curve.




Figure 4-18

Care should be taken when laying out the lines for the 8840 and 8848 expansion points to minimize capacitance and noise pick-up.

The elements can be paralleled, as shown in Figure 4-19 below. Because of the capacitance pick-up and the current gain of the elements, it is recommended that only one additional 8840 and 8848 be connected to another 8840 or 8848.




Figure 4-19

# BINARIES

8000 SERIES BINARY REFERENCE TABLE

NO.	FUNCTION	ORGANIZATION *	CLOCK		SYNC INPUTS **	ASYNC INPUTS ***	USAGE
			TRIGGER- ING SLOPE	SEPARATE/ COMMON			
8424	RS/T	Dual AC	Negative	Separate	$\bar{R}_c \bar{S}_c$	$\bar{R}_D$	General Purpose
8425	RS/T	Dual AC	Negative	Common	$\bar{R}_c \bar{S}_c$	$\bar{R}_D$ (Common), $S_D$	General Purpose
8821	JK	Dual M-S	Negative	Common	J K	$\bar{R}_D$ (Common), $\bar{S}_D$	Sync Counters Control F/F
8822	JK	Dual M-S	Negative	Separate	J K	$\bar{R}_D$	Sync Counters Control F/F
8824	JK	Dual M-S	Negative	Separate	J K	$\bar{R}_D \bar{S}_D$	Sync Counters Control F/F
8825	JK	Single DC	Positive	—	JJ $\bar{J}$ KK $\bar{K}$	$\bar{R}_D \bar{S}_D$	Control F/F
8826	JK	Dual AC	Negative	Separate	J K	$\bar{R}_D$	High Speed Sync Counters
8827	JK	Dual AC	Negative	Common	J K	$\bar{R}_D$ (Common), $\bar{S}_D$	High Speed Sync Counters
8828	D	Dual DC	Positive	Separate	D	$\bar{R}_D, \bar{S}_D$	Shift Reg Sync Reg
8829	JK	Single DC	Negative	—	JJ $\bar{J}$ KK $\bar{K}$	$\bar{R}_D, \bar{S}_D$	Control F/F
8H20	JK	Dual SC	Negative	Separate	J K	$\bar{R}_D$	Very High Speed
8H21	JK	Dual SC	Negative	Common	J K	$\bar{R}_D$ (Common) $\bar{S}_D$	Very High Speed
8H22	JK	Dual SC	Negative	Separate	J K	$\bar{R}_D, \bar{S}_D$	Very High Speed

NOTES:


- \* Dual — Two Binaries per pkg.
- Single — One Binary per pkg.
- AC — Capacitive Coupled Input
- DC — Gated Input (Threshold)
- M-S — Master Slave
- SC — Stored Charge

\*\* Unused J-K, RS, D Inputs should be handled the same as unused gate inputs, except 8825 J and K should be tied to ground.

\*\*\* Unused  $S_D$  and  $R_D$  inputs should be handled the same as unused gate inputs.

## RELATIONSHIP OF BINARY TYPES

The various binaries can be thought of as an evolution of the original RS/T which subsequently resulted in the J-K, the D, and the T, in that order. Each successive type is produced through the addition of NAND gates and connections as shown below:



## CLOCKING

### 8424, 8425

The 8424 and 8425 binaries (shown in Figure 4-20) respond to the negative-going edge of the clock pulse. The recommended clock pulse waveform is a normally low-riding, positive-going pulse of 2.5 volts amplitude, 100 nanoseconds wide, with a fall time of less than 75 nanoseconds. A protective diode is included at the clock input to limit positive excursions of the clock line to about 0.5 volts above the power supply, and to limit negative excursions to about -30 volts. The current in this diode should be limited to 10 milliamps on positive excursions and 1 milliamp on negative excursions.

In counters and shift registers, the 8424 and 8425 will typically operate to frequencies of 12 MHz.





Figure 4-20 — Binary Logic Equivalent

### 8821, 8822, 8824

These binaries (shown in Figure 4-21) are DC coupled, master-slave J-K binaries which respond to the negative-going edge of the clock pulse. The clock pulse should be a minimum of 20ns wide. Triggering is independent of clock pulse fall time. The master section of the binary is enabled when the clock is high and will accept the J and K information at its inputs which must remain stable while the clock line is high. The information is transferred from the master to the slave when the clock falls.



8821 — 8822 — 8824

NOTE: The direct set input not available on 8822.

### 8825, 8828

The 8825 (Figure 4-22) and 8828 (Figure 4-23) respond to the positive-going edge of the clock pulse. The logic inputs are locked out once the clock is high, thus preventing more than one transition of the binary per clock pulse.




Figure 4-22




Figure 4-23

### 8826, 8827

The 8826 and 8827 (Figure 4-24) respond to the negative-going edge of the clock input. The recommended clock pulse waveform is a positive-going pulse that is at least 10 nanoseconds wide at the 2.4-volt level, and has a fall time of less than 50 nanoseconds. If the amplitude is 3.6 volts, the fall time should be less than 75 nanoseconds. The clock pulse width must be limited to 1.0 microseconds maximum when the J and/or K inputs are a logical "0". For example, there is no restriction on the maximum pulse width of the 8826 when it is being used as a ripple counter, since the J and K inputs are both at a logical "1" level.




Figure 4-24

### 8829

The 8829 binary (Figure 4-25) responds to the negative-going edge of the clock pulse. J-K information is locked out of the master once the clock has risen, thus preventing system errors due to clock skew. The recommended clock pulse waveform is a positive-going pulse at least 15 nanoseconds wide at the 2 volt level with rise and fall times less than 150 nanoseconds.




Figure 4-25

### 8H20, 8H21, 8H22

These binaries are triggered on the negative-going edge of the clock pulse. The recommended waveform is a positive-going pulse at least 10 nanoseconds wide at the 2.4 volt level, with a maximum fall time of 200 nanoseconds. A typical logic diagram for these devices is shown in Figure 4-26.




Figure 4-26

### SYNCHRONOUS INPUTS

#### 8421, 8425

The logic levels to  $\bar{R}_c$  and  $\bar{S}_c$  inputs should be at their final values before the clock pulse rises and should remain stable while the clock pulse is high. (For logic diagram, see Figure 4-20.)

If the  $\bar{R}_C$  and  $\bar{S}_C$  logic is to be changed when the clock is high (refer to Figure 4-27), two factors must be considered: the device driving the clock must have a low enough source impedance to supply sufficient charging current so that changing the  $\bar{S}_C$  and  $\bar{R}_C$  inputs will not cause false triggering through the capacitors. (Devices in the 8000 Series with active pull-up outputs are recommended.) Second, if the clock line is normally high, the logic lines should be stable for at least 1.5 microseconds before the fall of the clock.




Figure 4-27

Because the 8424 and 8425 have inverting logic synchronous inputs, the AND function is available at the NAND gate outputs, and the AND-OR functions are directly available at the AND-NOR gates, as can be seen from the figure below.




Figure 4-28

#### 8821, 8822, 8824

The J and K inputs must remain stable while the clock is high, but they may change coincidentally with the rise and fall of the clock pulse. (For logic diagram see Figure 4-21.)

#### 8825, 8829

Logic levels at the J and K inputs should be stabilized at a logical "1" or "0" level at least 10 nanoseconds before and after the clock pulse rises. Logic levels at the  $\bar{J}$  and  $\bar{K}$  inputs should be stabilized at the logical "1" or "0" level 25 nanoseconds before the clock pulse rises and should remain stable for 10 nanoseconds after the clock pulse rises. Unused  $\bar{J}$  and  $\bar{K}$  must be tied to ground. (For logic diagram, see Figure 4-22 and 4-25.)

#### 8826, 8827

Logic levels at the J and K inputs should be stabilized at a logical "1" or "0" level before the clock pulse rises and should remain stable until the clock pulse falls. (For logic diagrams see Figure 4-24.)

#### 8828

Logic levels to the D input must be stabilized at a logical "1" or "0" 20 nanoseconds before the clock pulse rises. The D input is locked out approximately 10ns (one gate delay) after the clock pulse exceeds the clock input threshold. The D input must therefore remain stable for 10 nanoseconds after the clock pulse rises. (For logic diagram see Figure 4-23.)

#### 8H20, 8H21, 8H22

The logic states of the J and K inputs must be stable when the clock input rises, and must remain stable until the clock falls.

#### ASYNCHRONOUS INPUTS

##### 8424, 8425

The direct SET ( $S_D$ ) and RESET ( $R_D$ ) inputs are activated by the "0" logic level. (For logic diagram see Figure 4-20.) If the clock falls when  $S_C$  and  $R_D$  are both low, a positive-going spike of approximately 120 nanoseconds and 2.6 volts amplitude will appear on the Q output. Conversely, if the clock falls when both  $R_C$  and  $S_D$  are low, a positive-going spike will appear on  $\bar{Q}$ . When not used the  $R_D$  or  $S_D$  input should be tied to  $V_{CC}$ . The  $R_D$  input may also be connected to the Q output if this is more convenient. This connection must be considered a loss of 1 for the "1" level fan-out and negates the output isolation.

##### 8821, 8822, 8824

Asynchronous inputs are activated by a "0" level and are independent of the state of the clock. (For logic see Figure 4-21.)

##### 8825

A logical "0" on the  $S_D$  line sets the Q output to a logical "1". (For logic diagram see Figure 4-22.) A logical "0" on the  $R_D$  line resets the Q output to logical "0". The clock input must be low when activating  $S_D$  and  $R_D$ . If the clock is high when activating these two inputs, both outputs may go to logical "0". In addition, when  $S_D$  or  $R_D$  are subsequently reactivated, the binary will return to its original state (prior to  $R_D$  or  $S_D$  activation).

### 8826, 8827

A logical "0" on the RESET ( $R_D$ ) line resets the Q output to a logical "0". (For logic diagram see Figure 4-24.) For the 8827, the SET ( $S_D$ ) line sets the Q output to a logical "1". The  $R_D$  and  $S_D$  lines may be activated regardless of the state of the clock. If the clock falls while  $R_D$  is a logical "0" and J is a logical "1", a positive-going spike approximately 150 nanoseconds wide will appear at the Q output. If the clock falls when K is a logical "1" and  $S_D$  is a logical "0", the positive-going spike occurs on  $\bar{Q}$ .

### 8828, 8829

A logical "0" on the SET line sets the Q output to a logical "1". (Logic diagrams in Figures 4-23 and

4-25.) A logical "0" on the RESET line sets the Q output to a logical "0". The SET and RESET lines may be activated regardless of the state of the clock or the J and K inputs.

### 8H20, 8H21, 8H22

The  $S_D$  and  $R_D$  inputs are activated by logical "0"'s. They may be activated when the clock line is high or low; if the J and K inputs are at a logical "1" (both or either), a positive-going spike will occur at the output. The duration of this spike will normally be about 20 nanoseconds.

## MONOSTABLE MULTIVIBRATOR

### 8162 MULTIVIBRATOR

The 8162 is a one-shot multivibrator with complementary outputs and optional 500-ohm load resistors. The output pulse width can be conveniently adjusted to conform to most one-shot application requirements. The 8162 provides high output duty cycle (75%) and complete isolation of the timing stage and the output stage, resulting in good fall time even with wide pulse width.




Figure 4-29

The 8162's clock can be driven by an 8000 Series element; the input is considered to be 2 AC loads (100 picofarad). The clock pulse width should be at least 50 nanoseconds wide, with a fall time of less than 75 nanoseconds.

When the gate input is low, the clock line is enabled. The clock is inhibited whenever the gate input is more positive than the clock input. Therefore gate input driver must have a higher output voltage than the clock driver.

The 8162 provides complementary outputs with passive 3K-ohm pull-up resistors. This allows collector logic with the DCL bare collector gates (see discussion of 8415, 8417, 8471, 8481 and 8881 gates).

An optional 500-ohm pull-up resistor is provided at each output, to be used when driving heavy capacitance loads where rise times must be maintained.

The 8162 design employs a 30 picofarad timing capacitor and an optional 1.5K-ohm timing resistor. The output pulse width may be varied by appropriate connections at the  $C_t$ ,  $R_t$ ,  $R_y$  and  $R_{\bar{y}}$  terminals.

Use the following equations to obtain a desired pulse width:

- A. with internal resistor  $R_X$  connected to  $V_{CC}$ :

$$PW \approx (0.85)(C_X + C_{int})(10^{-3} \text{ sec}/\mu\text{f})$$

- B. with external resistor  $R'_X (> 1K\Omega)$  paralleled with internal resistor  $R_X$  connected to  $V_{CC}$ :

$$PW \approx \frac{(0.85)(C_X + C_{int})(R'_X) \text{ msec}/\mu\text{f}}{1.5K + R'_X}$$

- C. with external resistor  $R'_X (0.5K\Omega < R'_X < 4.7K\Omega)$  connected between  $R_T$  and  $V_{CC}$ , internal resistor  $R_X$  not connected:

$$PW \approx \frac{(0.85)(C_X + C_{int})(R'_X) \text{ msec}/\mu\text{f}}{1.5K}$$

where:

$PW$  = pulse width. Pulse width tolerance using the internal resistor  $R_X$  is about  $\pm 25\%$  (unit to unit variations). Using external timing resistor  $R'_X$ , a tolerance of less than  $\pm 10\%$  may be obtained.

$C_{int}$  = internal capacitance, typically 30pf.

$C_X$  = external capacitance in microfarads connected between  $C_T$  and  $R_T$ .

$R'_X$  = external resistor connected between  $R_T$  and  $V_{CC}$ .

## INTERFACE ELEMENTS

### ST18 Interface Element

The ST18 provides an interface from high level (30-volt) inputs to low level (5-volt) outputs, and thus complements the ST80 and ST90. A typical application is shown below:




Figure 4-35 \*

The  $V_{CC}$  is returned to a power supply of 20 volts or more. If  $V^{++}$  voltage exceeds 30 volts, a series current limiting resistor (to limit current to less than 2 milliamps) or a 20 to 30-volt Zener diode (shunt) must be used. The inputs of the ST18 are rated at 50 volts reverse breakdown. The threshold voltage of the ST18 (6.5 volt minimum) is independent of temperature since the various internal junctions are equal in number and opposite in polarity. Thus the ST18 can be used as an accurate high-level threshold detector.

\*Figures 4-30 through 4-34 have been deleted.

### ST80, ST90 Interface Element

The ST80 Quad 2-Input NAND Gate and the ST90 Hex Inverter provide low level (5-volt) inputs and high level (30-volt) outputs. A curve of typical output currents vs. saturation voltages at three temperatures is shown below:




Figure 4-36

In designing for maximum current, the maximum device dissipation rating of 167 milliwatts at 125°C must not be exceeded. Each gate draws 20 milliwatts from the  $V_{CC}$  power supply when turned on with "0" level collector current. If all six inverters are on at the same time, the device is dissipating  $6 \times 20 = 120$  milliwatts. Therefore 167 minus 120 or 47 milliwatts are available for collector circuit dissipation. The sensitivity is typically 5mA/volt at a 1 volt collector saturation level. Additional applications may be found in the "Sub-Systems" portion of this section.

## SUB-SYSTEMS

Following are some typical sub-systems which can be implemented with 8000 Series elements. Further information on sub-systems may be obtained from Signetics Applications Department.

### COUNTERS

#### Synchronous BCD Decade Up Counter

This design (shown in Figure 4-38) utilizes the built-in AND gates of the 8825. The first stage is implemented with one-half 8828 (D) binary as a part

saving. Both the 8825 and 8828 are positive edge triggered binaries.

#### Synchronous BCD Decade Up-Down Counter

Any J-K binary may be used in this design (shown in Figure 4-39), although dual binaries are recommended in order to minimize part count.

#### Asynchronous BCD Decade Up Counter (Low Power)

8400 elements can be used for low-power BCD decade counters. This one (shown in Figure 4-40) incorporates 8424 Dual RS/T Binaries and an 8480 Quad 2-Input NAND Gate.




Figure 4-38




Figure 4-39

### Asynchronous Divide-By-16 Up Counter

This counter (shown in Figure 4-41) makes use of the 8828 Binary which is leading edge triggered. The clock must therefore be driven by the  $\bar{Q}$  output of the previous stage to perform the up count. If a down count is required, the clock must be driven by the  $Q$  output of the previous stage. This applies to all leading edge triggered systems. Speeds of this 8828 counter are typically 25MHz.

### Synchronous Divide-By-32 Up Counter

In this counter (see Figure 4-42), the first two stages are implemented with dual J-K flip-flops as a part savings. The third and fourth stages utilize the 8829, which requires no external gating because of its built-in AND gates. The fifth stage, another 8829, requires only one external NOR gate.




Figure 4-40




Figure 4-41




Figure 4-42

### Binary Up-Down Counter

This counter (see Figure 4-43) is a modified ripple type counter which can be switched from up to down, or down to up, without causing incorrect counts. Whenever the clock line is logical "0", all flip-flop clock inputs are unconditionally logical "0". The gating structure for each flip-flop is the same, hence it is very simple to add stages to the counter.

Dual J-K, or RS/T, binaries may be used. They must be connected in the T configuration discussed under "Binaries."

### 5-Bit Ring Counter, Self-Starting and Correcting

This ring counter (see Figure 4-44) features low package count, high speed operation, and self-starting and correcting. Self-starting and correcting is accomplished by the gating structure in the feedback loop. The gates enter "0"s into the A binary until all inputs to the 8816 gate are "1"s. At that time, all binaries are in the "0" state except the binary that is not connected in the feedback loop. The next clock pulse loads a "1" into the A binary which is the first state in the truth table. The counter can be implemented with any dual J-K or RS/T binaries.




Figure 4-43




Figure 4-44




Figure 4-45

### Twisted Ring Counters

Twisted ring counters provide a count of  $2N$  for  $N$  binary bits. This is generally accomplished by feeding back  $Q$  to  $K$  and  $\bar{Q}$  to  $J$ . In some instances, the counter may have sub-loop conditions other than those shown in the truth table. To avoid these conditions, a self-correcting configuration such as that shown in Figure 4-45 should be used.

To arrive at this configuration, use the following procedure:

1. Run one feedback loop from the last bit  $\bar{Q}$  to the first bit  $J$ .
2. Take the next largest integer above  $\frac{N}{3}$ , where  $N$  is the number of binary bits, and run that many feedback loops from  $\bar{Q}$  to the NOR gate. The loops are connected by starting with the last bit and working back. In Figure 4-45,  $N$  is 5, so  $5/3$  is 1-2/3, and the number of feedbacks required is 2. Hence, feedback loops are connected from the last and next to the last  $Q$ s. If  $N$  were 6, the number would be 3.

### Counters in Cascade

The cascade configuration is applicable for either the 8280 or the 8281 (BCD mode shown in Figure 4-46). Some applications require a counter which counts a foreshortened sequence on the first cycle, but on subsequent cycles counts the full sequence. The 8280 and 8281 are well suited to these applications: the starting count is simply preset, then the normal modulus feedback is allowed to occur for modulus counting.




Figure 4-46

### Count, Store and Decode

The count, store, and decode operation illustrated in Figure 4-47 shows the suitability of the 8280, 8281, 8270, 8271, and the 8T01 for these purposes. The parallel transfer to the storage element can be made synchronous with the clock and accomplish a parallel transfer during the normal counting interval of the counter. This technique is sometimes used to obtain time differences since the count stored can later be subtracted from the final count of the counter; or it can be decoded and displayed as shown.

### Variable Modulus Counter

Both the counting and the unique parallel entry capabilities of the 8280 and 8281 counters are utilized in the variable modulus counter as shown in Figure 4-48. A variable modulus counter is one which can be made to count by any number. For the counter shown, any modulus between 1 and 160 may be used. Larger moduli require only an increase in the number of counting elements.




Figure 4-47

The variable modulus is attained by using the last count in the natural sequence of the counter to force the counter to a state corresponding to the first count in the sequence of the desired length. For example, if we want to divide (count) by 17, we would have to detect the 159th count and force the counter to reset to 142 before the next clock. To do this, we make use of the parallel inputs by simply coding the desired starting number into them. The specific operation is as follows: As indicated earlier, the

natural sequence length of the counter shown in 160 (i.e., modulo 10 times modulo 16). Gates W and X constitute a detector for state 159, their output going low on that count. This causes the latch formed by Y and Z to be set. The output of the latch drives the strobe inputs of the 8280 and 8281 permitting the levels that were coded into the parallel inputs (corresponding to the number 142) to enter. The next clock pulse resets the latch and the counter picks up its natural sequence starting in this example with 142. Maximum speed is typically 4MHz.




Figure 4-48

## SHIFT REGISTERS

### Serial-In, Parallel-Out

In Figure 4-49, shift registers are implemented with RS/T, J-K, or D binaries. This function may also be implemented with the 8270 or 8271 shift register.

### Left-Right, Parallel Entry

Figure 4-50 shows a left-right shift register, with parallel entry that is implemented with the 8270 and 8271 shift registers, and 8840 and 8880 gates.




Figure 4-49




Figure 4-50

## PARALLEL BINARY ADDER

The carry propagation delay is minimized by alternating between Carry and Carry in the carry propagation delay path as shown in Figure 4-51. It is necessary to alternate the polarity of inputs A and B from stage to stage to do this. The carry propagation delay is determined by the 8840. The 8840 delay is equivalent to one level of logic; therefore, the carry propagation per stage is one gate delay. Alternating the Q and  $\bar{Q}$  of the 8828 flip-flop eliminates the need for inverting Sum outputs.

## PARALLEL COMPARATOR

The parallel comparator (Figure 4-52) is most useful in high speed systems. All bits are compared

simultaneously and the speed is limited only by two propagation delays per stage. The appropriate output (less than, equal to, greater than) will be a logical "1", and the other two outputs will be a logical "0" upon completion of the comparison.

## DECODERS

### Serial and Parallel Gray-To-Binary Decoders

In Figure 4-53, the serial gray-to-binary conversion must begin with the most significant bit. Also a Clear pulse must be provided prior to the first serial bit.




Figure 4-51




Figure 4-52





Figure 4-53

# LINEAR

The Signetics Linear Product Line provides all of the most frequently required circuit functions.  
Linear products are generally available in both Military and Commercial temperature ranges and in a wide variety of package types.



# SECTION V-SURE\* PROGRAM

The Signetics SURE\* Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability in Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 17 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below for the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production, subsequent to assembly and just prior to 100 percent final production electrical tests. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed electrical test limits and conditions applicable to each subgroup are shown in the Electrical Characteristics table of the individual part type data sheets.

Group B Inspection shown in Table III is a complete environmental series in accordance with MIL-S-19500 and MIL-STD-750. These tests are performed once in every 28-day manufacturing period on a production lot of a representative circuit type. The circuit type selected each period is changed routinely and is representative of all structurally similar devices produced on the same line by the same processes during that period. A summary of these test results is available on request at the time of order placement.

Group C tests (Table IV) are intended to verify design parameters that are not specifically measured in Group A or B but are guaranteed by consideration of related measurements in those two series. These tests are performed every 90 days on at least one lot of every circuit type produced during that period.

For those with ultra-high reliability requirements, an additional preconditioning series, including operating burn-in and X-Ray, applicable to every circuit to be shipped, is available at extra cost. Details are given under Optional Preconditioning Series (Table V).

\*Systematic Uniformity and Reliability Evaluation

TABLE I - 100% PRODUCTION SCREEN TESTS

Thermal Shock:	5 cycles; 60 seconds at 0°C, 60 seconds at 100°C, transfer time 5 seconds (J, Q, and R packages only)
Centrifuge:	y <sub>1</sub> axis; 30,000 g minimum (J, Q, and R packages only)
Hermeticity:	Gross leak test (J, Q, and R packages only)
Above series performed prior to FINAL ELECTRICAL TESTS	

TABLE II - GROUP A, PRODUCT ACCEPTANCE TESTS

SUB-GROUP	TEST	CONDITIONS	LIMITS	AQL	INSPECTION LEVEL
A-1	Visual and Mechanical Inspection	Per MIL-STD-750, Method 2071	Note 2	1.0%	II
A-2	DC Parameters	T = +25°C; Note 1	Note 2	1.0%	II
A-3	DC Parameters	T = +25°C; Notes 1, 3	Note 2	1.0%	II
A-4	DC Parameters	T = +125°C; Note 1	Note 2	1.0%	II
A-5	DC Parameters	T = -55°C; Note 1	Note 2	1.0%	II
A-6	AC Parameters	T = +25°C; Note 1	Note 2	1.0%	II

TABLE III - GROUP B, ENVIRONMENTAL QUALIFICATION TESTS PER MIL-S-19500D

SUB-GROUP	TEST	CONDITIONS	MIL-STD-750 METHOD	LIMITS	LTPD	MAX. ACCEPTANCE NUMBER
B-1	Physical Dimensions		2066		15	1
B-2	DC Parameters Solderability Temperature Cycling Thermal Shock  Moisture Resistance Electrical End Points FAILURE CRITERIA	Per GROUP A, SUB-GROUP 3 All terminals 10 cycles, T <sub>max</sub> =+175°C T <sub>min</sub> =-70°C T <sub>max</sub> =+100°C 5 cycles, 1 minute at each extreme Transfer time = 5 sec. max. Omit initial conditioning Per GROUP A, SUB-GROUP 3 "1" Input Current  "1" Output Voltage "0" Input Current "0" Output Voltage Expansion Node Current (as applicable)	2026 1051 1056  1021	Notes 2, 3  Notes 2, 3 10X Initial Value for DTL 5X Initial Value for TTL ±20% Initial Value ±20% Initial Value ±0.1V ±20% Initial Value		

SUB-GROUP	TEST	CONDITIONS	MIL-STD-750 METHOD	LIMITS	LTPD	MAX. ACCEPTANCE NUMBER
B-3	DC Parameters Shock Vibration Fatigue Vibration, Var. Freq. Acceleration Electrical End Points FAILURE CRITERIA	Per GROUP A, SUB-GROUP 3 1500g; 5 blows ea. $x_1, y_1, z_1$ ; 0.5ms 30 g; non-operating 30 g; 30,000 g; 1 min. ea. $x_1, y_1, z_1$ Per GROUP A, SUB-GROUP 3 Same as B-2	2016 2046 2056 2006	Notes 2, 3  Notes 2, 3	15	1
B-4	Terminal Strength Hermeticity * Small Leak Large Leak	Test Condition E; weight = 4 oz. Per MIL-STD-202, Method 112C Condition C; Procedure 111A Condition A; Ethylene Glycol	2036	$5 \times 10^{-8}$ cc/sec. max.	15	1
B-5	Salt Atmosphere		1041		15	1
B-6	DC Parameters Storage Life Electrical End Points FAILURE CRITERIA	Per GROUP A, SUB-GROUP 3 1000 hours at $T_{min} = +150^\circ\text{C}$ Per GROUP A, SUB-GROUP 3 Same as B-2	1031	Notes 2, 3  Notes 2, 3	$\lambda=15$	
B-7	DC Parameters Operating Life Electrical End Points FAILURE CRITERIA	Per GROUP A, SUB-GROUP 3 1000 hours at $T_{min} = +125^\circ\text{C}$ Dynamic operating at 100 KHz Per GROUP A, SUB-GROUP 3 Same as B-2	1026	Notes 2, 3  Notes 2, 3	$\lambda=10$	

TABLE IV - GROUP C, DESIGN TESTS

SUB-GROUP	TEST	CONDITIONS	LIMITS	AQL	INSPECTION LEVEL
C-1	DC Parameters	Note 1	Note 2	1.0%	II
C-2	AC Parameters	Note 1	Note 2	1.0%	II

## OPTIONAL HIGH RELIABILITY SCREENING

To maximize reliability in critical applications the Optional High Reliability Screening Series of Table V provides for 100 percent screening at extra cost. This series eliminates the necessity for special specifications, minimizes cost and provides the shortest possible delivery time. This series is applied after the normal GROUP A acceptance tests. Circuits subjected to this PRECONDITIONING SERIES are clearly distinguishable from standard products in the following ways:

1. Individual serial number on each circuit.

2. First letter of part number is R, i.e., RE180J.

3. Individual device variable parameter test data supplied with each shipment.

Consult your local representative for price information. Device types should be specified with R prefixes when ordering.

TABLE V - OPTIONAL HIGH RELIABILITY SCREENING

TEST	CONDITIONS	MIL-STD-750 METHOD	LIMITS	LEVEL
Thermal Shock	$T_{min} = -70^\circ\text{C}$ $T_{max} = +100^\circ\text{C}$ 5 cycles; 1 minute at each extreme Transfer Time = 5 sec. max,	1056		100%
Mechanical Shock Centrifuge Hermeticity *	1500 g; 5 blows $y_1$ ; 0.5ms (G, J, K packages only) 30,000 g, $y_1$ (G, J, K packages only) Per MIL-STD-202, Method 112C Condition C, Procedure III a Condition A, Ethylene Glycol	2016 2006	$5 \times 10^{-8}$ cc/sec.	100% 100% 100%
Small Leak Large Leak Visual Inspection		2071	Notes 2, 3 Note 4	100%
DC Parameters Capacitor Stress Operating Burn-In	Per GROUP A, SUB-GROUP 3; Record Data 24 hours; $T_{min} = +125^\circ\text{C}$ ; DC Condition 168 hours, +12 hrs, -0 hr.; $T_{min} = +125^\circ\text{C}$ Dynamic operation at 100KHz	1026	Notes 2, 3 Note 4	100% 100% 100%
DC Parameters	Per GROUP A, SUB-GROUP 3; Record Data Apply failure criteria		Notes 2, 3	100%
GROUP A	Sample lot per Table II and perform A-2, A-4, A-5 and A-6 tests.		Note 2	A. Q. L. = 1.0% Level II
X-Ray Visual Inspection	Per Signetics Specification 871004	2071		100% 100%

## Notes:

1. All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C-45662A.
2. Detailed tests, conditions, and limits applicable to each sub-group are given in data sheet ELECTRICAL CHARACTERISTICS table.
3. Those specific tests are used to determine Electrical End Points as required in GROUP B and OPTIONAL PRECONDITIONING SERIES.
4. Applicable only to device types incorporating MOS capacitors.

\* For silicone molded package integrated circuits, the MIL-STD-202, Method 112 hermeticity tests are not employed due to the product's solid package construction. For subgroup B-1, a 1-hour, 50 psi detergent bomb test has been incorporated into the SURE Program for this product. Test methods are being evaluated in order to determine a suitable nondestructive seal integrity test for inclusion into the Table V 100% screening series.

# SIGNETICS SALES OFFICES

## FIELD SALES OFFICES

- **New England Regional Sales Office:** Miller Building, Suite 11, 594 Marrett Road, Lexington, Massachusetts 02173  
Phone: (617) 861-0840 TWX: (710) 326-6711
- **Upstate New York:** 2102 Euclid Ave., Syracuse, 13224  
Phone: (315) 437-6634 TWX: (710) 541-0410
- **Atlantic States Regional Sales Office:** 2460 Lemoine Ave., Fort Lee, New Jersey 07024  
Phone: (201) 947-9870 TWX: (710) 991-9794
- **Florida:** 3267 San Mateo, Clearwater, 33515  
Phone: (813) 726-3469 TWX: (810) 866-0437
- **Maryland:** Silver Springs  
Phone: (301) 946-6030
- **Pennsylvania and Southern New Jersey:** Oakwood Drive, Medford, New Jersey 08055  
Phone: (609) 665-5071
- **Virginia:** 12001 Whip Road, Reston, 22070  
Phone: (301) 946-6030
- **Central Regional Sales Office:** 5105 Tollview Drive, Suite 209, Rolling Meadows, Illinois 60008  
Phone: (312) 259-8300 TWX: (910) 687-0765
- **Northwest Regional Sales Office:** 811 E. Arques, Sunnyvale, Ca. 94086  
Phone: (408) 739-7700 TWX: (910) 339-9220  
(408) 736-7565 (910) 339-9253
- **Southwest Regional Sales Office:** 540 Hollywood Way, Burbank, Calif. 91505  
Phone: (213) 846-1020 TWX: (910) 498-2228  
California: P.O. Box 788, Del Mar, 92014  
Phone: (714) 453-7570  
California: P.O. Box 1236, Huntington Beach, 92647  
Phone: (714) 540-9420 (213) 846-1020

## REPRESENTATIVES

### ALABAMA

Huntsville 35801: **Compar Corp.**, 904 Bob Wallace Ave., Room 114  
Phone: (205) 539-8476

### ARIZONA

Scottsdale 85252: **Compar Corp.**, 84 West 1st Street  
Phone: (602) 947-4336 TWX: (910) 950-1293

### CALIFORNIA

Palo Alto 94303: **Components Unlimited**, 1020 Corporation Way  
Phone: (415) 961-9064

San Diego 92123: **Celtec Company, Inc.**, 8799 Balboa Avenue  
Phone: (714) 279-7961 TWX: (910) 335-1512

### CANADA

Toronto 150, Ontario: **Canadian General Electric Company, Ltd.**, Electronics Components Department, 189 Dufferin Street  
Phone: (416) 537-4481 TELEX: 0221360

### COLORADO

Denver 80216: **Eicom**, 4783 South Quebec  
Phone: (303) 771-6200 TWX: (910) 935-0710

### CONNECTICUT

Hamden 06518: **Compar Corp.**, P.O. Box 5204  
Phone: (203) 288-9276 TWX: (710) 465-1540

### FLORIDA

Altamonte Springs 32701: **WMM Associates Inc.**, 515 Tivoli Ct.  
Phone: (305) 631-4645

Clearwater 33516: **WMM Associates Inc.**, 1260A S. Highland Ave.  
Phone: (813) 446-0075

Pompano Beach 33060: **WMM Associates Inc.**, 721 South East 6th Terrace  
Phone: (305) 943-3091

### INDIANA

Indianapolis 46250: **R. H. Newsom Associates**, 6320 Woburn Dr.  
Phone: (317) 649-4442

### KANSAS

Overland Park 66207: **Penzner-Mankus Associates, Inc.**, P.O. Box 6264  
Phone: (913) 381-0004 TWX: (910) 749-6473

### MARYLAND

Baltimore 21207: **Doss Electronics Inc.**, 6660 Security Blvd.  
Phone: (301) 944-1900 TWX: (710) 862-9162

### MASSACHUSETTS

Newton Highlands 02161: **Compar Corp.**, 88 Needham Street  
Phone: (617) 969-7140 TWX: (710) 335-1666

### MICHIGAN

Detroit 48224: **Skip Greiner Associates**, 15318 Mack Avenue  
Phone: (313) 882-7570, (313) 882-1880 TWX: (810) 221-5157

### MINNESOTA

Minneapolis 55416: **Compar Corp.**, P.O. Box 16095  
Phone: (612) 922-7011

### MISSOURI

Hazelwood 63042: **Penzner-Mankus Associates, Inc.**, 400 Brookes Lane  
Phone: (314) 731-4334 TWX: (910) 762-0602

### SOUTHERN NEW JERSEY AND PENNSYLVANIA

Haddonfield, N.J. 08033: **Compar Corp.**, 15 Potter Street  
Phone: (609) 429-1526 TWX: (710) 896-0679

### NEW MEXICO

Albuquerque 87110: **Compar Corp.**, 2129 San Mateo, N.E.  
Phone: (505) 265-1020 TWX: (910) 989-1659

### METROPOLITAN NEW YORK

Manhasset 11830: **Win-Cor Electronics Sales Corp.**, 75 Plandome Road  
Phone: (516) 627-9474 TWX: (510) 223-0807

### UPSTATE NEW YORK

Rochester 14618: **Fowler Beach Corp.**, 3700 East Avenue  
Phone: (716) 586-0468 TWX: (510) 254-2939

### NORTH CAROLINA

Winston-Salem 27101: **Compar Corp.**, 1106 Burke Street  
Phone: (919) 723-1002 TWX: (510) 931-3101

### OHIO

Dayton 45405: **Compar Corp.**, P.O. Box 57, Forest Park Branch  
Phone: (513) 878-2531

Fairview Park 44129: **Compar Corp.**, P.O. Box 4791  
Phone: (216) 333-4120 TWX: (810) 421-8396

### TEXAS

Richardson 75080: **Semiconductor Sales Associates**, 312 North Central Expressway, Suite 213  
Phone: (214) 231-6181 TWX: (910) 867-4737

### UTAH

Salt Lake City 84111: **Eicom**, 445 East 2nd South  
Phone: (801) 355-5327 TWX: (910) 925-5607

### WASHINGTON

Bellevue 98004: **Western Technical Sales**, 10843 N.E. 8th Street, Room 210, Fraser Bldg.  
Phone: (208) 454-3906 TWX: (910) 443-2309

## DISTRIBUTORS

### CALIFORNIA

Burbank 91504: **Compar Corp.**, 2908 Naomi Avenue  
Phone: (213) 843-1772 TWX: (910) 498-2203

Burlingame 94010: **Compar Corp.**, 820 Airport Blvd.  
Phone: (415) 347-5411 TWX: (910) 374-2366

Culver City 90230: **Hamilton Electro Sales**, 10912 W. Washington  
Phone: (213) 870-7171 TELEX: 677-100, 674-381, 674-354

El Monte 91731: **G.S. Marshall**, 9674 Telstar Avenue  
Phone: (213) 686-1500 TWX: (910) 587-1565

Los Angeles 90022: **KT/Wesco Electronics**, 5850 Jillson Street  
Phone: (213) 685-9525 TWX: (910) 580-1980

Mountain View 90230: **Hamilton/Avnet Electronics**, 340 East Middlefield Rd  
Phone: (415) 961-7000 TELEX: 348-201

Palo Alto 94303: **Wesco Electronics**, 3973 East Bayshore Road  
Phone: (415) 968-3475 TWX: (910) 379-6488

San Diego 92111: **G.S. Marshall**, 7990 Engineer Road, Suite 1  
Phone: (714) 278-6350 TWX: (910) 587-1565

San Diego 92123: **Kierulli Electronics**, 8799 Balboa Avenue  
Phone: (714) 278-2112 TWX: (910) 335-1182

### CANADA

Dowview, Ontario: **Cesco Electronics, Ltd.**, 24 Martin Ross Avenue  
Phone: (416) 638-5250

Montreal, Quebec: **Cesco Electronics, Ltd.**, 4050 Jean Talon West  
Phone: (514) 735-5511 TWX: (610) 421-3445

Ottawa, Ontario: **Cesco Electronics, Ltd.**, 1300 Carling Avenue  
Phone: (613) 729-5118

Quebec: **Cesco Electronics, Ltd.**, 128 St. Vallier Street  
Phone: (416) 524-3518

### COLORADO

Denver 80216: **Hamilton/Avnet Electronics**, 1400 W. 46th Avenue  
Phone: (303) 433-8551 TELEX: 45872

### FLORIDA

Hollywood 33021: **Hamilton/Avnet Electronics**, 4020 No. 29th Avenue  
Phone: (305) 925-5401 TELEX: 51-4328

Orlando 32805: **Hammond Electronics**, 911 West Central Blvd.  
Phone: (305) 241-6601 TWX: (810) 850-4121

### ILLINOIS

Emhurst 60126: **Semiconductor Specialists, Inc.**, 195 Spangler Avenue  
Emhurst Industrial Park  
Phone: (312) 279-1000 TWX: (910) 254-0169

Schiller Park 60176: **Hamilton/Avnet Electronics**, 3901 Pace Court  
Phone: (312) 678-6310 TELEX: 728-330

### MARYLAND

Hanover 21076: **Hamilton/Avnet Electronics**, 7255 Standard Drive

Phone: (301) 796-5000 TELEX: 879-68

Rockville 20850: **Pioneer Washington Electronics, Inc.**, 1037 Taft Street  
Phone: (301) 427-3300

## MASSACHUSETTS

Burlington 01803: Hamilton/Avnet Electronics  
207 Cambridge Street  
Phone: (617) 272-3060 TELEX: 9494-61  
Needham Heights 02194: Kleroll/Schley, 14 Charles Street  
Phone: (617) 449-3600 TWX: (710) 325-1179

## MICHIGAN

Detroit 48239: Hamilton/Avnet Electronics, 8900 Telegraph Road  
Phone: (313) 528-1000  
Detroit 48240: Semiconductor Specialists, Inc., 25127 W. Six Mile Road  
Phone: (313) 255-0300 TWX: (910) 254-0169

## MINNESOTA

Minneapolis 55420: Semiconductor Specialists, Inc., 8030 Cedar Ave., S.  
Phone: (612) 884-8132

## MISSOURI

Hazelwood 63042: Hamilton/Avnet Electronics, 400 Brookes Lane  
Phone: (314) 731-1144 TELEX: 442348

## NORTHERN NEW JERSEY

Cedar Grove 07009: Hamilton/Avnet Electronics, 220 Little Falls Road  
Phone: (201) 239-0800 TELEX: 136313

## SOUTHERN NEW JERSEY AND PENNSYLVANIA

Cherry Hill, N.J. 08034: Hamilton/Avnet Electronics, 1608-10 W. Marlton Pike  
Phone: (609) 662-9337 TELEX: 834737  
Cherry Hill, N.J. 08034: Milgray-Delaware Valley, 1165 Marlkress Road  
Phone: N.J. (609) 424-1300 Phila. (215) 228-2000 TWX: (710) 896-0405

## NEW YORK

Buffalo 14202: Summit Distributors, Inc., 916 Main Street  
Phone: (716) 884-3450 TWX: (710) 522-1692  
Hauppauge, L.I. 11787: Semiconductor Concepts, Inc., Engineer Road  
Phone: (516) 273-1234 TWX: (510) 227-6232  
Woodbury, L.I. 11797: Harvey Radio, 60 Crossways Park West  
Phone: (516) 921-8700 TWX: (510) 221-2184  
New York 10011: Terminal-Hudson Electronics, 236 West 17th Street  
Phone: (212) 243-5200 TWX: (710) 581-3962

## OHIO

Cleveland 44103: Pioneer Standard Electronics, 5403 Prospect Avenue  
Phone: (216) 432-0010 TWX: (810) 421-8238  
Kettering 45429: Arrow Electronics, 3100 Plainfield Road  
Phone (513) 253-9176 TWX: (810) 459-1611

## TEXAS

Dallas 75207: Hamilton/Avnet Electronics, 2403 Farrington Ave.  
Phone: (214) 638-2850 TELEX: 732359  
Dallas 75220: Solid State Electronics Company, P.O. Box 20299  
Phone: (214) 352-2601  
Houston 77019: Hamilton/Avnet Electronics, 1218 West Clay Street  
Phone: (713) 526-4661 TELEX: 762589  
Houston 77036: Universal Electronics, 5723 Savoy Street  
Phone: (713) 781-0421

## WASHINGTON

Seattle 98121: Hamilton/Avnet Electronics, 2320 Sixth Avenue  
Phone: (206) 624-5930 TELEX: 32249

## INTERNATIONAL SALES

### EUROPEAN HEADQUARTERS:

Signetics International Corp., Zugerstrasse, 57  
CH-6340 Baar/Zug, Switzerland  
Phone: 042/315544 TELEX: 78752

### UNITED KINGDOM:

Signetics International Corp., Trident House, Station Road, Hayes,  
Middlesex, England Phone: (01) 848-0202 TELEX: 262349

### FRANCE:

Signetics S.A.R.L., 90 Rue Baudin, F 92 Levallois-Perret, France  
Phone: 739-85-80/739-96-40 TELEX: 62014

### WEST GERMANY:

Signetics GmbH, Ernsthaldenstrasse 17, D 7 Stuttgart 80, West Germany  
Phone: (0711) 73-50-61 TELEX: 7255798

## STOCKING DISTRIBUTORS

### AUSTRALIA

Pye Industries Ltd., Technico Electronics Division, 53 Carrington Rd.,  
Marrickville, Sydney, N.S.W.  
Phone: 55-0411 TELEX: 790-21490

Pye Industries Ltd., Technico Electronics Division, 2-18 Normanby Rd.,  
South Melbourne, Vic.  
Phone: 69-60-61 TELEX: 31240

## WEST GERMANY

EBV Elektronik GmbH, Augustenstrasse 79, D-8 München 2  
Phone: (0811) 52-46/48  
EBV Elektronik GmbH, Myliusstrasse 54, D-6 Frankfurt/Main 1  
Phone: (0611) 72-04-16/8 TELEX: 413590  
EBV Elektronik GmbH, Scheurenstrasse 1, D-4 Düsseldorf  
Phone: (0211) 8-48-46/7 TELEX: 8587267  
"Mütron" Müller & Co. KG, Postfach 184, Bornstrasse 65, D-28 Bremen 1  
Phone: (0421) 31-04-85 TELEX: 245-325  
Dima-Elektronik, Karl Manger KG, Postfach 80 0744,  
Robert-Leichtstrasse 43, D-7 Stuttgart-Vaihingen 80  
Phone: (0711) 73-40-50/9 TELEX: 255-642  
Dialron GmbH, 1000 Berlin 31, Wilhelmstraße  
Phone: 0311/870144 TELEX: 18-27-58

## SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038, Zürich  
Phone: (051) 45-13-00 TELEX: 52012

## FRANCE

S.A. Galac Electronique, 78, Avenue des Champs-Elysées, Paris 8e  
Phone: 359-58-38/255-67-10/255-67-11  
Eli 38, le Bureau Barriéen S.A.R.L., 8-10 Avenue du Grand Sablon,  
38-Li Tronche  
Phone: (76) 87-67-71 TELEX: 32-739

## ITALY

Metroelettronica S.A.S., Viale Cirene 18, I-20135 Milano  
Phone: 546-26-41 TELEX: 33-168 Metronic

## UNITED KINGDOM

Quarndon Electronics Ltd., Slack Lane, Derby, Derbyshire  
Phone: (0332) 3 26 51 TELEX: 37163  
S.D.S. (Portsmouth) Ltd., Hilssea Industrial Estate, Portsmouth, Hampshire  
Phone: 6 53 11 TELEX: 86114  
Semicoms Ltd., 5 Northfield Industrial Estate, Beresford Ave., Wembley,  
Middlesex Phone: (01) 903-3161 TELEX: 935243

## SCOTLAND

Semicoms Northern Ltd., 44, The Square, Kelso, Roxburghshire  
Phone: 2366 TELEX: 72692

## SWEDEN, NORWAY, FINLAND

A.B. Kuno Källman, Järntorget 7, S-413 04 Gothenburg, Sweden  
Phone: 17-01-20 TELEX: 21072

## DENMARK

E. Friis-Mikkelsen A/S, Krogshøjvej 51, DK-2880 Bagsværd  
Phone: (01) 986333 TELEX: 2350

## THE NETHERLANDS

Mulder-Hardenberg, 10 Michelangelostraat, P.O. Box 7256, Amsterdam  
Phone: (020) 76 10 02 TELEX: 13131

## JAPAN

Asahi Glass Co., Ltd., 1-2, Marunouchi, 2 Chome, Chiyoda-ku, Tokyo  
Phone: 211-0411 TELEX: 4616

## SOUTH AFRICA

Indentronics Proprietary, Ltd., Sheerline House, 24 Webber Street,  
Selby, Johannesburg  
Phone: 834-4971/2/3 TELEX: 43-7660JH

## REPRESENTATIVES

### SWEDEN, NORWAY, FINLAND

A.B. Kuno Källman, Järntorget 7, S-413 04 Gothenburg, Sweden  
Phone: 17-01-20 TELEX: 21072

### AUSTRALIA

Coming Australia, Technical Products Division, Room 13, Barden House,  
Fetherston Street, Bankstown, N.S.W. 2200  
Phone: 602-9011 TELEX: 21539

### ISRAEL

Talviton Electronics Ltd., 43 Ben-Jehuda Rd., P.O. Box 3282, Tel-Aviv  
Phone: 444572 CABLE: Talvitok

### JAPAN

Asahi Glass Co., Ltd., 1-2, Marunouchi, 2 Chome, Chiyoda-ku, Tokyo  
Phone: 211-0411 TELEX: 4616

### SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038, Zürich  
Phone: (051) 45-13-00 TELEX: 52012

### INDIA

Semiconductors Limited, Nagar Rd. Mile 4/5,  
Ramawadi, Poona 14, Maharashtra  
Phone: 25186 CABLE: Transducer

### SOUTH AFRICA

Indentronics Proprietary, Ltd., Sheerline House, 24 Webber Street,  
Selby, Johannesburg  
Phone: 834-4971/2/3 TELEX: 43-7660JH

Signetics

**signetics**

811 EAST ARQUES AVENUE  
SUNNYVALE, CALIFORNIA 94086  
TEL: (408) 739-7700  
TWX: (910) 339-9283