

signetics

digital ■

linear ■

mos ■

SECTIONS
SECTIONS
SECTIONS
SECTIONS

signetics
signetics
signetics
signetics
signetics
signetics
signetics
signetics

NUMERICAL INDEX
FUNCTIONAL INDEX
MILITARY
54/74
PRODUCT
SPECIFICATIONS
MSI/TTL
8000 PRODUCT
SPECIFICATIONS
BIPOLAR
MEMORY PRODUCT
SPECIFICATIONS
ECL 1000/10,000
PRODUCT
SPECIFICATIONS
LINEAR
PRODUCT
SPECIFICATIONS
MOS
PRODUCT
SPECIFICATIONS
PACKAGE INFO
RELIABILITY INFO
INDUSTRY
CROSS-REFERENCE
GUIDE

1

2

3

4

5

6

7

8

Copyright 1972

SIGNETICS CORPORATION

Signetics Corporation reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible product.

Signetics Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

Numerical Index and Table of Contents

54/7400

54/7400 Product Information	2-1
S5400/N7400	2-2
S5401/N7401	2-4
S5402/N7402	2-6
S5403/N7403	2-8
S5404/N7404	2-10
S5405/N7405	2-12
S5406/N7406	2-14
S5407/N7407	2-16
S5408/N7408	2-18
S5409/N7409	2-20
S5410/N7410	2-22
S5411/N7411	2-24
S5413/N7413	2-26
S5416/N7416	2-14
S5417/N7417	2-16
S5420/N7420	2-28
S5421/N7421	2-30
S5426/N7426	2-32
S5430/N7430	2-34
S5437/N7437	2-36
S5438/N7438	2-36
S5439/N7439	2-36
S5440/N7440	2-38
N7441	2-40
S5442/N7442	2-42
S5443/N7443	2-44
S5444/N7444	2-46
S5445/N7445	2-48
N7446	2-50
N7447	2-50
N7448	2-54
S5450/N5450	2-58
S5451/N7451	2-58
S5453/N7453	2-60
S5454/N7454	2-60
S5460	2-62
N7460	2-64
S5470/N7470	2-66
S5472/N7472	2-68
S5473/N7473	2-70
S5474/N7474	2-72
S5475/N7475	2-75
S5476/N7476	2-77
S5477/N7477	2-79
S5480/N7480	2-81
S5483/N7483	2-85
S5485/N7485	2-84
S5486/N7486	2-88
N7488	2-90
N7489	2-92
S5490/N7490	2-94
S5491/N7491	2-96
S5492/N7492	2-98
S5493/N7493	2-100
S5494/N7494	2-102

54/7400 (Continued)

S5495/N7495	4-Bit Universal Shift Registers (Parallel-In, Parallel-Out)	2-104
S5496/N7496	5-Bit Shift-Registers (Parallel-In, Parallel Out)	2-106
S54100/N74100	4-Bit Bistable Latches	2-108
S54107/N74107	Dual J-K Master-Slave Flip-Flops	2-110
S54121/N74121	Monostable Multivibrator	2-112
N74122	Retriggerable Monostable Multivibrator with Clear	2-116
S54123/N74123	Dual Retriggerable Monostable Multivibrator with Clear	2-116
N74141	BCD-To-Decimal Decoder/Driver	2-119
S54145/N74145	BCD-To-Decimal Decoder/Driver with 15V Output	2-48
S54150/N74150	16-Line To 1-Line Data Selector /Multiplexer	2-121
S54151/N74151	8-Line To 1-Line Data Selector /Multiplexer	2-123
S54152	8-Line To 1-Line Data Selector/Multiplexer	2-125
S54153/N74153	Dual 4-Line To 1-Line Data Selector/Multiplexer	2-128
S54154/N74154	4-Line To 16-Line Decoder/Demultiplexer	2-130
S54155/56/N74155/56	Dual 2-Line To 4-Line Decoder/Demultiplexer (with Open Collector Output)	2-132
S54157/N74157	Quadruple 2-Input Data Selector/Multiplexer	2-136
S54158/N74158	Quadruple 2-Input Data Selector/Multiplexer	2-136
S54160/N74160	Synchronous Decade Counter	2-138
S54161/N74161	Synchronous 4-Bit Binary Counter	2-138
S54162/N74162	Fully Synchronous Decade Counter	2-138
S54163/N74163	Fully Synchronous 4-Bit Binary Counter	2-138
S54164/N74164	8-Bit Parallel-Out Serial Shift Registers	2-144
S54165/N74165	Parallel-Load 8-Bit Shift Register	2-147
S54166/N74166	8-Bit Shift Register	2-149
S54170/N74170	4x4 Register File	2-151
S54175/N74175	Quadruple D-Type Edge-Triggered Flip-Flops	2-155
S54180/N74180	8-Bit Odd/Even Parity Generator/Checker	2-158
S54181/N74181	High-Speed Arithmetic Logic	2-160
S54182/N74182	Look-Ahead Carry Generator	2-164
S54192/N74192	Synchronous Decade Up/Down Counter with Preset Inputs	2-166
S54193/N74193	Synchronous 4-Bit Binary Up/Down Counter with Preset Inputs	2-170
S54194/N74194	4-Bit Bidirectional Universal Shift Registers	2-174
S54195/N74195	4-Bit Parallel-Access Shift Register	2-176
S54198/N74198	8-Bit Parallel-In, Parallel-Out, Bidirectional Shift Register	2-178
S54199/N74199	8-Bit Parallel-In, Parallel-Out Shift Register (J-K Inputs to First Stage)	2-180
S54H00/N74H00	Quadruple 2-Input Positive NAND Gate	2-183
S54H01/N74H01	Quadruple 2-Input Positive NAND Gate with Open Collector Output	2-185
S54H04/N74H04	Hex Inverter	2-187
S54H05/N74H05	Hex Inverter with Open Collector Output	2-189
S54H08/N74H08	Quadruple 2-Input Positive AND Gate	2-191
S54H10/N74H10	Triple 3-Input Positive NAND Gate	2-193
S54H11/N74H11	Triple 3-Input Positive AND Gate	2-195
S54H20/N74H20	Dual 4-Input Positive NAND Gate	2-197
S54H21/N74H21	Dual 4-Input Positive AND Gate	2-199
S54H22/N74H22	Dual 4-Input Positive NAND Gate with Open Collector Output	2-201
S54H30/N74H30	8-Input Positive NAND Gate	2-203
S54H40/N74H40	Dual 4-Input Positive NAND Buffer	2-205
S54H50/N74H50	Expandable Dual 2-Wide 2-Input AND-OR-Invert Gate	2-206
S54H51/N74H51	Dual 2-Wide 2-Input AND-OR-Invert Gate	2-207
S54H52/N74H52	Expandable 2-2-2-3-Input AND-OR Gate	2-209
S54H53/N74H53	Expandable 2-2-2-3-Input AND-OR-Invert Gate	2-211
S54H54/N74H54	4-Wide 2-Input AND-OR-Invert Gate	2-211
S54H55/N74H55	Expandable 2-Wide 4-Input AND-OR-Invert Gates	2-213
S54H60	Dual 4-Input Expander (for use with S54H50, S54H53, S54H55 Circuits)	2-215
N74H60	Dual 4-Input Expander (for use with N74H50, N74H53, N74H55 Circuits)	2-217
S54H61/N74H61	Triple 3-Input Expander (for use with S54H52, N74H52 Circuits)	2-219
S54H62	3-2-2-3-Input AND-OR- Expander (for use with S54H50, S54H53, S54H55 Circuits)	2-221

54/7400 (Continued)

N74H82	3-2-2-3-Input Expander (for use with N74H50, N74H53, N74H55 Circuits)	2-223
S54H71/N74H71	J-K Master-Slave Flip-Flop (AND-OR Inputs)	2-225
S54H72/N74H72	J-K Master-Slave Flip-Flop (AND Inputs)	2-227
S54H73/N74H73	Dual J-K Master-Slave Flip-Flop	2-229
S54H74/N74H74	Dual D-Type Edge-Triggered Flip-Flop	2-231
S54H76/N74H76	Dual J-K Master-Slave Flip-Flop with Preset and Clear	2-233
S54H101/N74H101	J-K Negative Edge-Triggered Flip-Flop with AND-OR Inputs (50MHz)	2-235
S54H102/N74H102	J-K Negative Edge-Triggered Flip-Flops with AND Inputs (50MHz)	2-237
S54H103/N74H103	Dual J-K Negative Edge-Triggered Flip-Flop (50MHz)	2-239
S54H106/N74H106	Dual J-K Negative Edge-Triggered Flip-Flop (50MHz) with Preset and Clear	2-241
S54H108/N74H108	Dual J-K Negative Edge-Triggered Flip-Flop (50MHz)	2-244
S54S00/N74S00	Quadruple 2-Input Positive NAND Gate	2-247
S54S03/N74S03	Quadruple 2-Input Positive NAND Gate with Open Collector Output	2-247
S54S04/N74S04	Hex Inverter	2-249
S54S05/N74S05	Hex Inverter with Open Collector Output	2-249
S54S10/N74S10	Triple 3-Input Positive NAND Gate	2-251
S54S11/N74S11	Triple 3-Input Positive AND Gate	2-253
S54S15/N74S15	Triple 3-Input Positive AND Gate with Open Collector Output	2-253
S54S20/N74S20	Dual 4-Input Positive NAND Gate	2-254
S54S22/N74S22	Dual 4-Input Positive NAND Gate with Open Collector Output	2-256
S54S40/N74S40	Dual 4-Input Positive NAND Buffers	2-258
S54S64/N74S64	4-2-3-2-Input AND-OR-Invert Gates	2-260
S54S65/N74S65	4-2-3-2-Input AND-OR-Invert Gates with Open Collector Output	2-260
S54S74/N74S74	Dual D-Type Edge-Triggered Flip-Flop	2-262
S54S112/N74S112	Dual J-K Negative Edge-Triggered Flip-Flop	2-264
S54S113/N74S113	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) with Preset	2-266
S54S114/N74S114	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) with Common Clock and Common Clear	2-266
S54S133/N74S133	13-Input NAND Gate	2-268
S54S134/N74S134	12-Input NAND Gate with Tri-State Outputs	2-269
S54S140/N74S140	Dual 4-Input Positive NAND Line Drivers	2-258
S54S151/N74S151	8-Input Data Selectors/Multiplexers	2-270
S54S153/N74S153	Dual 4-Line To 1-Line Data Selectors/Multiplexers	2-273
S54S157/N74S157	Quadruple 2-Line To 1-Line Data Selectors/Multiplexers (Non-Inverting)	2-276
S54S168/N74S168	Quadruple 2-Line To 1-Line Data Selectors/Multiplexers (Inverting)	2-276
S54S174/N74S174	Hex D-Type Flip-Flops with Clear	2-278
S54S175/N74S175	Quadruple D-Type Flip-Flops with Clear	2-278
S54S181/N74S181	Arithmetic Logic Units/Function Generators	2-281
S54S194/N74S194	4-Bit Bidirectional Universal Shift Registers	2-284
S54S195/N74S195	4-Bit Parallel-Access Shift Registers	2-287
S54S251/N74S251	8-Input Data Selectors/Multiplexers with Tri-State Outputs	2-270
S54S257/N74S257	Quadruple 2-Line To 1-Line Data Selectors/Multiplexers with Tri-State Outputs (Non-Inverting)	2-290
S54S258/N74S258	Quadruple 2-Line To 1-Line Data Selectors/Multiplexers with Tri-State Outputs (Inverting)	2-290
54/74174	Hex D-Type Flip Flop with Clear (Product Available)	
MSI 8000/TTL		
MSI 8000/TTL Product And Ordering Information		
8200	Dual 5-Bit Buffer Register	3-1
8201	Dual 5-Bit Buffer Register with D Complement	3-16
8202	10-Bit Buffer Register	3-16
8203	10-Bit Buffer Register with D Complement	3-16
8230	8-Input Digital Multiplexer	3-22
8231	8-Input Digital Multiplexer	3-22
8232	8-Input Digital Multiplexer	3-22
8233	2-Input 4-Bit Digital Multiplexer	3-26
8234	2-Input 4-Bit Digital Multiplexer	3-26

MSI 8000/TTL (Continued)

8235	2-Input 4-Bit Digital Multiplexer	3-26
8241	Quad Exclusive-OR	3-31
8242	Quad Exclusive-NOR	3-31
8243	8-Bit Position Scaler	3-35
8250	Binary-To-Octal Decoder	3-39
8251	BCD-To-Decimal Decoder	3-39
8252	BCD-To-Decimal Decoder	3-39
8260	Arithmetic Logic Element	3-43
8261	Fast Carry Extender	3-49
8262	9-Bit Parity Generator and Checker	3-53
8263	3-Input, 4-Bit Digital Multiplexer	3-57
8264	3-Input, 4-Bit Digital Multiplexer	3-57
8266	2-Input, 4-Bit Digital Multiplexer	3-63
8267	2-Input, 4-Bit Digital Multiplexer	3-63
8268	Gated Full Adder	3-67
8269	4-Bit Comparator	3-71
8270	4-Bit Shift Register	3-73
8271	4-Bit Shift Register	3-73
8273	10-Bit Serial-In, Parallel-Out Shift Register	3-79
8274	10-Bit Parallel-In, Serial-Out Shift Register	3-80
8275	Quad Bistable Latch	3-82
8276	8-Bit Shift Register	3-85
8277	Dual 8-Bit Shift Register	3-88
8280	Presetable Decade Counter	3-90
8281	Presetable Binary Counter	3-90
8284	Binary Up/Down Counter	3-96
8285	Decade Up/Down Counter	3-96
8288	Divide-By-Twelve Counter	3-100
8290	Presetable High Speed Decade Counter	3-106
8291	Presetable High Speed Binary Counter	3-106
8292	Presetable Low Power Decade Counter	3-112
8293	Presetable Low Power Binary Counter	3-112
8T01	*Nixie Decoder/Driver	3-118
8T04	Seven Segment Decoder Display Driver (Active Low Outputs)	3-120
8T05	Seven Segment Decoder Display Driver (Active High Outputs)	3-124
8T06	Seven Segment Decoder/Display Driver (Active High Outputs)	3-128
8T09	Quad Bus Driver (Tri-State Outputs)	3-132
8T10	Quad D-Type Bus Flip-Flop (Tri-State Outputs)	3-136
8T13	Dual Line Driver	3-140
8T14	Triple Line Receiver/Schmitt Trigger	3-143
8T15	Dual Communications EIA/MIL Line Driver	3-147
8T16	Dual Communications EIA/MIL Line Receiver	3-150
8T20	Bidirectional Monostable Multivibrator (Differential Input)	3-154
8T22	Retriggerable Monostable Multivibrator	3-159
8T23	Dual Line Driver for IBM 360/370 Interface	3-161
8T24	Triple Line Receiver for IBM 360/370 Interface	3-165
8T25	Dual MOS Sense Amplifier with Latch (Tri-State Outputs)	3-169
8T26	Quad Bus Driver/Receiver (Tri-State Outputs)	3-173
SCHOTTKY 82S MSI INFORMATION		3-177
82S30	8-Input Digital Multiplexer	3-178
82S31	8-Input Digital Multiplexer	3-180
82S32	8-Input Digital Multiplexer	3-180
82S33	2-Input, 4-Bit Digital Multiplexer	3-181
82S34	2-Input, 4-Bit Digital Multiplexer	3-181

* Nixie is a Burroughs Company trademark

SCHOTTKY 82S MSI INFORMATION (Continued)

82S41	Quad Exclusive-OR Element	3-183
82S42	4-Bit Quad Exclusive-NOR	3-185
82S50	Binary-to-Octal Decoder	3-186
82S52	BCD-to-Decimal Decoder	3-186
82S62	9-Bit Parity Generator and Checker	3-188
82S66	2-Input, 4-Bit Digital Multiplexer	3-190
82S67	2-Input, 4-Bit Digital Multiplexer	3-190
82S70	4-Bit Shift Register	3-192
82S71	4-Bit Shift Register	3-192
82S80	Presetable Very High Speed Decade Counter	3-193
82S91	Presetable Very High Speed Binary Counter	3-193
82S82/83	BCD Arithmetic Unit/BCD Adder	3-198

BIPOLAR MEMORY

8204	2048-Bit Bipolar ROM (256x8)	4-1
8205	4096-Bit Bipolar ROM (512x8)	4-1
8220	8-Bit Content Addressable Memory (4x2 CAM)	4-3
8223	256-Bit Bipolar Field-Programmable ROM (32x8 PROM)	4-8
8224	256-Bit Bipolar ROM (32x8)	4-11
8225	64-Bit Bipolar Scratch Pad Memory (16x4 RAM)	4-15
8228	4096-Bit Bipolar ROM (1024x4)	4-18
82S06	256-Bit Bipolar RAM (256x1 RAM Tri-State)	4-20
82S07	256-Bit Bipolar RAM (256x1 RAM Open Collector)	4-20
82S16	256-Bit Bipolar RAM (256x1 RAM Tri-State)	4-22
82S17	256-Bit Bipolar RAM (256x1 RAM Open Collector)	4-22
82S21	64-Bit Bipolar High Speed Write-While-Read RAM (32x2)	4-24
82S23	256-Bit Bipolar Programmable ROM (32x8 PROM Open Collector)	4-27
82S26	1024-Bit Bipolar Programmable ROM (256x4 PROM Open Collector)	4-30
82S29	1024-Bit Bipolar Programmable ROM (256x4 PROM Tri-State Outputs)	4-30
82S123	256-Bit Bipolar Programmable ROM (32x8 PROM Tri-State)	4-27
Bipolar Memory Ordering Information		4-34

ECL 1,000/10,000

ECL 1,000/10,000 Product Information		5-1
1004	Dual 4-Input Gate (2 OR Outputs with Pulldowns/ 2 NOR Outputs with Pulldowns)	5-2
1005	Dual 4-Input Gate (2 OR Outputs with Pulldowns/ 2 NOR Outputs without Pulldowns)	5-2
1006	Dual 4-Input Gate (2 OR Outputs with Pulldowns/ 2 NOR Outputs without Pulldowns)	5-2
1010	Quad 2-Input Gate (4 NOR Outputs with Pulldowns)	5-2
1011	Quad 2-Input Gate (2 NOR Outputs with Pulldowns/ 2 NOR Outputs without Pulldowns)	5-2
1012	Quad 2-Input Gate (4 NOR Outputs without Pulldowns)	5-2
1013	AC Coupled J-K Flip-Flop (85 MHz Typ.)	5-2
1014	Dual R-S Flip-Flop (Positive Clock)	5-2
1015	Dual R-S Flip-Flop (Negative Clock)	5-2
1016	Dual R-S Flip-Flop (Single Rail) (D-Type)	5-2
1017	Dual Level Translator (TTL/DTL to ECL)	5-2
1024	Dual 2-Input Expandable Gate	5-2
1025	Dual 4-5-Input Expander	5-2
1027	AC Coupled J-K Flip-Flop (120 MHz Typ.)	5-2
1033	Dual R-S Flip-Flop (Single Rail, Negative Clock)	5-2
1039	Quad Level Translator (ECL to TTL/DTL)	5-2
1068	Quad ECL to TTL Translator	5-13
10100	Quad 3-Input NOR Gate	5-25
10101	Quad 2-Input OR/NOR Gate (Complementary Outputs)	5-26

ECL 1,000/10,000 (Continued)

10102	Quad 2-Input NOR Gate	5-28
10105	Triple 2-3-2 OR/NOR Gate	5-30
10106	Triple 4-3-3 NOR Gate	5-32
10107	Triple Exclusive OR/NOR Gate	5-34
10109	Dual 4-5-Input OR/NOR Gate	5-36
10110	Dual 3-Input 3-Output OR Gate	5-38
10111	Dual 3-Input 3-Output NOR Gate	5-40
10112	Dual 3-Input 1 OR/2 NOR Output Gate	5-42
10113	Quad Exclusive OR (with Enable)	5-44
10115	Quad Differential Line Receiver	5-46
10116	Triple Differential OR/NOR Line Receiver	5-48
10117	2-Wide 2, 3-Input OR-AND/OR-AND-INVERT Gate	5-50
10118	Dual 2-Wide 3, 3-Input OR-AND Gate	5-52
10119	4-Wide 4, 3, 3, 3-Input OR-AND Gate Dual	5-54
10121	4-Wide 3, 3, 3, 3-Input OR-AND/OR-AND-INVERT Gate	5-56
10124	Quad Differential Line Driver/Quad TTL to ECL Translator	5-58
10125	Quad Differential Line Receiver/Quad ECL to TTL Translator	5-59
10130	Dual D-Type Latch	5-60
10131	Dual D-Type Master-Slave Flip-Flop	5-63
10132	Dual Multiplexer-Latch (with Reset)	5-67
10133	Quad D-Type Latch (with Gated Outputs)	5-69
10134	Dual Multiplexer-Latch (with Independent Selects)	5-71
10136	Universal Hexadecimal Counter	5-73
10137	Universal Decimal Counter	5-73
10141	4-Bit Universal Shift Register	5-74
10160	12-Bit Parity Checker-Generator Circuit	5-75
10161	1 of 8 Demultiplexer/Decoder (Selected Output is Low)	5-76
10162	1 of 8 Demultiplexer/Decoder (Selected Output is High)	5-78
10164	8 Line to 1 Line Multiplexer (with Enable)	5-80
10170	9-Bit Parity Circuit (with 2 Carry Inputs)	5-82
10171	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is Low)	5-83
10172	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is High)	5-85
10173	Quad 2 to 1 Multiplexer-Latch	5-87
10174	Dual 4 Line to 1 Line Multiplexer (with Enable)	5-89
10181	4-Bit Arithmetic Logic Unit/Function Generator	5-91
10210	Dual 3-Input Triple OR Output High Performance Gate	5-94
10211	Dual 3-Input Triple NOR Output High Performance Gate	5-94
10212	Dual 3-Input Two NOR/One OR Output High Performance Gate	5-94

LINEAR

Linear Product Information		6-1
501	Video Amplifier	6-3
510	Dual Differential Amplifier	6-5
511	Dual Differential Amplifier	6-7
515	Differential Amplifier	6-9
516	Operational Amplifier	6-12
526	Analog Voltage Comparator	6-14
527	High Speed Voltage Comparator	6-16
529	High Speed Voltage Comparator	6-20
531	High Slew Rate Operational Amplifier	6-24
PA239	Dual Low Noise Preamplifier	6-30
536	FET Input Operational Amplifier	6-32
540	Power Driver	6-36
550	Precision Voltage Regulator	6-44
555	Timer	6-49
560	Phase Locked Loop	6-56
561	Phase Locked Loop	6-61

LINEAR (Continued)

562	Phase Locked Loop	6-66
565	Phase Locked Loop	6-72
566	Function Generator	6-77
567	Tone Decoder Phase Locked Loop	6-81
592	Video Amplifier	6-91
μ A709	Operational Amplifier	6-97
μ A710	Differential Voltage Comparator	6-99
μ A711	Dual Voltage Comparator	6-101
μ A723	Precision Voltage Regulator	6-103
μ A733	Differential Video Amplifier	6-108
μ A740	FET Input Operational Amplifier	6-113
μ A741	High Performance Operational Amplifier	6-115
μ A747	Dual Operational Amplifier	6-119
μ A748	High Performance Operational Amplifier	6-124
ULN2111	FM Detector and Limiter	6-128
5070/71/72	Television Chroma System	6-134
5070	Chroma Signal Processor	6-136
5071	Chroma Amplifier	6-138
5072	Chroma Demodulator	6-140
5556	Internally Compensated Operational Amplifier	6-142
5558	Dual Operational Amplifier	6-145
5596	Balanced Modulator-Demodulator	6-147
SN7520	Dual Core Memory Sense Amplifier	6-149
SN7521	Dual Core Memory Sense Amplifier	6-149
SN7522	Dual Core Memory Sense Amplifier	6-149
SN7523	Dual Core Memory Sense Amplifier	6-149
SN7524	Dual Core Memory Sense Amplifier	6-149
SN7525	Dual Core Memory Sense Amplifier	6-149
75450	Dual Peripheral Driver	6-157
75451	Dual Peripheral Driver	6-159
DM8880	High Voltage 7-Segment Decoder/Driver	6-161
LM101A	High Performance Operational Amplifier	6-164
LM101	High Performance Amplifier	6-169
LM107	General Purpose Operational Amplifier	6-175
LM109	Five Volt Regulator	6-179
LM201A	High Performance Operational Amplifier	6-164
LM201	High Performance Amplifier	6-169
LM207	General Purpose Operational Amplifier	6-175
LM209	Five Volt Regulator	6-179
LM301A	High Performance Operational Amplifier	6-164
LM307	General Purpose Operational Amplifier	6-175
LM309	Five Volt Regulator	6-179
Definition of Terms		6-183

MOS**MOS Product Information**

1103	Fully Decoded Random Access 1024-Bit Dynamic Memory (300ns Access Time)	7-1 7-15
1103-1	Fully Decoded Random Access 1024-Bit Dynamic Memory (150ns Access Time)	7-21
2000	Dual Static Shift Registers	7-26
2010	Dual 100-Bit Static Shift Register DC To 3MHz	7-29
2400	Fully Decoded 1024 and 2048 Static Read Only Memories	7-32
2441	Fully Decoded 1024 Static Read-Only Memory (256x4)	7-39
2451	Fully Decoded 1024 Static Read-Only Memory (128x8) (256x4)	7-39
2461	Fully Decoded 2048 Static Read-Only Memory (256x8) (512x4)	7-39
2462	Fully Decoded 2048 Static Read-Only Memory (512x4)	7-39
2501	Fully Decoded 256x1 Static Random Access Memory	7-45

MOS (Continued)

25L01	Fully Decoded 256x1 Static Random Access Memory (Low Power)	7-53
2502	Quad 256-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2503	Dual 512-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2504	Single 1024-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2505	512-Bit Recirculating Dynamic Shift Registers	7-62
2506	Dual 100-Bit Dynamic Shift Register (Bare Drain)	7-68
2507	Dual 100-Bit Dynamic Shift Register (7.5K Pulldown Resistor)	7-68
2509	Tri-State Output Dual 50-Bit Static Shift Register	7-73
2510	Tri-State Output Dual 100-Bit Static Shift Register	7-73
2511	Tri-State Output Dual 200-Bit Static Shift Register	7-73
2512	1024-Bit Recirculating Dynamic Shift Register	7-62
2513	High Speed 64x7x5 Character Generator	7-80
2516	High Speed 64x6x8 Static Character Generator	7-88
2517	Dual 100-Bit Dynamic Shift Register (20K Pulldown Resistor)	7-68
2518	Hex 32-Bit Static Shift Registers	7-96
2519	Hex 40-Bit Static Shift Registers	7-96
2521	Dual 128-Bit Static Shift Register	7-102
2522	Dual 132-Bit Static Shift Register	7-102
2524	512-Bit Recirculating Dynamic Shift Registers	7-108
2525	1024-Bit Recirculating Dynamic Shift Registers	7-108
2526	High Speed 64x9x9 Static Character Generator	7-113
2527	Dual 256-Bit Static Shift Registers	7-118
2528	Dual 250-Bit Static Shift Registers	7-118
2529	Dual 240-Bit Static Shift Registers	7-118
2530	High Speed 512x8 Static Read-Only Memory	7-124
2532	Quad 80-Bit Static Shift Register	7-127
2533	1024-Bit Static Shift Register	7-131
2535	Universal Asynchronous First-In, First-Out Buffer Register	7-135
2536	Universal Asynchronous Receiver Transmitter (UAR-T)	7-139
2548	Fully Decoded, 2048-Bit Random Access Memory	7-147
2580	8192-Bit High Speed Static Read-Only Memory	7-151
2602	Fully Decoded 1024-Bit Static Random Access Memory (1 μ s Access and Cycle Time)	7-158
2602-1	Fully Decoded 1024-Bit Static Random Access Memory (500ns Access and Cycle Time)	7-158
2400 Series Custom Coding Information		7-161
2513 Static Character Generator Custom Coding Information		7-172
2516 Static Character Generator Custom Coding Information		7-184
2430 High Speed 512x8 Static Read-Only Memory Programming Information		7-196
2526 High Speed 64x9x9 Character Generator Programming Information		7-197
2526 Applications Memo		7-200
2602 Applications Memo		7-204
Standard ROM Codes		7-208

SIGNETICS PACKAGES

A PACKAGE	14-Lead Dual In-Line, Molded	8-1
B PACKAGE	16-Lead Dual In-Line, Molded	8-1
DA PACKAGE	TO-3 Solid Header	8-2
DB PACKAGE	TO-5 Solid Header	8-2
F PACKAGE	14-Lead Dual In-Line Cerdip	8-3
F PACKAGE	16-Lead Dual In-Line Cerdip	8-3
F PACKAGE	24-Lead Dual In-Line Cerdip	8-4
I PACKAGE	14-Lead, Dual In-Line Ceramic	8-4
I PACKAGE	16-Lead, Dual In-Line Ceramic	8-5
I PACKAGE	18-Lead, Dual In-Line Ceramic	8-5
I PACKAGE	22-Lead, Dual In-Line Ceramic	8-6
I PACKAGE	24-Lead, Dual In-Line Ceramic	8-6

SIGNETICS PACKAGES (Continued)

I PACKAGE	28-Lead, Dual In-Line Ceramic	8-7
I PACKAGE	40-Lead, Dual In-Line Ceramic	8-7
K PACKAGE	10-Lead, TO-5 Header, Short Can	8-8
L PACKAGE	10-Lead, TO-5 Header, Tall Can	8-8
N PACKAGE	24-Lead, Dual In-Line, Molded	8-9
NX PACKAGE	24-Lead, Dual In-Line, Molded	8-9
Q PACKAGE	10-Lead Flat, Ceramic	8-10
Q PACKAGE	14-Lead Flat, Ceramic	8-10
Q PACKAGE	16-Lead Flat, Ceramic	8-11
Q PACKAGE	24-Lead Flat, Ceramic	8-11
T PACKAGE	8-Lead TO-5 Header	8-12
V PACKAGE	8-Lead, Dual In-Line, Molded	8-12
W PACKAGE	10-Lead Flat, Cerpac	8-13
W PACKAGE	14-Lead Flat, Cerpac	8-13
W PACKAGE	16-Lead Flat, Cerpac	8-14
XA PACKAGE	18-Lead, Dual In-Line, Molded	8-14
XC PACKAGE	22-Lead, Dual In-Line, Molded	8-15

RELIABILITY INFORMATION

SUPR DIP Program	8-17
Digital Sure 883 Program	8-21
Linear Sure 883 Program	8-23
MOS Sure 883 Program	8-28

INDUSTRY CROSS REFERENCE**8-31**

FUNCTIONAL INDEX AND TABLE OF CONTENTS

Product No.	Name	Product Line	Page No.
ARITHMETIC ELEMENTS			
54/7480	Gated Full Adders	54/74	2-81
54/7483	4-Bit Binary Full Adders	54/74	2-85
54/7485	4-Bit Magnitude Comparators	54/74	2-84
54/7486	Quadruple 2-Input Exclusive-OR Gates	54/74	2-88
8241	Quad Exclusive OR	MSI/TTL 8000	3-31
8242	Quad Exclusive NOR	MSI/TTL 8000	3-31
8260	Arithmetic Logic Element	MSI/TTL 8000	3-43
8261	Fast Carry Extender	MSI/TTL 8000	3-49
8262	9-Bit Parity Generator and Checker	MSI/TTL 8000	3-53
8268	Gated Full Adder	MSI/TTL 8000	3-67
8269	4-Bit Comparator	MSI/TTL 8000	3-71
82S62	9-Bit Parity Generator and Checker	MSI/TTL 8000	3-188
82S82/83	BCD Arithmetic Unit/BCD Adder		3-198
10160	12-Bit Parity Checker-Generator Circuit	ECL	5-75
10170	9-Bit Parity Circuit (with 2 Carry Inputs)	ECL	5-82
10181	4-Bit Arithmetic Logic Unit/Function Generator	ECL	5-91
54/74180	8-Bit Odd-Even Parity Generators/Checkers	54/74	2-158
54/74181	4-Bit Arithmetic Logic Unit (ALU) and Function Generators	54/74	2-160
54/74182	Look-Ahead Carry Generators (for ALU)	54/74	2-164
S54S181/N74S181	Arithmetic Logic Units/Function Generators	54/74	2-281
CHARACTER GENERATOR			
2513	High Speed 64x7x5 Character Generator	MOS	7-80
2516	High Speed 64x8x8 Character Generator	MOS	7-88
2526	High Speed 64x9x9 Static Character Generator	MOS	7-113
COMMUNICATIONS CIRCUITS			
501	Video Amplifier	LINEAR	6-3
592	Video Amplifier	LINEAR	6-91
μ A733	Differential Video Amplifier	LINEAR	6-108
511	Dual Differential Amplifier	LINEAR	6-7
515	Differential Amplifier	LINEAR	6-9
510	Dual Differential Amplifier	LINEAR	6-5
PA239	Dual Low Noise Preamplifier	LINEAR	6-30
5596	Balanced Modulator-Demodulator	LINEAR	6-147
75450	Dual Peripheral Driver	LINEAR	6-157
75451	Dual Peripheral Driver	LINEAR	6-159
DM8880	High Voltage 7-Segment Decoder/Driver	LINEAR	6-161
COMPARATORS and SENSE AMPLIFIERS			
526	Analog Voltage Comparator	LINEAR	6-14
527	High Speed Voltage Comparator	LINEAR	6-16
529	High Speed Voltage Comparator	LINEAR	6-20
μ A710	Differential Voltage Comparator	LINEAR	6-99
μ A711	Dual Voltage Comparator	LINEAR	6-101
SN7520	Dual Core Memory Sense Amplifier	LINEAR	6-149
SN7521	Dual Core Memory Sense Amplifier	LINEAR	6-149
SN7522	Dual Core Memory Sense Amplifier	LINEAR	6-149
SN7523	Dual Core Memory Sense Amplifier	LINEAR	6-149
SN7524	Dual Core Memory Sense Amplifier	LINEAR	6-149
SN7525	Dual Core Memory Sense Amplifier	LINEAR	6-149
CONSUMER CIRCUITS			
540	Power Driver	LINEAR	6-36
555	Timer	LINEAR	6-49

CONSUMER CIRCUITS (Continued)

5070/71/72	Television Chroma System	LINEAR	6-134
5070	Chroma Signal Processor	LINEAR	6-136
5071	Chroma Amplifier	LINEAR	6-138
5072	Chroma Demodulator	LINEAR	6-140
ULN2111	FM Detector and Limiter	LINEAR	6-128

COUNTERS

54/7490	Decade Counters	54/74	2-94
54/7492	Divide-by-Twelve Counters	54/74	2-98
54/7493	4-Bit Binary Counters	54/74	2-100
8280	Presetable Decade Counter	MSI/TTL 8000	3-90
8281	Presetable Binary Counter	MSI/TTL 8000	3-90
8284	Binary Up/Down Counter	MSI/TTL 8000	3-96
8285	Decade Up/Down Counter	MSI/TTL 8000	3-96
8288	Divide-by-Twelve Counter	MSI/TTL 8000	3-100
8290	High Speed Presetable Decade Counter	MSI/TTL 8000	3-106
8291	High Speed Presetable Binary Counter	MSI/TTL 8000	3-106
8292	Low Power Presetable Decade Counter	MSI/TTL 8000	3-112
8293	Low Power Presetable Binary Counter	MSI/TTL 8000	3-112
82S90	Presetable Very High Speed Decade Counter	MSI/TTL 8000	3-193
82S91	Presetable Very High Speed Binary Counter	MSI/TTL 8000	3-193
10136	Universal Hexadecimal Counter	ECL	5-73
10137	Universal Decimal Counter	ECL	5-73
54/74160	Synchronous Decade Counter	54/74	2-138
54/74161	Synchronous 4-Bit Binary Counters	54/74	2-138
54/74162	Fully Synchronous Decade Counter	54/74	2-138
54/74163	Fully Synchronous 4-Bit Binary Counter	54/74	2-138
54/74192	Synchronous Up/Down Decade Counters (Two Clock Lines)	54/74	2-166
54/74193	Synchronous Up/Down 4-Bit Binary Counters (Two Clock Lines)	54/74	2-170

DECODERS/DEMULPLEXERS

54/7442	BCD-to-Decimal Decoders	54/74	2-42
54/7443	Excess-3-to-Decimal Decoders	54/74	2-43
54/7444	Excess-3-Gray-to-Decimal Decoders	54/74	2-46
82S50	Binary-to-Octal Decoder	MSI/TTL 8000	3-186
82S52	BCD-to-Decimal Decoder	MSI/TTL 8000	3-186
10161	1 of 8 Demultiplexer/Decoder (Selected Output is Low)	ECL	5-76
10162	1 of 8 Demultiplexer/Decoder (Selected Output is High)	ECL	5-78
10171	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is Low)	ECL	5-83
10172	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is High)	ECL	5-85
54/74154	4-Line to 16-Line (1 of 16) Decoders/Demultiplexers	54/74	2-130
54/74155	Dual 2-Line to 4-Line Decoders/Demultiplexers	54/74	2-132
54/74156	Dual 2-Line to 4-Line Decoders/Demultiplexers (w/Open Collector output)	54/74	2-132

DECODERS/DRIVERS

8250	Binary-to-Octal Decoder	MSI/TTL 8000	3-39
8251	BCD-to-Decimal Decoder	MSI/TTL 8000	3-39
8252	BCD-to-Decimal Decoder	MSI/TTL 8000	3-39
8T01	Nixie™ Decoder/Driver (68V, 5mA)	MSI/TTL 8000	3-118
8T04	Seven-Segment Decoder/Driver (Active low -40mA current sink)	MSI/TTL 8000	3-120
8T05	Seven-Segment Decoder/Driver (Active high -2.5mA current source)	MSI/TTL 8000	3-124
8T06	Seven-Segment Decoder/Driver (Active high -bare collector)	MSI/TTL 8000	3-128
7441	BCD-to-Decimal Decoders/Drivers with Blanking	54/74	2-40

DECODERS/DRIVERS (Continued)

54/7445	BCD-to-Decimal Decoders/Drivers with 30V Output	54/74	2-48
54/74145	BCD-to-Decimal Decoders/Drivers with 15V Output	54/74	2-48
7446	BCD-to-Seven-Segment Decoders/Drivers with 30V Output	54/74	2-50
7447	BCD-to-Seven-Segment Decoders/Drivers with 15V Output	54/74	2-50
7448	BCD-to-Seven-Segment Decoders	54/74	2-54
74141	BCD-to-Decimal Decoder/Driver	54/74	2-119

EXPANDERS

5460	Dual 4-Input Expander	54/74	2-62
7460	Dual 4-Input Expander	54/74	2-64
54H60	Dual 4-Input Expander	54/74	2-215
74H60	Dual 4-Input Expander	54/74	2-217
54/74H61	Triple 3-Input Expanders	54/74	2-219
54H62	3-2-2-3-Input AND-OR Expander	54/74	2-221
74H62	3-2-2-3-Input Expander	54/74	2-223

FLIP-FLOP/LATCHES

1013	AC Coupled J-K Flip-Flop (85MHz Typ.)	ECL	5-11
1014	Dual R-S Flip-Flop (Positive Clock)	ECL	5-11
1015	Dual R-S Flip-Flop (Negative Clock)	ECL	5-11
1016	Dual R-S Flip-Flop (Single Rail) (D-Type)	ECL	5-11
1027	AC Coupled J-K Flip-Flop (120MHz Typ.)	ECL	5-11
1033	Dual R-S Flip-Flop (Single Rail, Negative Clock)	ECL	5-11
54/7470	Positive Edge-Triggered J-K Flip-Flops (AND Inputs)	54/74	2-66
54/7472	J-K Master-Slave Flip-Flops (AND Inputs)	54/74	2-68
54/7473	Dual J-K Master-Slave Flip-Flops	54/74	2-70
54/7474	Dual D-Type Edge-Triggered Flip-Flops	54/74	2-72
54/7475	Quadruple Bistable Latches	54/74	2-75
54/7476	Dual J-K Master-Slave Flip-Flops w/Preset and Clear	54/74	2-50
54/7477	Quadruple Bistable Latches	54/74	2-50
54/74H71	J-K Master-Slave Flip-Flop (AND-OR Inputs)	54/74	2-225
54/74H72	J-K Master-Slave Flip-Flops (AND Inputs)	54/74	2-227
54/74H73	Dual J-K Master-Slave Flip-Flops	54/74	2-229
54/74H74	Dual D-Type Edge-Triggered Flip-Flops	54/74	2-231
54/74H76	Dual J-K Master-Slave Flip-Flops w/Preset and Clear	54/74	2-233
N74S74	Dual D-Type Edge-Triggered Flip-Flops	54/74	2-262
8275	Quad Bistable Latch	MSI/TTL 8000	3-82
10130	Dual D-Type Latch	ECL	5-60
10131	Dual D-Type Master-Slave Flip-Flop	ECL	5-63
10132	Dual Multiplexer-Latch (with Reset)	ECL	5-67
10133	Quad D-Type Latch (with Gated Outputs)	ECL	5-69
10134	Dual Multiplexer-Latch (with Independent Selects)	ECL	5-71
10173	Quad 2 to 1 Multiplexer-Latch	ECL	5-87
54/74100	8-Bit Bistable Latches	54/74	2-108
54/74107	Dual J-K Master-Slave Flip-Flops (V _{CC} -14, Gnd -7)	54/74	2-110
54/74121	Monostable Multivibrators	54/74	2-112
54/74122	Retriggerable Monostable Multivibrators w/Clear	54/74	2-116
54/74123	Dual Retriggerable Monostable Multivibrators w/Clear	54/74	2-116
54/74175	Quadruple D-Type Edge-Triggered Flip-Flops	54/74	2-115
54/74H101	J-K Negative Edge-Triggered Flip-Flop with AND-OR Inputs (50MHz)	54/74	2-235
54/74H102	J-K Negative Edge-Triggered Flip-Flops with AND Inputs (50MHz)	54/74	2-237
54/74H103	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz)	54/74	2-239
54/74H106	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz) w/Preset and Clear	54/74	2-241

FLIP-FLOP/LATCHES (Continued)

54/74H108	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz) (Common Clock)	54/74	2-244
S54S112/N74S112	Dual J-K Negative Edge-Triggered Flip-Flop	54/74	2-264
S54S113/N74S113	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) with Preset	54/74	2-266
S54S114/N74S114	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) w/Common Clock and Common Clear	54/74	2-266
S54S174/N74S174	Hex D-Type Flip-Flops with Clear	54/74	2-278
S54S175/N74S175	Quadruple D-Type Flip-Flops with Clear	54/74	2-278

GATES/BUFFERS

1004	Dual 4-Input Gate (2 OR Outputs with Pulldowns/2 NOR Outputs with Pulldowns)	ECL	5-11
1005	Dual 4-Input Gate (2 OR Outputs with Pulldowns/2 NOR Outputs without Pulldowns)	ECL	5-11
1006	Dual 4-Input Gate (2 OR Outputs with Pulldowns/2 NOR Outputs without Pulldowns)	ECL	5-11
1010	Quad 2-Input Gate (4 NOR Outputs with Pulldowns)	ECL	5-11
1011	Quad 2-Input Gate (2 NOR Outputs with Pulldowns/2 NOR Outputs without Pulldowns)	ECL	5-11
1012	Quad 2-Input Gate (4 NOR Outputs without Pulldowns)	ECL	5-11
1024	Dual 2-Input Expandable Gate	ECL	5-11
1025	Dual 4-5-Input Expander	ECL	5-11
54/7400	Quadruple 2-Input Positive NAND Gates	54/74	2-2
54/7401	Quadruple 2-Input Positive NAND Gates (w/Open- Collector Output)	54/74	2-4
54/7402	Quadruple 2-Input Positive NOR Gates	54/74	2-6
54/7403	Quadruple 2-Input Positive NAND Gates (w/Open- Collector Output)	54/74	2-8
54/7404	Hex Inverters	54/74	2-10
54/7405	Hex Inverters (w/Open-Collector Output)	54/74	2-12
54/7406	Hex Inverter Buffers/Drivers (w/Open-Collector High- Voltage Output)	54/74	2-14
54/7407	Hex Buffers/Drivers (w/Open-Collector High Voltage Output)	54/74	2-16
54/7408	Quadruple 2-Input Positive AND Gates	54/74	2-18
54/7409	Quadruple 2-Input Positive AND Gates	54/74	2-20
54/7410	Triple 3-Input Positive NAND Gates	54/74	2-22
54/7411	Triple 3-Input Positive AND Gate	54/74	2-24
54/7413	Dual NAND Schmitt Trigger	54/74	2-26
54/7416	Hex Inverter Buffers/Drivers (w/Open-Collector High-Voltage Output)	54/74	2-14
54/7417	Hex Buffers/Drivers (w/Open-Collector High Voltage Output)	54/74	2-16
54/7420	Dual 4-Input Positive NAND Gates	54/74	2-28
54/7421	Dual 4-Input Positive AND Gate	54/74	2-30
54/7426	Quadruple 2-Input High-Voltage Interface NAND Gates	54/74	2-32
54/7430	8-Input Positive NAND Gates	54/74	2-34
54/7437	Quadruple 2-Input Positive NAND Buffers	54/74	2-36
54/7438	Quadruple 2-Input Positive NAND Buffers (w/Open Collector Output)	54/74	2-36
54/7439	Quadruple 2-Input Positive NAND Buffer (w/Open Collector Output)	54/74	2-36
54/7440	Dual 4-Input Positive NAND Buffers	54/74	2-38
54/7450	Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	54/74	2-58
54/7451	Dual 2-Wide 2-Input AND-OR-INVERT Gates	54/74	2-58
54/7453	Expandable 4-Wide 2-Input AND-OR-INVERT Gates	54/74	2-60
54/7454	4-Wide 2-Input AND-OR-INVERT Gates	54/74	2-60
54/74H00	Quadruple 2-Input Positive NAND Gates	54/74	2-183

GATES/BUFFERS (Continued)

54/74H01	Quadruple 2-Input Positive NAND Gates (w/Open Collector Output)	54/74	2-185
54/74H04	Hex Inverters	54/74	2-187
54/74H05	Hex Inverters (w/Open Collector Output)	54/74	2-189
54/74H08	Quadruple 2-Input Positive AND Gate	54/74	2-191
54/74H10	Triple 3-Input Positive NAND Gates	54/74	2-193
54/74H11	Triple 3-Input Positive AND Gates	54/74	2-195
54/74H20	Dual 4-Input Positive NAND Gates	54/74	2-197
54/74H21	Dual 4-Input Positive AND Gates	54/74	2-199
54/74H22	Dual 4-Input Positive NAND Gates (w/Open Collector Output)	54/74	2-201
54/74H30	8-Input Positive NAND Gates	54/74	2-203
54/74H40	Dual 4-Input Positive NAND Buffers	54/74	2-205
54/74H50	Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	54/74	2-206
54/74H51	Dual 2-Wide 2-Input AND-OR-INVERT Gates	54/74	2-207
54/74H52	Expandable 2-2-2-3-Input AND-OR Gates	54/74	2-209
54/74H53	Expandable 2-2-2-3-Input AND-OR-INVERT Gates	54/74	2-211
54/74H54	4-Wide 2-Input AND-OR-INVERT Gates	54/74	2-211
54/74H55	Expandable 2-Wide 4-Input AND-OR-INVERT Gates	54/74	2-213
S54S00/N74S00	Quadruple 2-Input Positive NAND Gate	54/74	2-247
S54S03/N74S03	Quadruple 2-Input Positive NAND Gate (w/Open Collector Output)	54/74	2-247
S54S04/N74S04	Hex Inverter	54/74	2-249
S54S05/N74S05	Hex Inverter (w/Open Collector Output)	54/74	2-249
S54S10/N74S10	Triple 3-Input Positive NAND Gate	54/74	2-251
N74S11	Triple 3-Input Positive AND Gate	54/74	2-253
N74S15	Triple 3-Input Positive AND Gate (w/Open Collector Output)	54/74	2-253
S54S20/N74S20	Dual 4-Input Positive NAND Gate	54/74	2-254
S54S22/N74S22	Dual 4-Input Positive NAND Gate (w/Open Collector Output)	54/74	2-256
S54S40/N74S40	Dual 4-Input Positive NAND Buffers	54/74	2-258
N74S64	4-2-3-2-Input AND-OR-Invert Gates	54/74	2-260
N74S65	4-2-3-2-Input AND-OR-Invert Gates (W/Open Collector Output)	54/74	2-260
S54S133/N74S133	13-Input NAND Gate	54/74	2-268
S54S134/N74S134	12-Input NAND Gate (w/Tri-State Outputs)	54/74	2-269
S54S140/N74S140	Dual 4-Input Positive NAND Line Drivers	54/74	2-258
82S41	Quad Exclusive-OR Element	MSI/TTL 8000	3-183
82S42	4-Bit Quad Exclusive-NOR	MSI/TTL 8000	3-185
10100	Quad 3-Input NOR Gate	ECL	5-25
10101	Quad 2-Input OR/NOR Gate (Complementary Outputs)	ECL	5-26
10102	Quad 2-Input NOR Gate	ECL	5-28
10105	Triple 2-3-2 OR/NOR Gate	ECL	5-30
10106	Triple 4-3-3 NOR Gate	ECL	5-32
10107	Triple Exclusive OR/NOR Gate	ECL	5-34
10109	Dual 4-5-Input OR/NOR Gate	ECL	5-36
10110	Dual 3-Input 3-Output OR Gate	ECL	5-38
10111	Dual 3-Input 3-Output NOR Gate	ECL	5-40
10112	Dual 3-Input 1 OR/2 NOR Output Gate	ECL	5-42
10113	Quad Exclusive OR (with Enable)	ECL	5-44
10117	2-Wide 2, 3-Input OR-AND/OR-AND-INVERT Gate	ECL	5-50
10118	Dual 2-Wide 3, 3-Input OR-AND Gate	ECL	5-52
10119	4-Wide 4, 3, 3, 3-Input OR-AND Gate Dual	ECL	5-54
10121	4-Wide 3, 3, 3, 3-Input OR-AND/OR-AND-INVERT Gate	ECL	5-56
10210	Dual 3-Input Triple OR Output High Performance Gate	ECL	5-94
10211	Dual 3-Input Triple NOR Output High Performance Gate	ECL	5-94
10212	Dual 3-Input Two NOR/One OR Output High Performance Gate	ECL	5-94

INTERFACE ELEMENTS

1017	Dual Level Translator (TTL/DTL to ECL)	ECL	5-11
------	--	-----	------

INTERFACE ELEMENTS (Continued)

1039	Quad Level Translator (ECL to TTL/DTL)	ECL	5-11
1068	Quad ECL to TTL Translator	ECL	5-23
8T01	Nixie* Decoder/Driver (68V, 5mA)	MSI/TTL 8000	3-118
8T04	Seven-Segment Decoder/Display Driver (Active low -40mA current sink)	MSI/TTL 8000	3-120
8T05	Seven-Segment Decoder /Display Driver (Active high -2.5mA current source)	MSI/TTL 8000	3-124
8T06	Seven-Segment Decoder/Display Driver (Active high -bare collector)	MSI/TTL 8000	3-128
8T09	Quad Bus Driver (Tri-State Outputs)	MSI/TTL 8000	3-132
8T10	Quad D-Type Bus Flip-Flop (Tri-State Outputs)	MSI/TTL 8000	3-136
8T13	Dual Line Driver	MSI/TTL 8000	3-140
8T14	Triple Line Receiver/Schmitt Trigger	MSI/TTL 8000	3-143
8T15	Dual Communications EIA/MIL Line Driver	MSI/TTL 8000	3-147
8T16	Dual Communications EIA/MIL Line Receiver	MSI/TTL 8000	3-150
8T20	Bidirectional Monostable Multivibrator (Differential Input)	MSI/TTL 8000	3-154
8T22	Retriggerable Monostable Multivibrator	MSI/TTL 8000	3-159
8T23	Dual Line Driver for IBM 360/370 Interface	MSI/TTL 8000	3-161
8T24	Triple Line Driver for IBM 360/370 Interface	MSI/TTL 8000	3-165
8T25	Dual MOS Sense Amplifier with Latch (tri-State Outputs)	MSI/TTL 8000	3-169
8T26	Quad Bus Driver/Receiver (Tri-State Outputs)	MSI/TTL 8000	3-173
70115	Quad Differential Line Receiver	ECL	5-46
10116	Triple Differential OR/NOR Line Receiver	ECL	5-48
10124	Quad Differential Line Driver/Quad TTL to ECL Translator	ECL	5-58
10125	Quad Differential Line Receiver/Quad ECL to TTL Translator	ECL	5-59

MEMORIES

1103	Fully Decoded Random Access 1024-Bit Dynamic Memory (300ns Access Time)	MOS	7-15
1103-1	Fully Decoded Random Access 1024-Bit Dynamic Memory (150ns Access Time)	MOS	7-21
2400	Fully Decoded 1024 and 2048 Static Read-Only Memories	MOS	7-32
2441	Fully Decoded 1024 Static Read-Only Memory (256x4)	MOS	7-39
2451	Fully Decoded 1024 Static Read-Only Memory (128x8) (256x4)	MOS	7-39
2461	Fully Decoded 2048 Static Read-Only Memory (256x8) (512x4)	MOS	7-39
2462	Fully Decoded 2048 Static Read-Only Memory (512x4)	MOS	7-39
2501	Fully Decoded 256x1 Static Random Access Memory	MOS	7-45
25L01	Fully Decoded 256x1 Static Random Access Memory (Low Power)	MOS	7-53
2530	High Speed 512x8 Static Read-Only Memory	MOS	7-124
2548	Fully Decoded, 2048-Bit Random Access Memory	MOS	7-147
2580	8192-Bit High Speed Static Read-Only Memory	MOS	7-151
2602	Fully Decoded 1024-Bit Static Random Access Memory (1 μ s Access and Cycle Time)	MOS	7-158
2602-1	Fully Decoded 1024-Bit Static Random Access Memory (500ns Access and Cycle Time)	MOS	7-158
7488	256-Bit Read-Only Memory	54/74	2-90
7489	64-Bit Read/Write Memory (RAM)	54/74	2-92
8220	8-Bit Content Addressable Memory (4x2 CAM)	BIPOLAR MEM.	4-3
8204	2048-Bit Bipolar ROM (256x8)	BIPOLAR MEM.	4-1
8205	4096-Bit Bipolar ROM (512x8)	BIPOLAR MEM.	4-1
8223	256-Bit Bipolar Field-Programmable ROM (32x8 PROM)	BIPOLAR MEM.	4-8
8224	256-Bit Bipolar ROM (32x8)	BIPOLAR MEM.	4-11
8225	64-Bit Bipolar Scratch Pad Memory (16x4 RAM)	BIPOLAR MEM.	4-15
8228	4096-Bit Bipolar ROM (1024x4)	BIPOLAR MEM.	4-18
82S06	256-Bit Bipolar RAM (256x1 RAM Tri-State)	BIPOLAR MEM.	4-20
82S07	256-Bit Bipolar RAM (256x1 RAM Open Collector)	BIPOLAR MEM.	4-20

MEMORIES (Continued)

82S16	256-Bit Bipolar RAM (256x 1 RAM Open Collector Tri-State)	BIPOLAR MEM.	4-22
82S17	256-Bit Bipolar RAM (256x1 RAM Open Collector)	BIPOLAR MEM.	4-22
82S21	64-Bit Bipolar High Speed Write-While-Read RAM (32x2)	BIPOLAR MEM.	4-24
82S23	256-Bit Bipolar Programmable ROM (32x8 PROM Open Collector)	BIPOLAR MEM.	4-27
82S26	1024-Bit Bipolar Programmable ROM (256x4 PROM Open Collector)	BIPOLAR MEM.	4-30
82S29	1024-Bit Bipolar Programmable ROM (256x4 PROM Tri-State Outputs)	BIPOLAR MEM.	4-30
54/74170	4x4 Register Files	54/74	2-151
82S123	256-Bit Bipolar Programmable ROM (32x8 PROM Tri-State)	BIPOLAR	4-27

MULTIPLEXERS

8230	8-Input Digital Multiplexer	MSI/TTL 8000	3-22
8231	8-Input Digital Multiplexer	MSI/TTL 8000	3-22
8232	8-Input Digital Multiplexer	MSI/TTL 8000	3-22
8233	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-26
8234	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-26
8235	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-26
8263	3-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-57
8264	3-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-57
8266	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-63
8267	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-63
82S30	8-Input Digital Multiplexer	MSI/TTL 8000	3-178
82S31	8-Input Digital Multiplexer	MSI/TTL 8000	3-180
82S32	8-Input Digital Multiplexer	MSI/TTL 8000	3-180
82S33	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-181
82S34	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-181
82S66	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-190
82S67	2-Input, 4-Bit Digital Multiplexer	MSI/TTL 8000	3-190
10164	8-Line to 1-Line Multiplexer (with Enable)	ECL	5-80
10174	Dual 4-Line to 1-Line Multiplexer (with Enable)	ECL	5-89
54/74150	16-Bit Data Selectors/Multiplexers	54/74	2-121
54/74151	8-Bit Data Selectors/Multiplexers with Strobe	54/74	2-123
54/74152	8-Bit Data Selectors/Multiplexers	54/74	2-125
54/74153	Dual 4-Line to 1-Line Data Selectors/Multiplexers	54/74	2-128
54/74157	Quad 2-1 Multiplexer	54/74	2-136
54/74158	Quadruple 2-Input Data Selector/Multiplexer	54/74	2-136
S54S151/N74S151	8-Input Data Selectors/Multiplexers	54/74	2-270
S54S153/N74S153	Dual 4-Line to 1-Line Data Selectors/Multiplexers	54/74	2-273
S54S157/N74S157	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers (Non-Inverting)	54/74	2-276
S54S158/N74S158	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers (Inverting)	54/74	2-276
S54S251/N74S251	8-Input Data Selectors/Multiplexers (w/Tri-State Outputs)	54/74	2-270
S54S257/N74S257	Quad 2-Line to 1-Line Data Selectors/Multiplexers with Tri-State Outputs (Non-Inverting)	54/74	2-290
S54S258/N74S258	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers (w/Tri-State Outputs) (Inverting)	54/74	2-290

OPERATIONAL AMPLIFIERS

516	Operational Amplifier	LINEAR	6-12
531	High Slew Rate Operational Amplifier	LINEAR	6-24
536	FET Input Operational Amplifier	LINEAR	6-32
LM101A	High Performance Operational Amplifier	LINEAR	6-164

OPERATIONAL AMPLIFIERS (Continued)

LM101	High Performance Amplifier	LINEAR	6-169
LM107	General Purpose Operational Amplifier	LINEAR	6-175
LM201A	High Performance Operational Amplifier	LINEAR	6-164
LM207	High Performance Amplifier	LINEAR	6-169
LM207	General Purpose Operational Amplifier	LINEAR	6-175
LM301A	High Performance Operational Amplifier	LINEAR	6-164
LM307	General Purpose Operational Amplifier	LINEAR	6-175
5556	Operational Amplifier	LINEAR	6-142
5558	Dual Operational Amplifiers	LINEAR	6-145
μA709	Operational Amplifier	LINEAR	6-97
μA740	FET Input Operational Amplifier	LINEAR	6-113
μA741	High Performance Operational Amplifier	LINEAR	6-115
μA747	Dual Operational Amplifier	LINEAR	6-119
μA748	High Performance Operational Amplifier	LINEAR	6-124

PHASE LOCKED LOOP

560	Phase Locked Loop	LINEAR	6-56
561	Phase Locked Loop	LINEAR	6-61
562	Phase Locked Loop	LINEAR	6-66
565	Phase Locked Loop	LINEAR	6-72
566	Function Generator	LINEAR	6-77
567	Tone Decoder Phase Locked Loop	LINEAR	6-81

REGISTERS

10141	4-Bit Universal Shift Register	ECL	5-74
2000	Dual Static Shift Registers	MOS	7-26
2010	Dual 100-Bit Static Shift Register DC to 3 MHz	MOS	7-29
2502	Quad 256-Bit Capacity Multiplexed Dynamic Shift Register	MOS	7-57
2503	Dual 512-Bit Capacity Multiplexed Dynamic Shift Register	MOS	7-57
2504	Single 1024-Bit Capacity Multiplexed Dynamic Shift Register	MOS	7-57
2505	512-Bit Recirculating Dynamic Shift Registers	MOS	7-62
2506	Dual 100-Bit Dynamic Shift Register (Bare Drain)	MOS	7-68
2507	Dual 100-Bit Dynamic Shift Register (7.5K Pulldown Resistor)	MOS	7-68
2509	Tri-State Output Dual 50-Bit Static Shift Registers	MOS	7-73
2510	Tri-State Output Dual 100-Bit Static Shift Register	MOS	7-73
2511	Tri-State Output Dual 200-Bit Static Shift Register	MOS	7-73
2512	1024-Bit Recirculating Dynamic Shift Register	MOS	7-62
2517	Dual 100-Bit Dynamic Shift Register (20K Pulldown Resistor)	MOS	7-68
2518	Hex 32-Bit Static Shift Registers	MOS	7-96
2519	Hex 40-Bit Static Shift Registers	MOS	7-96
2521	Dual 128-Bit Static Shift Register	MOS	7-102
2522	Dual 132-Bit Static Shift Register	MOS	7-102
2524	512-Bit Recirculating Dynamic Shift Registers	MOS	7-108
2525	1024-Bit Recirculating Dynamic Shift Registers	MOS	7-108
2527	Dual 256-Bit Static Shift Registers	MOS	7-118
2528	Dual 250-Bit Static Shift Registers	MOS	7-118
2529	Dual 240-Bit Static Shift Registers	MOS	7-118
2532	Quad 80-Bit Static Shift Register	MOS	7-127
2533	1024-Bit Static Shift Register	MOS	7-131
54/7491	8-Bit Shift Register	54/74	2-96
54/7494	4-Bit Shift Registers (Parallel-In, Serial-Out)	54/74	2-102
54/7495	4-Bit Universal Shift Registers (Parallel-In, Parallel-Out)	54/74	2-104
54/7496	5-Bit Shift Registers (Dual Parallel-In, Parallel-Out)	54/74	2-106
8200	Dual 5-Bit Buffer Register	MSI/TTL 8000	3-16
8201	Dual 5-Bit Buffer Register with D Complement	MSI/TTL 8000	3-16

REGISTERS (Continued)

8202	10-Bit Buffer Register	MSI/TTL 8000	3-16
8203	10-Bit Buffer Register with D Complement	MSI/TTL 8000	3-16
8243	8-Bit Position Scaler	MSI/TTL 8000	3-35
8270	4-Bit Shift Register	MSI/TTL 8000	3-73
8271	4-Bit Shift Register	MSI/TTL 8000	3-73
8273	10-Bit Serial-In, Parallel-Out Shift Register	MSI/TTL 8000	3-79
8274	10-Bit Parallel-In, Serial-Out Shift Register	MSI/TTL 8000	3-80
8276	8-Bit Shift Register	MSI/TTL 8000	3-85
8277	Dual 8-Bit Shift Register	MSI/TTL 8000	3-88
82S70	4-Bit Shift Register	MSI/TTL 8000	3-192
82S71	4-Bit Shift Register	MSI/TTL 8000	3-192
54/74164	8-Bit Parallel-Out Shift Registers	54/74	2-144
54/74165	Parallel-Load 8-Bit Shift Registers	54/74	2-147
54/74166	Parallel-Load 8-Bit Shift Registers	54/74	2-149
54/74194	4-Bit Bidirectional Universal Shift Registers	54/74	2-174
54/74195	4-Bit Parallel-In, Parallel-Out Shift Register (J-K Inputs to First Stage)	54/74	2-176
54/74198	8-Bit Parallel-In, Parallel-Out Bidirectional Shift Registers	54/74	2-178
54/74199	8-Bit Parallel-In, Parallel-Out Shift Registers (J-K Inputs to First Stage)	54/74	2-180
S54S194/N74S194	4-Bit Bidirectional Universal Shift Registers	54/74	2-284
S54S195/N74S195	4-Bit Parallel-Access Shift Registers	54/74	2-287

SPECIAL FUNCTIONS

2535	Universal Asynchronous First-In, First-Out Buffer Register	MOS	7-135
2536	Universal Asynchronous Receiver Transmitter (UART)	MOS	7-139

VOLTAGE REGULATORS

550	Precision Voltage Regulator	LINEAR	6-44
LM109	Five Volt Regulator	LINEAR	6-179
LM209	Five Volt Regulator	LINEAR	6-179
LM309	Five Volt Regulator	LINEAR	6-179
μA723	Precision Volt Regulator	LINEAR	6-103

SALES OFFICES

- **New England Regional Sales Office:** Miller Building, Suite 11
594 Marrett Road, Lexington, Massachusetts 02173
Phone (617) 861-0840 TWX: (710) 326-6711
- **Atlantic States Regional Sales Office:** 2460 Lemolne Ave., Fort Lee,
New Jersey 07024
Phone: (201) 947-9870 TWX: (710) 991-9794
Florida: 3267 San Mateo, Clearwater 33515
Phone: (813) 726-3469 TWX: (810) 866-0437
Maryland: Silver Springs
Phone: (301) 946-6030
Pennsylvania and Southern New Jersey: P. O. Box 431, Cedar
Brook Bldg., Taunton Rd., Medford, New Jersey 08055
Phone: (609) 665-5071 TWX: (510) 683-6291
Virginia: 12001 Whip Road, Reston 22070
Phone: (301) 946-6030
- **Central Regional Sales Office:** 5105 Tollview Drive, Suite 209
Rolling Meadows, Illinois 60008
Phone: (312) 259-8300 TWX: (910) 687-0765
Michigan: 725 S. Adams Rd.
Birmingham 48011
Phone: (313) 642-0420
Minnesota: 7710 Computer Ave., Suite 132, Minneapolis 55435
Phone: (612) 922-2801 TWX: (910) 576-2740
Texas: 12830 Hillcrest, Suite 111, Dallas 75230
Phone: (214) 661-1296 TWX: (910) 860-5451
- **Northwest Regional Sales Office:** 465 South Mathilda, Suite 301
Sunnyvale, CA 94086
Phone (408) 736-7565/6/7 TWX:(910) 339-9220 (910) 339-9283
- **Southwest Regional Sales Office:** 2061 Business Center Dr.
Suite 214, Irvine, Ca 92664
Phone: (714) 833-8980, (213) 924-1668 TWX: (910) 595-1506
Arizona: P.O. Box 1607, Scottsdale 85252
Phone: (602) 947-7558
California: P. O. Box 788, Del Mar 92014
Phone: (714) 453-7570

REPRESENTATIVES

ALABAMA

Huntsville 35801: Compar Corp., 904 Bob Wallace Ave., Suite A
Phone: (205) 539-8476

ARIZONA

Scottsdale 85252: Compar Corp., Box 1607
Phone: (602) 947-4336 TWX: (910) 950-1293

CALIFORNIA

San Diego 92123: Caltex Company, Inc., 8799 Balboa Avenue
Phone: (714) 279-7961 TWX: (910) 335-1512

CANADA

Toronto 17, Ontario: Corning Glass Works of Canada, Ltd.,
131 Vanderhoff Ave.
Phone: (416) 421-1500 TWX: (610) 491-2155

Montreal 265, Quebec: Corning Glass Works of Canada,
7055 Chester Ave.

COLORADO

Denver 80237: Parker Webster Company, 8213 E. Kenyon Dr.
Phone: (303) 770-1972 TWX: (910) 935-0881

CONNECTICUT

Hamden 06518: Compar Corp., P. O. Box 5204
Phone: (203) 288-9276 TWX: (710) 465-1540

FLORIDA

Altamonte Springs 32701: WMM Associates, Inc., 515 Tivoli Ct.
Phone: (305) 831-4645

Clearwater 33516: WMM Associates, Inc.,
Hulmac Building, Suite 115,
3118 Gulf to Bay Boulevard
Phone: (813) 726-8871, (813) 726-8872

Pompano Beach 33060: WMM Associates, Inc.,
721 South East 6th Terrace
Phone: (305) 943-3091

INDIANA

Indianapolis 46250: R. H. Newsom Associates, 6320 Woburn Dr.
Phone: (317) 849-4442

MARYLAND

Silver Springs 20904: Mechtronics Sales, Inc., 11700 Old Columbia
Pike, Suite L-6 Phone: (301) 622-2420

MASSACHUSETTS

Newton Highlands 02161: Compar Corp., 88 Needham Street
Phone: (617) 969-7140 TWX: (710) 335-1686

MINNESOTA

Minneapolis 55416: Compar Corp., P. O. Box 16183
Phone: (612) 922-7011

MISSOURI

St. Louis 63141: Compar Corp., 11734 Lackland Industrial Drive
Phone: (314) 567-3399 TWX: (910) 764-0839

NEW MEXICO

Albuquerque 87110: Staley Company Inc., 2925 Charleston N.E.
Phone: (505) 294-2660

UPSTATE NEW YORK

Dewitt 13214: TriTech Electronics, Inc.,
P. O. Box C Phone: (315) 446-2881

NORTH CAROLINA

Winston-Salem 27101: Compar Corp., 1106 Burke Street
Phone: (919) 723-1002 TWX: (510) 931-3101

OHIO

Dayton 45405: Compar Corp., P. O. Box 57, Forest Park Branch
Phone: (415) 435-1301

Fairview Park 44126: Compar Corp., P. O. Box 4791
Phone: (216) 333-4120 TWX: (810) 421-8396

TEXAS

Richardson 75080: Semiconductor Sales Associates,
312 North Central Expressway, Suite 213
Phone: (214) 231-6181

WASHINGTON

Bellevue 98009: Western Technical Sales, P. O. Box 902
Phone: (206) 454-3906 (503) 224-5107 TWX: (910) 443-2309

DISTRIBUTORS

ARIZONA

Phoenix 85009: Hamilton/Avnet Electronics, 1739 N. 28th Ave.
Phone: (602) 269-1391 TELEX: 667-450

Phoenix 85034: Kieroff Electronics, 2633 East Buckeye Road
Phone: (602) 273-7331 TWX: (910) 951-1550

CALIFORNIA

Burlingame 94010: Compar Corp., 820 Airport Blvd.
Phone: (415) 347-5411 TWX: (910) 374-2366

Culver City 90230: Hamilton/Avnet Electronics,
10912 W. Washington
Phone: (213) 870-7171 TELEX: 677-100, 674-381, 674-354

El Monte 91731: G. S. Marshall, 9674 Telstar Avenue
Phone: (213) 686-1500 TWX: (910) 587-1565

Los Angeles 90022: KT/Wesco Electronics, 5650 Jillson Street
Phone: (213) 685-9525 TWX: (910) 580-1980

Mountain View 94041: Hamilton/Avnet Electronics,

340 East Middlefield Road
Phone: (415) 961-7000 TELEX: 348-201

Palo Alto 94303: Weaco Electronics, 3973 East Bayshore Road
Phone: (415) 968-3475 TWX: (910) 379-6488

Redwood City 94063: Cramer Electronics, 695 Veterans Blvd.
Phone: (415) 365-4000

San Diego 92123: Hamilton/Avnet Electronics,
5567 Kearney Villa Rd.
Phone: (714) 279-2421

San Diego 92123: Kierulff/Schley Electronics,
8797 Balboa Avenue
Phone: (714) 278-2112 TWX: (910) 335-1182

CANADA

Downsview 463, Ontario: Cesco Electronics, Ltd.,
24 Martin Ross Avenue
Phone: (416) 661-0220 TELEX: 02-29697

Downsview, Ontario: Cramer Electronics, 920 Alness Ave.,
Unit 9
Phone: (416) 661-9222

Montreal, Quebec: Cesco Electronics, Ltd., 4050 Jean Talon West
Phone: (514) 735-5511 TWX: (610) 421-3445

Montreal, Quebec: Hamilton/Avnet, 935 Montee Des Liesses
Phone: (514) 735-2389

Ottawa, Ontario: Hamilton/Avnet Electronics, 880 Lady Ellen Place
Phone: (613) 725-3071

Ottawa, Ontario: Cesco Electronics, Ltd., 1300 Carling Avenue
Phone: (613) 729-5118

Quebec: Cesco Electronics, Ltd., 128 St. Vallier Street
Phone: (418) 524-3518

COLORADO

Denver 80216: Hamilton/Avnet Electronics, 1400 W. 46th Avenue
Phone: (303) 433-8551 TELEX: 45872

Denver 80222: Cramer Electronics, 5465 E. Evans Place at Hudson
Phone: (303) 758-2100

FLORIDA

Hollywood 33021: Hamilton/Avnet Electronics, 4020 No. 29th Ave.
Phone: (305) 925-5401 TELEX: 51-4328

Hollywood 33020: Schweber Electronics, 2830 North 28th Terrace
Phone: (305) 927-0511

Orlando 32805: Hammond Electronics, 911 West Central Blvd.
Phone: (305) 241-6601 TWX: (810) 850-4121

GEORGIA

Atlanta 30340: Schweber Electronics,
4126 Pleasantdale Road, Suite 14
Phone: (404) 449-9170

Atlanta 30342: Hamilton/Avnet Electronics,
6700 Interstate 85 Access Road, Suite 2B
Phone: (404) 448-0800 TELEX: 542-127

ILLINOIS

Elk Grove 60007: Schweber Electronics, 1380 Jarvis Avenue
Phone: (312) 593-2740

Elmhurst 60126: Semiconductor Specialists, Inc.,
195 Spangler Avenue, Elmhurst Industrial Park
Phone: (312) 279-1000 TWX: 254-0169

Schiller Park 60176: Hamilton/Avnet Electronics, 3901 Pace Court
Phone: (312) 678-6310 TELEX: 728-330

KANSAS

Prairie Village 66208: Hamilton/Avnet Electronics,
3500 West 75th Street
Phone: (913) 362-3250

MARYLAND

Hanover 21076: Hamilton/Avnet Electronics, 7255 Standard Drive,
P. O. Box 8647
Phone: (301) 796-5000 TELEX: 879-68

Rockville 20850: Pioneer Washington Electronics, Inc.,
1037 Taft Street Phone: (301) 424-3300

Rockville 20852: Schweber Electronics, 5640 Fisher Lane
Phone: (301) 881-2970

MASSACHUSETTS

Burlington 01803: Hamilton/Avnet Electronics
207 Cambridge Street
Phone: (617) 272-3060 TELEX: 9496-61

Needham Heights 02194: Kierulff/Schley, 14 Charles Street
Phone: (617) 449-3600 TWX: (710) 326-1179

MICHIGAN

Livonia 48150: Hamilton/Avnet Electronics, 13150 Wayne Rd.
Phone: (313) 522-4700

Detroit 48240: Semiconductor Specialists, Inc.,
25127 W. Six Mile Road
Phone: (313) 255-0300 TWX: (910) 254-0169

MINNESOTA

Minneapolis 55423: Semiconductor Specialists, Inc.,
7742 Morgan Avenue South
Phone: (612) 854-8841

Minneapolis 55420: Hamilton/Avnet Electronics, 2850 Metro Dr.
Phone: (612) 854-4800

MISSOURI

Hazelwood 63042: Hamilton/Avnet Electronics, 400 Brookes Lane
Phone: (314) 731-1144 TELEX: 442348

NEW YORK

Buffalo 14202: Summit Distributors, Inc., 916 Main Street
Phone: (716) 884-3450 TWX: (710) 522-1692

Farmingdale, L. I., 11735: Arrow Electronics,
900 Broad Hollow Rd.
Phone: (516) 694-6800

Hempstead, L.I. 11737: Semiconductor Concepts, Inc.,
195 Engineer Road
Phone: (516) 273-1234 TWX: (510) 227-6232

Rochester 14620: Schweber Electronics, 999 Buffalo Road
Phone: (716) 328-4180

Syracuse 13211: Hamilton/Avnet Electronics, 222 Boss Rd.
Phone: (315) 437-2642

Westbury 11590: Schweber Electronics, Jericho Turnpike
Phone: (516) 334-7474 TWX: (510) 222-3660

Woodbury, L.I. 11797: Harvey Radio, 60 Crossways Park West
Phone: (516) 921-8700 TWX: (510) 221-2184

NEW MEXICO

Albuquerque 87108: Cramer Electronics, 137 Vermont, N.E.
Phone: (505) 265-5767

NORTH CAROLINA

Greensboro 27406: Hammond Electronics,
2923 Pacific Avenue
Phone: (919) 275-6391

NORTHERN NEW JERSEY

Cedar Grove 07009: Hamilton/Avnet Electronics,
220 Little Falls Road
Phone: (201) 239-0800 TELEX: 138313

Saddlebrook 07662: Arrow Electronics, 285 Midland Avenue
Phone: (201) 256-7331

SOUTHERN NEW JERSEY AND PENNSYLVANIA

Cherry Hill, N. J. 08034: Hamilton/Avnet Electronics,
1608-10 W. Mariton Pike
Phone: (609) 662-9337 TELEX: 834737

Cherry Hill, N. J. 08034: Milgray-Delaware Valley,
1165 Markkress Road
Phone: N.J. (609) 424-1300 Phila. (215) 228-2000
TWX: (710) 896-0405

OHIO

Beechwood 44122: Schweber Electronics,
23880 Commerce Park Road
Phone: (216) 464-2970

Cleveland 44122: Arrow Electronics, 23945 Mercantile Rd.
Phone: (216) 464-2000

Cleveland 44105: Pioneer Standard Electronics,
4800 East 131st Street
Phone: (216) 587-3600 TWX: (810) 421-8238

Kettering 45429: Arrow Electronics, 3100 Plainfield Road
Phone: (513) 253-9176 TWX: (810) 459-1611

OKLAHOMA

Tulsa 74112: Cramer Electronics, 6336 East 13th St.
Phone: (918) 836-3371

TEXAS

Dallas 75207: Hamilton/Avnet Electronics, 2403 Farrington Ave.
Phone: (214) 638-2850 TELEX: 732359

Dallas 75220: Cramer Electronics, 2970 Blystone Ave.
Phone: (214) 350-1355

Houston 77036: Component Specialties, 7315 Ashcroft, Suite 113
Phone: (713) 771-7237

Houston 77019: Hamilton/Avnet Electronics,
1216 West Clay Street
Phone: (713) 526-4661 TELEX: 762589

UTAH

Salt Lake City 84115: Alta Electronics, 2280 S. Main St.,
Phone: (801) 486-7227 TELEX: (910) 925-5282

Salt Lake City 84119: Hamilton/Avnet Electronics
647 West Billinis Road
Phone: (801) 262-8451

WASHINGTON

Seattle 98121: Hamilton/Avnet Electronics, 2320 Sixth Avenue
Phone: (206) 624-5930 TELEX: 32249

INTERNATIONAL SALES

EUROPEAN HEADQUARTERS

Signetics International Corp., Yeoman House, 63 Croydon Road,
Penge, London, S.E. 20, England
Phone: (01) 6592111 TELEX: 946619

FRANCE

Signetics S.A.R.L., 34 Rue de Sully, 92-Boulogne
Phone: 604-2307 TELEX: SIGNEF 26801F

WEST GERMANY

Signetics GmbH, Ernstthalderstrasse 17,
D 7 Stuttgart 80, West Germany
Phone: (0711) 73-50-61 TELEX: 7255798

STOCKING DISTRIBUTORS

AUSTRALIA

Pye Industries, Ltd., Technico Electronics Division,
53 Carrington Rd., Marrickville, Sydney, N.S.W.
Phone: 55-0411 TELEX: 790-21490

Pye Industries, Ltd., Technico Electronics Division,
2-18 Normanby Road, South Melbourne, Vic.
Phone 69-60-61 TELEX: 31240

BELGIUM

Klaasing Benelux S.A., 30 Rue Leon Frederic, 1040 Brussels
Phone: (02) 33-62-63, 34-20-30 TELEX: 25003

WEST GERMANY

EBV Elektronik GmbH, Augustenstrasse 79, D-8 Muenchen 2
Phone: (0811) 52-53-40/48 TELEX: 524535

EBV Elektronik GmbH, Myliusstrasse 54 D-6 Frankfurt/Main 1
Phone: (0611) 72-04-16/18 TELEX: 413590

EBV Elektronik GmbH, Scheurenstrasse 1, D-4 Duesseldorf
Phone: (0211) 8-48-46/47 TELEX: 8587267

"Muetron" Muller & Co. KG, Postfach 164, Bornstrasse 65,
D-28 Bremen 1
Phone: (0421) 31-04-85 TELEX: 245-325

Omni-Ray GmbH, Moltkestrasse 8, 67 Ludwigshafen
Phone: (062151) 3055 TELEX: 0464557

Distron GmbH, D-1 Berlin 31, Wilhelmsaue 39-41
Phone: 0311/870144 TELEX: 18-27-58

Signetica GmbH, Eulenkrugstr, 81 E, D-2 Hamburg 67
Phone: (411) 60-35-242

AUSTRIA

Ing. Ernst Steiner, Beckgasse 30, A-1130 Wien
Phone: (222) 82-10-605

SWITZERLAND

Omni Ray-AG, Dufourstrasse 56, 8008, Zurich
Phone: 01-340766 TELEX: 53239

FRANCE

S. A. Gallec Electronique, 78, Avenue des Champs-Elysees,
Paris 8e Phone: 359-58-38/255-67-10/255-67-11

R.T.F., 73, Av. de Neuilly, 92 - Neuilly sur Seine, Paris
Phone: 722.70.40 TELEX: 65.933

Elic 38, le Bureau Barisien S.A.R.L.,
8-10 Avenue du Grand Sablon, 38 La Tronche
Phone: (76) 87-67-71 TELEX: 32-739

ITALY

Metroelettronica S.A.S., Viale Cirene 18, 1-20135 Milano
Phone: 546-26-41 TELEX: 33-168 Metronic

ISRAEL

Rapac Electronics Ltd., P. O. Box 18053, 15 Karl Herbst St.,
Tel-Baruch, Tel-Aviv Phone: 77 71 15,6,7 TELEX: TV 528

UNITED KINGDOM

Quarndon Electronics Ltd., Slack Lane, Derby, Derbyshire
Phone: (0332) 3 26 51 TELEX: 37163

S.D.S. (Portsmouth) Ltd., Hilsea Industrial Estate
Portsmouth, Hampshire
Phone: 6 53 11 TELEX: 86114

Semlcomps Ltd., 5 Northfield Industrial Estate,
Beresford Ave., Wembley, Middlesex
Phone: (01) 903-3161 TELEX: 935243

A. M. Lock & Co. Ltd., 79 Union St., Oldham, Lancs, England
Phone: 061-624-6832

SCOTLAND

Semlcomps Northern Ltd., 44, The Square, Kelso, Roxburghshire
Phone: 2366 TELEX: 72692

SWEDEN, NORWAY, FINLAND

A. B. Kuno Kallman, Jarntorget 7, S-413 04 Goteberg SV,
Phone: 17-01-20 TELEX: 21072

DENMARK

E. Friis-Mikkelsen A/S, Krogsholvej 51, DK-2880 Bagsvaerd
Phone: (01) 986333 TELEX: 2350



THE NETHERLANDS

Mulder-Hardenberg, P. O. Box 5059, Westerhoutpark 1-A, Haarlem
Phone: (023) 3191 84 TELEX: 41431

JAPAN

Asahi Glass Co., Ltd., 1-2 Marunouchi, 2 Chome Chiyoda-ku, Tokyo
Phone: 218-5536 TELEX: 4616

AFRICA

Allied Electronic (PTY) Ltd., P. O. Box 6090,
Dunswart, Transvaal, South Africa
Phone: 54-4341 TELEX: 43-7823

REPRESENTATIVES

SWEDEN, NORWAY, FINLAND

A. B. Kuno Kallman, Järntorget 7, S-413 04 Goteborg SV, Sweden
Phone 17-01-20 TELEX: 21072

ISRAEL

Rapac Electronics Ltd., P. O. Box 18053, 15 Karl Herbst St.,
Tel-Baruch, Tel-Aviv Phone: 77 71 15,6,7 TELEX: TV 528

JAPAN

Asahi Glass Co., Ltd., 1-2 Marunouchi, 2 Chome,
Chiyoda-ku, Tokyo Phone 218-5536 TELEX: 4616

INDIA

Semiconductors Limited, Radia House, 6, Rampart Row,
Fort, Bombay - 1
Phone: 293667 TELEX: Transducer, Bombay

MILITARY PRODUCTS

MIL-STD-883 FAMILY

Class A, B and C of MIL-STD-883 are available on a standard basis from Signetics. This standardization

- 1 Simplifies or eliminates the need for customer spec generation,
- 2 Reduces cost with economies of scale,
- 3 Greatly reduces lead times with distributor inventories,
- 4 Reduces the need for minimum purchase orders due to distributor inventories.

Signetics designation for these classes are:

MIL-STD-883, Level A = RA

MIL-STD-883, Level B = RB

MIL-STD-883, Level C = RC

The RA, RB and RC flow are identical to that specified by

MIL-STD-883. A detailed listing is in Section B. These parts are distinguished from standard product as follows:

1. Individual serial number on each circuit (class A only)
2. The first letters of a part number are either RA (class A), RB (class B) or RC (class C); (i.e., RA 5400W)
3. Individual device variable parametric test data is supplied with each shipment. (class A only)
4. Generic data from GP B and C testing is available.

RA, RB, RC flow is available on all parts in the following product families:

5400

54H00

54S00

8000

8200

Linears

10100 (-30°C to +85°C only)

MILITARY PRODUCTS

JAN 38510 FAMILY

JAN 38510 PART NUMBERS - WHAT THEY MEAN

M38510	XXX	XX	X	X	X
Calls out MIL-M-38510 JAN I.C.	Refers to detail spec. 001, 002, 003	Refers to one of the devices on the detail spec. 01, 02, 03	Device class. Refers to level A, B, or C of MIL-STD-883	CASE OUTLINE A-1/4"X1/4" Flat Pack B-1/4"X1/8" Flat Pack C-Dual-In-Line 14 pin D-1/4"X3/8" Flat Pack E-Dual-In-Line, 16 pin F-16 pin Flat Pack G-8 lead metal can H-1/4"X14" lead Flat Pack I-10 lead metal can J-3/8"X5/8", 24 pin Flat Pack K-Dual-In-Line, 24 pin	LEAD MATERIAL A-Kovar or alloy 42 with hot solder dip B-Kovar or alloy 42 with tin plate C-Kovar or alloy 42 with gold plate

(JAN 38510 FAMILY)

Slash Sheet	Device Type	Class	Case Outline	Lead Material & Finish	Basic Product
001	01	B, C	D, C	B, C	5430
001	02	B, C	D, C	B, C	5420
001	03	B, C	D, C	B, C	5410
001	04	B, C	D, C	B, C	5400
001	05	B, C	D, C	B, C	5404
001	06	B, C	D, C	B, C	5401
001	07	B, C	D, C	B, C	5405
001	08	B, C	C	B, C	5403
002	01	B, C	D, C	B, C	5472
002	02	B, C	D, C	B, C	5473
002	03	B, C	C	B, C	54107
002	04	B, C	E	B, C	5476
002	05	B, C	D, C	B, C	5474
002	06	B, C	D, C	B, C	5470
003	01	B, C	D, C	B, C	5440
003	02	B, C	D, C	B, C	5437
003	03	B, C	D, C	B, C	5438
004	01	B, C	D, C	B, C	5402
005	01	B, C	D, C	B, C	5450
005	02	B, C	D, C	B, C	5451
005	03	B, C	D, C	B, C	5453
005	04	B, C	D, C	B, C	5454
006	02	B, C	E	B, C	5483
007	01	B, C	D, C	B, C	5486
008	01	B, C	D, C	B, C	5406
008	02	B, C	D, C	B, C	5416
008	03	B, C	D, C	B, C	5407
008	04	B, C	D, C	B, C	5417
009	01	B, C	C	B, C	5495
009	02	B, C	E	B, C	5496
009	03	B, C	D, C ①	B, C	54164
010	01	B, C	E	B, C	5442
010	02	B, C	E	B, C	5443
010	03	B, C	E	B, C	5444
010	04	B, C	E	B, C	5445
010	05	B, C	E	B, C	54145
011	01	B, C	J, K ②	B, C	54181
012	01	B, C	D, C	B, C	54121
012	03	B, C	E	B, C	54123
013	01	B, C	D, C	B, C	5492
013	02	B, C	D, C	B, C	5493
013	03	B, C	E	B, C	54160
013	04	B, C	E	B, C	54161
013	05	B, C	E	B, C	54162
013	06	B, C	E	B, C	54163
022	01	B, C	D, C	B, C	54H72
022	02	B, C	D, C	B, C	54H73
022	03	B, C	D, C	B, C	54H74
023	01	B, C	D, C	B, C	54H30
023	02	B, C	D, C	B, C	54H20
023	03	B, C	D, C	B, C	54H10
023	04	B, C	D, C	B, C	54H00
023	05	B, C	D, C	B, C	54H04

① Not available in DB

② Not available in JB

54/74 Functional Index

ARITHMETIC ELEMENTS

54/7480	Gated Full Adders	2-81
54/7483	4-Bit Binary Full Adders	2-85
54/7485	4-Bit Magnitude Comparators	2-84
54/7486	Quadruple 2-Input Exclusive-OR Gates	2-88
54/74180	8-Bit Odd-Even Parity Generators/Checkers	2-158
54/74181	4-Bit Arithmetic Logic Unit (ALU) and Function Generators	2-160
54/74182	Look-Ahead Carry Generators (for ALU)	2-164

COUNTERS

54/74160	Synchronous Decade Counters	2-138
54/74161	Synchronous 4-Bit Binary Counters	2-138
54/74162	Fully Synchronous Decade Counter	2-138
54/74163	Fully Synchronous 4-Bit Binary Counter	2-138
54/74192	Synchronous Up/Down Decade Counters (Two Clock Lines)	2-166
54/74193	Synchronous Up/Down 4-Bit Binary Counters (Two Clock Lines)	2-170
54/7490	Decade Counters	2-94
54/7492	Divide-by-Twelve Counters	2-98
54/7493	4-Bit Binary Counters	2-100

DATA SELECTORS/MULTIPLEXERS

54/74150	16-Bit Data Selectors/Multiplexers	2-121
54/74151	8-Bit Data Selectors/Multiplexers with Strobe	2-123
54/74152	8-Bit Data Selectors/Multiplexers	2-125
54/74153	Dual 4-Line to 1-Line Data Selectors/Multiplexers	2-128
54/74157	Quad 2-1 Multiplexer	2-136
54/74158	Quadruple 2-Input Data Selector/Multiplexer	2-136

DECODERS

54/7442	BCD-to-Decimal Decoders	2-42
54/7443	Excess-3-to-Decimal Decoders	2-44
54/7444	Excess-3-Gray-to-Decimal Decoders	2-46
54/74154	4-Line to 16-Line (1 of 16) Decoders/Demultiplexers	2-130
54/74155	Dual 2-Line to 4-Line Decoders/Demultiplexers	2-132
54/74156	Dual 2-Line to 4-Line Decoders/Demultiplexers (w/Open Collector Output)	2-132
7441	BCD-to-Decimal Decoders/Drivers with Blanking	2-40
54/7445	BCD-to-Decimal Decoders/Drivers with 30V Output	2-48
54/74145	BCD-to-Decimal Decoders/Drivers with 15V Output	2-48
7446	BCD-to-Seven-Segment Decoders/Drivers with 30V Output	2-50
7447	BCD-to-Seven-Segment Decoders/Drivers with 15V Output	2-50
7448	BCD-to-Seven-Segment Decoders	2-54
74141	BCD-to-Decimal Decoder/Driver	2-119

EXPANDERS

54/7460	Dual 4-Input Expander	2-62
54/74H60	Dual 4-Input Expander	2-217
54/74H61	Triple 3-Input Expanders	2-219
54H62	3-2-2-3-Input AND-OR Expander	2-221
74H62	3-2-2-3-Input Expander	2-223

FLIP-FLOPS

54/7470	Positive Edge-Triggered J-K Flip-Flops (AND Inputs)	2-66
54/7472	J-K Master-Slave Flip-Flops (AND Inputs)	2-68
54/7473	Dual J-K Master-Slave Flip-Flops	2-70

FLIP-FLOPS (Continued)

54/7474	Dual D-Type Edge-Triggered Flip-Flops	2-72
54/7476	Dual J-K Master-Slave Flip-Flops w/Preset and Clear	2-77
54/74107	Dual J-K Master-Slave Flip-Flops (V _{CC} -14, Gnd -7)	2-110
54/74121	Monostable Multivibrators	2-112
54/74122	Retriggerable Monostable Multivibrators w/Clear	2-116
54/74123	Dual Retriggerable Monostable Multivibrators w/Clear	2-116
54/74175	Quadruple D-Type Edge-Triggered Flip-Flops	2-155
54/74H71	J-K Master-Slave Flip-Flop (AND-OR Inputs)	2-225
54/74H72	J-K Master-Slave Flip-Flops (AND Inputs)	2-227
54/74H73	Dual J-K Master-Slave Flip-Flops	2-229
54/74H74	Dual D-Type Edge-Triggered Flip-Flops	2-231
54/74H76	Dual J-K Master-Slave Flip-Flops w/Preset and Clear	2-233
54/74H101	J-K Negative Edge-Triggered Flip-Flop with AND-OR Inputs (50MHz)	2-235
54/74H102	J-K Negative Edge-Triggered Flip-Flops with AND Inputs (50MHz)	2-237
54/74H103	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz)	2-239
54/74H106	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz) w/Preset and Clear	2-241
54/74H108	Dual J-K Negative Edge-Triggered Flip-Flops (50MHz) (Common Clock)	2-244

NAND/NOR/AND/OR GATES AND BUFFERS

54/7400	Quadruple 2-Input Positive NAND Gates	2-2
54/7401	Quadruple 2-Input Positive NAND Gates (w/Open-Collector Output)	2-4
54/7402	Quadruple 2-Input Positive NOR Gates	2-6
54/7403	Quadruple 2-Input Positive NAND Gates (w/Open-Collector Output)	2-8
54/7404	Hex Inverters	2-10
54/7405	Hex Inverters (w/Open-Collector Output)	2-12
54/7406	Hex Inverter Buffers/Drivers (w/Open-Collector High-Voltage Output)	2-14
54/7407	Hex Buffers/Drivers (w/Open-Collector High Voltage Output)	2-16
54/7408	Quadruple 2-Input Positive AND Gates	2-18
54/7409	Quadruple 2-Input Positive AND Gates	2-20
54/7410	Triple 3-Input Positive NAND Gates	2-22
54/7411	Triple 3-Input Positive AND Gate	2-24
54/7413	Dual NAND Schmitt Trigger	2-26
54/7416	Hex Inverter Buffers/Drivers (w/Open-Collector High-Voltage Output)	2-14
54/7417	Hex Buffers/Drivers (w/Open-Collector High Voltage Output)	2-16
54/7420	Dual 4-Input Positive NAND Gates	2-28
54/7421	Dual 4-Input Positive AND Gate	2-30
54/7426	Quadruple 2-Input High-Voltage Interface NAND Gates	2-32
54/7430	8-Input Positive NAND Gates	2-34
54/7437	Quadruple 2-Input Positive NAND Buffers	2-36
54/7438	Quadruple 2-Input Positive NAND Buffers (w/Open Collector Output)	2-36
54/7440	Dual 4-Input Positive NAND Buffers	2-38
54/74H00	Quadruple 2-Input Positive NAND Gates	2-183
54/74H01	Quadruple 2-Input Positive NAND Gates (w/Open-Collector Output)	2-185
54/74H04	Hex Inverters	2-187
54/74H05	Hex Inverters (w/Open-Collector Output)	2-189
54/74H08	Quadruple 2-Input Positive AND Gate	2-191
54/74H10	Triple 3-Input Positive NAND Gates	2-193
54/74H11	Triple 3-Input Positive AND Gates	2-195
54/74H20	Dual 4-Input Positive NAND Gates	2-197
54/74H21	Dual 4-Input Positive AND Gates	2-199
54/74H22	Dual 4-Input Positive NAND Gates (w/Open-Collector Output)	2-201
54/74H30	8-Input Positive NAND Gates	2-203

AND-OR/AND-OR-INVERT GATES

54/7450	Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	2-58
54/7451	Dual 2-Wide 2-Input AND-OR-INVERT Gates	2-58
54/7453	Expandable 4-Wide 2-Input AND-OR-INVERT Gates	2-60

AND-OR/AND-OR-INVERT GATES(Continued)

54/7454	4-Wide 2-Input AND-OR-INVERT Gates	2-60
54/74H50	Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	2-206
54/74H51	Dual 2-Wide 2-Input AND-OR-INVERT Gates	2-207
54/74H52	Expandable 2-2-2-3-Input AND-OR-INVERT Gates	2-209
54/74H53	Expandable 2-2-2-3-Input AND-OR-INVERT Gates	2-211
54/74H54	4-Wide 2-Input AND-OR-INVERT Gates	2-211
54/74H55	Expandable 2-Wide 4-Input AND-OR-INVERT Gates	2-213

LATCHES

54/7475	Quadruple Bistable Latches	2-75
54/7477	Quadruple Bistable Latches	2-79
54/74100	8-Bit Bistable Latches	2-108

MEMORIES

7488	256-Bit Read-Only Memory	2-90
7489	64-Bit Read/Write Memory (RAM)	2-92
54/74170	4x4 Register Files	2-151

REGISTERS

54/7491	8-Bit Shift Registers	2-96
54/7494	4-Bit Shift Registers (Parallel-In, Serial-Out)	2-102
54/7495	4-Bit Universal Shift Registers (Parallel-In, Parallel-Out)	2-104
54/7496	5-Bit Shift Registers (Dual Parallel-In, Parallel-Out)	2-106
54/74164	8-Bit Parallel-Out Shift Registers	2-144
54/74165	Parallel-Load 8-Bit Shift Registers	2-147
54/74166	Parallel-Load 8-Bit Shift Registers	2-149
54/74194	4-Bit Bidirectional Universal Shift Registers	2-174
54/74195	4-Bit Parallel-In, Parallel-Out Shift Register (J-K Inputs to First Stage)	2-176
54/74198	8-Bit Parallel-In, Parallel-Out Bidirectional Shift Registers	2-178
54/74199	8-Bit Parallel-In, Parallel-Out Shift Registers (J-K Inputs to First Stage)	2-180

SCHOTTKY

S54S00/N74S00	Quadruple 2-Input Positive NAND Gate	2-247
S54S03/N74S03	Quadruple 2-Input Positive NAND Gate (w/Open-Collector Output)	2-247
S54S04/N74S04	Hex Inverter	2-249
S54S05/74S05	Hex Inverter (w/Open-Collector Output)	2-249
S54S10/N74S10	Triple 3-Input Positive NAND Gate	2-251
N74S11	Triple 3-Input Positive AND Gate	2-253
N74S15	Triple 3-Input Positive AND Gate (w/Open-Collector Output)	2-253
S54S20/N74S20	Dual 4-Input Positive NAND Gate	2-254
S54S22/N74S22	Dual 4-Input Positive NAND Gate (w/Open-Collector Output)	2-256
S54S40/N74S40	Dual 4-Input Positive NAND Buffers	2-258
N74S64	4-2-3-2 Input AND-OR-Invert Gates	2-260
N74S65	4-2-3-2-Input AND-OR-Invert Gates (w/Open-Collector Output)	2-260
N74S74	Dual D-Type Edge-Triggered Flip-Flops	2-262
S54S112/N74S112	Dual J-K Negative Edge-Triggered Flip-Flop	2-264
S54S113/N74S113	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) with Preset	2-266
S54S114/N74S114	Dual J-K Negative Edge-Triggered Flip-Flops (80MHz) with Common Clock and Common Clear	2-266
S54S133/N74S133	13-Input NAND Gate	2-268
S54S134/N74S134	12-Input NAND Gate with Tri-State Outputs	2-269
S54S140/N74S140	Dual 4-Input Positive NAND Line Drivers	2-258
S54S151/N74S151	8-Input Data Selectors/Multiplexers	2-270
S54S153/N74S153	Dual 4-Line to 1-Line Data Selectors/Multiplexers	2-273
S54S157/N74S157	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers (Non-Inverting)	2-276
S54S158/N74S158	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers (Inverting)	2-276

SCHOTTKY (Continued)

S54S174/N74S174	Hex D-Type Flip-Flops with Clear	2-278
S54S175/N74S175	Quadruple D-Type Flip-Flops with Clear	2-278
S54S181/N74S181	Arithmetic Logic Units/Function Generators	2-281
S54S194/N74S194	4-Bit Bidirectional Universal Shift Registers	2-284
S54S195/N74S195	4-Bit Parallel-Access Shift Registers	2-287
S54S251/N74S251	8-Input Data Selectors/Multiplexers with Tri-State Outputs	2-270
S54S257/N74S257	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers with Tri-State Outputs (Non-Inverting)	2-290
S54S258/N74S258	Quadruple 2-Line to 1-Line Data Selectors/Multiplexers with Tri-State Outputs (Inverting)	2-290

54/7400 PRODUCT INFORMATION

GENERAL DESCRIPTION

ABSOLUTE MAXIMUM RATINGS (over operating free-air temperature range unless otherwise noted)

Supply Voltage V_{CC} (See Note 1)	7V
Input Voltage, V_{in} (See Note 1)	5.5V
Intermitter Voltage (See Note 2)	5.5V
Resistor Node Voltage, 54121, 74121 - (See Note 1)	-5.5V to 7V
Operating Free-Air Temperature Range:	
Series 54 Circuits	-55°C to 125°C
Series 74 Circuits	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

NOTES:

1. Voltage values, except intermitter voltage, are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor.
3. Output sink current tests 1 output at a time.

Series 54/74 Logic Family

The 54/74XX logic family is medium speed TTL, and high speed TTL integrated circuits. The family includes a multiple number of functions in a variety of packages. The 54XX devices are characterized for the full military temperature range of -55°C to +125°C. The 74XX devices are characterized for the limited temperature range of 0°C to +70°C.

INPUT CLAMPING DIODES

Although not shown on all schematic diagrams, all of these SS1 circuits incorporate input diodes. Each clamping diode is capable of limiting negative excursions at the input to a maximum of 1.5 volts below ground, even if -12mA of current is drawn.

DESIGN CONSIDERATIONS

Logic Definition

Series 54/74 logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

LOW VOLTAGE = LOGICAL "0"
HIGH VOLTAGE = LOGICAL "1"

Unused Inputs

For optimum switching times and minimum noise susceptibility unused inputs should be maintained at a positive voltage greater than 2.4V but not to exceed the absolute maximum rating of 5.5V. This eliminates the distributed capacitance associated with the floating-input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- a. Connect unused inputs to a supply voltage. Preferably, this voltage should be between 2.4V and 5.5V.
- b. Connect unused inputs to a used input if maximum fanout of the driving output will not be exceeded. Each input presents a full load in the logical "1" state to the driving output.

Input-Current Requirements

Input-current requirements reflect worst-case V_{CC} and temperature condition. Currents into the input terminals are specified as positive values.

54/74 Logic

Each input of the multiple-emitter input transistor that utilizes a 4 K Ω resistor requires no more than -1.6 mA flow out of the input at a logical "0" voltage level; therefore, one load (N = 1) for 54/74 logic is -1.6 mA maximum. Each input requires current into the input at a logical "1" voltage level. This current is 40 μ A maximum for each emitter input.

Fanout Capability


Fanout reflects the ability of an output to sink current from a number of loads (N) at a logical "0" voltage level and to supply current at a logical "1" voltage level. Each standard 54/74 output is capable of sinking current or supplying current to 10 loads (N = 10). The buffer gate (54/7440) is capable of sinking current or supplying current to 30 loads (N = 30).

ELECTRICAL CHARACTERISTICS

These are guaranteed over the applicable operating free-air temperature range, unless otherwise noted, as shown in Section 2 of the handbook.

NOTE

Any product available in an A or B package can also be supplied in the F-cerchip package.




*Availability of a circuit device in a particular package and temperature range is indicated on the appropriate device. Electrical Characteristics Data Sheet is shown in Section 2 of this handbook.

Manufacturer reserves the right to make design and process changes and improvements.

S5400-A,F,W # N7400-A,F

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each gate)




NOTE: Component values shown are nominal.

PIN CONFIGURATIONS

W PACKAGE



A,F PACKAGE



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5400 Circuits	4.5	5	5.5	V
N7400 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S5400 Circuits	-55	25	125	$^{\circ}\text{C}$
N7400 Circuits	0	25	70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at both input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN}$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at either input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	$V_{in} = 0.8\text{V}$	2.4 3.3	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$	$V_{in} = 2\text{V}$	0.22 0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$	$V_{in} = 0.4\text{V}$	-1.6	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$	$V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$	40 1	μA mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	S5400 N7400	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS *		MIN	TYP**	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		12	22	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		4	8	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{pd(0)}$	Propagation delay time to logical 0 level	$C_L = 15pF$	$R_L = 400\Omega$		7	15	ns
$t_{pd(1)}$	Propagation delay time to logical 1 level	$C_L = 15pF$	$R_L = 400\Omega$		11	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$


† Not more than one output should be shorted at a time.




S5401-A,F,W • N7401-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5401 Circuits	4.5	5	5.5	V
N7401 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S5401 Circuits	-55	25	125	$^{\circ}C$
N7401 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	$V_{CC} = \text{MIN}$		0.8	V
$I_{out(1)}$	Output reverse current	$V_{CC} = \text{MIN}$, $V_{out(1)} = 5.5V$		250	μA
$V_{out(0)}$	Logical 0 output voltage (on level)	$V_{CC} = \text{MIN}$, $I_{sink} = 16mA$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4V$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$, $V_{in} = 5.5V$		40 1	μA mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 5V$	12	22	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 0$	4	8	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 4k\Omega$		35	45	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$




S5402-A,F,W • N7402-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
	Supply Voltage V_{CC} : S5402 Circuits N7402 Circuits	4.5 4.75	5 5	5.5 5.25
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S5402 Circuits N7402 Circuits	-55 0	25 25	125 70	$^{\circ}$ C $^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at either input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Logical 0 input voltage required at both input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			40 1	μA mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	S5402 N7402	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		14	27	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		8	16	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		12	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at: $V_{CC} = 5V$, $T_A = 25^\circ C$

† Not more than one output should be shorted at a time.


signetics QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN COLLECTOR OUTPUT

S5403 N7403


S5403-A,F • N7403-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5403 Circuits	4.5	5	5.5	V
N7403 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5403 Circuits	-55	25	125	$^{\circ}$ C
N7403 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	$V_{CC} = \text{MIN}$, $V_{in} = 0.8\text{V}$		0.8	V
$I_{out(1)}$	Output reverse current	$V_{CC} = \text{MIN}$, $V_{out(1)} = 5.5\text{V}$		250	μ A
$V_{out(0)}$	Logical 0 output voltage (on level)	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$		40 1	μ A mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		12	22	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		4	8	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$,


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	16	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 4k\Omega$		35	46	ns

- * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- ** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$


S5404-A,F,W • N7404-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each inverter)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5404 Circuits	4.5	5	5.5	V
N7404 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5404 Circuits	-65	25	125	°C
N7404 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN}$	2		V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	$V_{in} = 0.8\text{V}$, 2.4	3.3	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$	$V_{in} = 2\text{V}$, 0.22	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$	-1.6	mA	
$I_{in(1)}$	Logical 1 level input current	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$	40	μA	
		$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$	1	mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	S5404 N7404	-20 -18	-65 -65	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		18	33	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		6	12	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		12	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.


S5405-A,F,W • N7405-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each inverter)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5405 Circuits	4.5	5	5.5	V
N7405 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5405 Circuits	-55	25	125	$^{\circ}\text{C}$
N7405 Circuits	0	25	70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at input terminal to ensure logical 0 (on) level at output	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Logical 0 input voltage required at input terminal to ensure logical 1 (off) level at output	$V_{CC} = \text{MIN}$			0.8	V
$I_{out(1)}$	Output reverse current	$V_{CC} = \text{MIN}$, $V_{out(1)} = 5.5\text{V}$			250	μA
$V_{out(0)}$	Logical 0 output voltage (on level)	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$			0.4	V
$I_{in(0)}$	Logical 0 level input current	$V_{CC} = \text{MAX}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$			40 1	μA mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$		18	33	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$		6	12	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 4 k\Omega$		40	55	ns


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$


DESCRIPTION

The 54/7406 and 54/7416 Hex Inverter Buffer/Drivers features standard TTL inputs with inverted high voltage, high current, open collector outputs for interface with MOS, lamps or relays. The 54/7406 minimum output breakdown is 30 volts and the 54/7416 minimum output breakdown is 15 volts.

SCHEMATIC (each inverter)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	S5406, S5416			N7406, N7416			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Output Voltage, V_{OH} : S5406, N7406			30			30	V
S5416, N7416			15			15	V
Low-level output current, I_{OL}			30			40	mA
Operating Free-air Temperature Range, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage		2		V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	$V_{CC} = \text{MIN}, V_I = 0.8V, V_{OH} = \text{MAX}$		250	μA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_I = 2V, I_{OL} = \text{MAX}$		0.7	V
		$V_{CC} = \text{MIN}, V_I = 2V, I_{OL} = 16mA$		0.4	V
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4V$		40	μA
(each input)		$V_{CC} = \text{MAX}, V_I = 5.5V$		1	mA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4V$		-1.6	mA
(each input)					
I_{CCH}	Supply current, high-level output	$V_{CC} = \text{MAX}, V_I = 0$	30	42	mA
I_{CCL}	Supply current, low-level output	$V_{CC} = \text{MAX}, V_I = 5V$	27	38	mA

DIGITAL 54/74 TTL SERIES ■ S5406, S5416, N7406, N7416

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$, $R_L = 110 \Omega$		10	15	ns
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$, $R_L = 110 \Omega$		14	23	ns

- * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- ** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.




S5407-A,F,W • S5417-A,F,W • N7407-A,F • N7417-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7407 and 54/7417 Hex Buffer/Driver features standard TTL inputs with non-inverted high voltage, high current open collector outputs for interface with MOS, lamps or relays. The 54/7407 minimum output is 30 volts and the 54/7417 minimum output is 15 volts.

SCHEMATIC (each buffer/driver)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	S5407, S5417			N7407, N7417			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Output Voltage, V_{OH} : S5407, N7407			30			30	V
S5417, N7417			15			15	V
Low-Level Output Current, I_{OL}			30			40	mA
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	$V_{CC} = \text{MIN}, V_1 = 2V, V_{OH} = \text{MAX}$		250	μA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_1 = 0.8V, I_{OL} = \text{MAX}$		0.7	V
		$V_{CC} = \text{MIN}, V_1 = 0.8V, I_{OL} = 16mA$		0.4	V
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_1 = 2.4V$		40	μA
(each input)		$V_{CC} = \text{MAX}, V_1 = 5.5V$		1	mA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_1 = 0.4V$		-1.6	mA
(each input)					
I_{CCH}	Supply current, high-level output	$V_{CC} = \text{MAX}, V_1 = 5V$	29	41	mA
I_{CCL}	Supply current, low-level output	$V_{CC} = \text{MAX}, V_1 = 0$	21	30	mA

DIGITAL 54/74 TTL SERIES ■ S5407, S5417, N7407, N7417

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$,	$R_L = 110\Omega$		6	10	ns
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$,	$R_L = 110\Omega$		20	30	ns


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

S5408-A,F,W • N7408-A,F

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each gate)




NOTE: Component values shown are nominal.

PIN CONFIGURATIONS

W PACKAGE



A PACKAGE



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5408 Circuits	4.5	5	5.5	V
N7408 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5408 Circuits	-65	25	125	°C
N7408 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at both input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at either input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = 800\mu\text{A}$	$V_{in} = 2.0\text{V}$	2.4 3.3	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$	$V_{in} = 0.8\text{V}$	0.22 0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$	$V_{in} = 0.4\text{V}$	-1.6	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$	$V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$	40 1	μA mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	S5408 N7408	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		10	15	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		18	26	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		12	19	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		17.5	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$

† Not more than one output should be shorted at a time.


S5409-A,F,W • N7409-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7409 Quad 2-Input AND Gate with open collector outputs provides the capability of expanding AND logic functions.

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	S5409			N7409			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10			10	
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage				0.8	V
I_{OH}	High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2V, V_{OH} = 5.5V$			250	mA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8V, I_{OL} = 18mA$			0.4	V
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX}, V_1 = 2.4V$			40	μA
		$V_{CC} = \text{MAX}, V_1 = 5.5V$			1	mA
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX}, V_1 = 0.4V$			-1.5	mA
I_{CCH}	Supply current, high-level output	$V_{CC} = \text{MAX}, V_1 = 5V$			10	mA
I_{CCL}	Supply current, low-level output	$V_{CC} = \text{MAX}, V_1 = 0$			18	mA

DIGITAL 54/74 TTL SERIES ■ S5409, N7409

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$		21	32	ns
t_{PHL}	Propagation delay time, high-to-low-level output	$R_L = 400 \Omega$		16	24	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values at $V_{CC} = 5V$, $T_A = 25^\circ C$.

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		9	16.5	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		3	6	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		7	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		11	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.


S5411-A,F,W • N7411-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5411 Circuits	4.5	5	5.5	V
N7411 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5411 Circuits	-55	25	125	$^{\circ}$ C
N7411 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS ^a		MIN	TYP ^{b,c}	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		2			V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$ $I_{load} = -800\mu\text{A}$	$V_{in} = 2.0\text{V}$,	2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$ $I_{sink} = 16\text{mA}$	$V_{in} = 0.8\text{V}$,		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$	$V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$ $V_{CC} = \text{MAX}$	$V_{in} = 2.4\text{V}$ $V_{in} = 5.5\text{V}$			40 1	μA mA
I_{OS}	Short circuit output current ^d	$V_{CC} = \text{MAX}$		S5411 N7411	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		7.5	12	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		13.5	20	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		12	19	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		17.5	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$

† Not more than one output should be shorted at a time.

S5413-A,F,W • N7413-A,F


DIGITAL 54/74 TTL SERIES

DESCRIPTION

The 5413 and 7413 dual Schmitt triggers consist of two identical Schmitt-trigger circuits in monolithic integrated circuit form. Logically, each circuit functions as a four-input NAND gate, but because of the Schmitt action, the gate has different input threshold levels for positive- and negative-going signals. The hysteresis, or backlash, which is the difference between the two threshold levels, is typically 800mV.

An important design feature is the built-in temperature compensation which ensures very high stability of the threshold levels and the hysteresis over a very wide temperature range. Typically, the hysteresis changes by 3% over the temperature range of -55°C to 125°C and the upper threshold changes by 1% over the same range. The 5413/7413 can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. It can not be triggered from straight dc levels.

These circuits are fully compatible with most other TTL, DTL, or MSI circuits. The 5413 is characterized for operation over the full military temperature range of -55°C to 125°C ; the 7413 is characterized for operation from 0°C to 70°C .



RECOMMENDED OPERATING CONDITIONS

	5413			7413			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Fan-Out From Each Output, N			20			20	
			10			10	
Operating Free-Air Temperature Range, T_A	-55	0	125	0	25	70	$^{\circ}\text{C}$
Maximum Input Rise and Fall Times	No Restriction			No Restriction			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{T+}	Positive-going threshold voltage	1.5	1.7	2	V
V_{T-}	Negative-going threshold voltage	0.6	0.8	1.1	V
$V_{T+} - V_{T-}$	Hysteresis	0.4	0.8		V
V_I	Input clamp voltage			-1.5	V
V_{OH}	High-level output voltage	2.4	3.3		V
V_{OL}	Low-level output voltage		0.22	0.4	V
I_{T+}	Input current at positive-going threshold		-0.65		mA
I_{T-}	Input current at negative-going threshold		-0.85		mA
I_I	Input current at maximum input voltage			1	mA
I_{IH}	High-level input current			40	μA
I_{IL}	Low-level input current			-1.6	mA
I_{OS}	Short-circuit output current†	-18		-55	mA
I_{CCH}	Supply current, high-level output		14	23	mA
I_{CCL}	Supply current, low-level output		20	32	mA


SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$,	$R_L = 400\Omega$		18	27	ns
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$,	$R_L = 400\Omega$		15	22	ns


- * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- ** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
- † Not more than one output should be shorted at a time.

TYPICAL CHARACTERISTICS


HYSTERESIS VS FREE-AIR TEMPERATURE




DISTRIBUTION OF UNITS FOR HYSTERESIS



THRESHOLD VOLTAGES AND HYSTERESIS VS SUPPLY VOLTAGE




OUTPUT VOLTAGE VS INPUT VOLTAGE




S5420-A,F,W • N7420-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5420 Circuits	4.5	5	5.5	V
N7420 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5420 Circuits	-55	25	125	$^{\circ}C$
N7420 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu A$	$V_{in} = 0.8V$, 2.4	3.3	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16mA$	$V_{in} = 2V$, 0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4V$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$, $V_{in} = 5.5V$		40 1	μA mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$, S5420 N7420	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		8	11	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		2	4	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$	$R_L = 400\Omega$		12	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


S5421-A,F,W • N7421-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5421 Circuits	4.5	5	5.5	V
N7421 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5421 Circuits	-55	25	125	$^{\circ}$ C
N7421 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -800\mu\text{A}$	2.4	3.3	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$	0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$		40 1	μA mA
I_{OS}	Short circuit output	S5421 N7421	-20 -18	-55 -55	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		5	8	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		9	13	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		12	19	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		17.5	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


S6426-A,F • N7426-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7426 Quad 2-Input NAND Gate features standard TTL inputs with high voltage (15 volts) open collector outputs for interface with MOS, lamps or relays.

SCHEMATIC (each gate)



PIN CONFIGURATION



RECOMMENDED OPERATING CONDITIONS

	S6426			N7426			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
Output Voltage, V_{OH}			15			15	V
Low-Level Output Current, I_{OL}			16			16	mA
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8V, I_{OH} = 1mA$	15			V
I_{OH}	High-level output current	$V_{CC} = \text{MIN}, V_{IL} = 0.8V, V_{OH} = 12V$			50	μA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2V, I_{OL} = 16mA$			0.4	V
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.4V$ $V_{CC} = \text{MAX}, V_I = 5.5V$			40	μA
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.4V$			1	mA
I_{CCH}	Supply current, high-level output	$V_{CC} = \text{MAX}, V_I = 0$		4	8	mA
I_{CCL}	Supply current, low-level output	$V_{CC} = \text{MAX}, V_I = 5V$		12	22	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$,	$R_L = 1k\Omega$		16	24	ns
t_{PHL}	Propagation delay time high-to-low-level output	$C_L = 15pF$,	$R_L = 1k\Omega$		11	17	ns


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


S5430-A, F, W • N7430A, F

DIGITAL 54/74 TTL SERIES

SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5430 Circuits	4.5	5	5.5	V
N7430 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5430 Circuits	-55	25	125	$^{\circ}$ C
N7430 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN}$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	$V_{in} = 0.8\text{V}$,	2.4	3.3	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$	$V_{in} = 2\text{V}$,	0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$		40	μA
I_{OS}	Short circuit output current †	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$		1	mA
		S5430	-20	-55	mA	
		N7430	-18	-55	mA	

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		3	6	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		1	2	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		13	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

S5437-A,F,W • S5438-A,F,W • S5439-A,F • N7437-A,F,W • N7438-A,F • N7439-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5437/N7437 is a NAND Gate (output low only when all inputs are high) the same as N7400 except that it will drive 3 times as many loads. The S5438/N7438 and S5439/N7439 are also NAND Gates but have open-collectors similar to N7403.

The S5437/N7437, S5438/N7438 and S5439/N7439 contain four 2-input NAND gates in a package with a guaranteed fan-out of 30-series 54/74 loads in both the logical "1" (1.2mA), and logical "0" (48mA) states. The S5438/N7438 and S5439/N7439 have an open collector output for "WIRE-AND" applications but still retain the high sink current capability of the S5437/N7437.


ABSOLUTE MAXIMUM RATINGS (over operating temperature ranges unless otherwise noted)

Supply Voltage V_{CC} (See Note 1)	7V
Supply Voltage (See Note 1)	5.5V
Intermittent Voltage (See Note 2)	5.5V
Output Voltage (See Notes 1 and 3): S5438/N7438, S5439/N7439	5.5V
Operating Free-Air Temperature Range: S5437/S5438/S5439	-55°C to 125°C
N7437/N7438/N7439	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

NOTES:

1. Voltage values, except intermittent voltage, are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor.
3. This is the maximum voltage which should be applied to any output when it is in the off state.


SCHEMATICS (each buffer)



RECOMMENDED OPERATING CONDITIONS

	S5437, S5438, S5439			N7437, N7438, N7439			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			30			30	
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	°C

PIN CONFIGURATIONS



DIGITAL 54/74 TTL SERIES ■ S5437, S5438, S5439, N7437, N7438, N7439

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *		MIN	TYP **	MAX	UNIT
V _{IH}	High-level input voltage			2			V
V _{IL}	Low-level input voltage					0.8	V
V _I	Input clamp voltage	V _{CC} = MAX, I _I = -12mA				-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V I _{OH} = 1.2mA		2.4	3.3		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2V I _{OL} = 48mA			0.22	0.4	V
I _I	Input current at max. input voltage	V _{CC} = MAX, V _I = 5.5V				1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.4V				40	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4V				-1.6	mA
I _{OS}	Short-circuit output current	V _{CC} = MAX		-20 -18		-55 -55	mA
I _{CCH}	Supply current, high-level output	V _{CC} = MAX, See Note 2			9	15.5	mA
I _{CCL}	Supply current, low-level output	V _{CC} = MAX, See Note 3			34	54	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER 64/7437		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 45pF, R _L = 133Ω			13	22	ns
t _{PLH}	Propagation delay time, low-to-high-level output				8	16	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.


† Not more than one output should be shorted at a time.

PARAMETER 64/7438/39		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 45pF, R _L = 133Ω			14	22	ns
t _{PLH}	Propagation delay time, low-to-high-level output				11	18	ns


S5440-A,F,W • N7440-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5440 Circuits	4.5	5	5.5	V
N7440 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			30	
Operating Free-Air Temperature Range, T_A : S5440 Circuits	-55	25	125	$^{\circ}$ C
N7440 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN}$	2		V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -1.2\text{mA}$	$V_{in} = 0.8\text{V}$, 2.4	3.3	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 48\text{mA}$	$V_{in} = 2\text{V}$, 0.28	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-1.6	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$		40 1	μ A mA	
I_{OS}	Short circuit output current [†]	$V_{CC} = \text{MAX}$	S5440 N7440	-20 -18	-70 -70	mA mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 5V$		17	27	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$		4	6.8	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 30$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 133\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 133\Omega$		13	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

N7441B

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The N7441B Nixie® Decoder/Driver is a one-out-of-ten decoder which has been designed to provide the necessary high voltage characteristics required for driving gas-filled cold-cathode indicator tubes.

It may also be utilized in driving relays or other high voltage interface circuitry. The element is designed using TTL techniques and is therefore completely compatible with DTL and TTL elements.

The specially designed output drivers provide the necessary stable output state. There are no input codes where all outputs are "off" or where more than one output can be turned "on".


RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC} (See Note 1)	4.75 to 5.25V
Maximum Voltage on any Output	70V


NOTE:

1. These voltage values are with respect to network ground terminal.


PIN CONFIGURATION



SCHEMATIC DIAGRAM



LOGIC DIAGRAM



TRUTH TABLE

INPUT				OUTPUT DN†
D	C	B	A	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9

† All other inputs are off.

ELECTRICAL CHARACTERISTICS, $T_A = 0^\circ\text{C}$ to 70°C , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP*	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage	$V_{CC} = 4.75\text{V}$	2			V
$V_{in(0)}$	Logical 0 input voltage	$V_{CC} = 4.75\text{V}$			0.8	V
V_{on}	On-state output voltage	$V_{CC} = 4.75\text{V}$, $I_{on} = 7\text{mA}$			2.5	V
I_{off}	Off-state reverse current	$V_{CC} = 5.25\text{V}$, $V_{out} = 55\text{V}$			50	μA
		$V_{CC} = 5.25\text{V}$, $V_{out} = 70\text{V}$			2	mA
$I_{in(1)}$	Logical 1 level input current at B, C, or D	$V_{CC} = 5.25\text{V}$, $V_{in} = 2.4\text{V}$			40	μA
		$V_{CC} = 5.25\text{V}$, $V_{in} = 5.5\text{V}$			1	mA
$I_{in(1)}$	Logical 1 level input current at A	$V_{CC} = 5.25\text{V}$, $V_{in} = 2.4\text{V}$			80	μA
		$V_{CC} = 5.25\text{V}$, $V_{in} = 5.5\text{V}$			1	mA
$I_{in(0)}$	Logical 0 level input current at B, C, or D	$V_{CC} = 5.25\text{V}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at A	$V_{CC} = 5.25\text{V}$, $V_{in} = 0.4\text{V}$			-3.2	mA
I_{CC}	Supply current	$V_{CC} = 5.25\text{V}$		21	42	mA

* All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

*Trademark Burroughs Corporation.


S5442-B,F,W • N7442-B

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 64/7442 BCD-to-Decimal Decoder is a TTL MSI array utilized in decoding and logic conversion applications. The 64/7442 decodes a four bit BCD number to one of ten outputs.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

S5442/N7442 BCD INPUT				ALL TYPES DECIMAL OUTPUT									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	1	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0	0	1	0
1	1	0	1	0	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5442 Circuits	4.6	5	5.5	V
N7442 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{load} = -400\mu A$		2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{sink} = 16mA$				0.4	V
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 2.4V$				40	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5V$				1	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 0.4V$				-1.6	mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX},$	S5442	-20		-55	mA
			N7442	-18		-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX},$	S5442		28	41	mA
			N7442		28	56	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level through two logic levels	$C_L = 15pF,$	$R_L = 400\Omega$	10	22	30	ns
t_{pd0}	Propagation delay time to logical 0 level through three logic levels	$C_L = 15pF,$	$R_L = 400\Omega$		23	35	ns
t_{pd1}	Propagation delay time to logical 1 level through two logic levels	$C_L = 15pF,$	$R_L = 400\Omega$	10	17	25	ns
t_{pd1}	Propagation delay time to logical 1 level through three logic levels	$C_L = 15pF,$	$R_L = 400\Omega$		26	35	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


S5443-B,F,W • N7443-B

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7443 Excess 3 Code to Decimal Decoder is a TTL MSI array utilized in decoding and logic conversion application. The 54/7443 decodes excess 3 code numbers to one of ten outputs.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

S5443/N7443 EXCESS INPUT				ALL TYPES DECIMAL OUTPUT									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	1	1	0	1	1	1	1	1	1	1	1	1
0	1	0	0	1	0	1	1	1	1	1	1	1	1
0	1	0	1	1	1	0	1	1	1	1	1	1	1
0	1	1	0	1	1	1	0	1	1	1	1	1	1
0	1	1	1	1	1	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	1	1	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	1	1	1	0	1	1
1	0	1	1	1	1	1	1	1	1	1	1	0	1
1	1	0	0	0	1	1	1	1	1	1	1	1	0
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5443 Circuits	4.5	5	5.5	V
N7443 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2\text{V}, V_{in(0)} = 0.8\text{V}, I_{\text{load}} = -400\ \mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2\text{V}, V_{in(0)} = 0.8\text{V}, I_{\text{sink}} = 16\text{mA}$			0.4	V
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			40	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 5.6\text{V}$			1	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
I_{OS}	Short-circuit output current †	$V_{CC} = \text{MAX},$				
		S5443	-20		-55	mA
		N7443	-18		-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX},$				
		S5443		28	41	mA
		N7443		28	56	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level through two logic levels	$C_L = 15\text{pF},$	$R_L = 400\ \Omega$	10	22	30	ns
t_{pd0}	Propagation delay time to logical 0 level through three logic levels	$C_L = 15\text{pF},$	$R_L = 400\ \Omega$		23	35	ns
t_{pd1}	Propagation delay time to logical 1 level through two logic levels	$C_L = 15\text{pF},$	$R_L = 400\ \Omega$	10	17	25	ns
t_{pd1}	Propagation delay time to logical 1 level through three logic levels	$C_L = 15\text{pF},$	$R_L = 400\ \Omega$		26	35	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions of the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$

† Not more than one output should be shorted at a time.


S5444-B,W • N7444-B,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7444 Excess-3-Gray Code to Decimal Decoder is a TTL MSI array utilized in decoding and logic conversion applications. The 54/7444 decodes excess three gray code to one of ten outputs.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

S5444/N7444
EXCESS 3 GRAY
INPUT

D	C	B	A
0	0	1	0
0	1	1	0
0	1	1	1
0	1	0	1
0	1	0	0
1	1	0	0
1	1	0	1
1	1	1	1
1	1	1	0
1	0	1	0
1	0	1	1
1	0	0	1
1	0	0	0
0	0	0	0
0	0	0	1
0	0	1	1

ALL TYPES
DECIMAL
OUTPUT

0	1	2	3	4	5	6	7	8	9
0	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1
1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	0	1	1	1
1	1	1	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5444 Circuits	4.5	5	5.5	V
N7444 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{load} = -400\mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{sink} = 16mA$			0.4	V
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 2.4V$			40	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 5.5V$			1	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-1.6	mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX},$ S5444	-20		-55	mA
		N7444	-18		-56	mA
I_{CC}	Supply Current	$V_{CC} = \text{MAX},$ S5444		28	41	mA
		N7444		28	56	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level through two logic levels	$C_L = 15pF, R_L = 400\Omega$	10	22	30	ns
t_{pd0}	Propagation delay time to logical 0 level through three logic levels	$C_L = 15pF, R_L = 400\Omega$		23	35	ns
t_{pd1}	Propagation delay time to logical 1 level through two logic levels	$C_L = 15pF, R_L = 400\Omega$	10	17	25	ns
t_{pd1}	Propagation delay time to logical 1 level through three logic levels	$C_L = 15pF, R_L = 400\Omega$		26	35	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.


** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


DESCRIPTION

The 54/7445 and 54/74145 BCD-to-Decimal Decoder/Driver is a TTL MSI array. It features standard TTL inputs and high voltage, high current (80mA) outputs. The 54/7445 minimum output breakdown is 30 volts and the 54/74145 minimum output breakdown is 15 volts.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

INPUTS				OUTPUTS									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	1
1	0	0	1	0	0	1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	1	0	0	0	0	0	0
1	0	1	1	0	0	0	0	1	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0	0	0	1
1	1	0	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 1): S5445, S54145 Circuits	4.5	5	5.5	V
N7445, N74145 Circuits	4.75	5	5.25	V
Voltage on any Output S5445, N7445 Circuits			30	V
S54145, N74145 Circuits			15	V

DIGITAL 54/74 TTL SERIES ■ S5445, S54145, N7445, N74145

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
V_{on}	On-state output voltage	$V_{CC} = \text{MIN}, I_{\text{sink}} = 80\text{mA}$ $V_{CC} = \text{MIN}, I_{\text{sink}} = 20\text{mA}$		0.5	0.9	V
V_{off}	Off-state output voltage (S5445 or N7445)	$V_{CC} = \text{MAX}, I_{\text{off}} = 250\mu\text{A}$	30			V
V_{off}	Off-state output voltage (S54145 or N74145)	$V_{CC} = \text{MAX}, I_{\text{off}} = 250\mu\text{A}$	15			V
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			40	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$ S5445, S54145 N7445, N74145		43	62	mA
				43	70	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd1}	Propagation delay time logical 1 level	$C_L = 15\text{pF}, R_L = 100\ \Omega$			50	ns
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15\text{pF}, R_L = 100\ \Omega$			50	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

N7446-B • N7447-B

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 7446 and 7447 BCD-to-Seven Segment Decoder/Driver are TTL monolithic devices consisting of the necessary logic to decode a BCD code to seven segment readout plus selected signs.


Incorporated in this device is a blanking circuit allowing leading and trailing zero suppression. Also included is a lamp test control to turn on all segments.

The 7446 and 7447 provide bare collector output transistors for directly driving lamps. The output transistor breakdown of the 7446 is 30 volts and the 7447 is 15 volts.

PIN CONFIGURATION



LOGIC DIAGRAM




TRUTH TABLE

DECIMAL OR FUNCTION	INPUTS							OUTPUTS							NOTE
	LT	RBI	D	C	B	A	BI/RBO	a	b	c	d	e	f	g	
0	1	1	0	0	0	0	1	0	0	0	0	0	0	1	1
1	1	x	0	0	0	1	1	1	0	0	1	1	1	1	1
2	1	x	0	0	1	0	1	0	0	1	0	0	1	0	0
3	1	x	0	0	1	1	1	0	0	0	0	1	1	0	0
4	1	x	0	1	0	0	1	1	0	0	1	1	0	0	0
5	1	x	0	1	0	1	1	0	1	0	0	1	0	0	0
6	1	x	0	1	1	0	1	1	1	0	0	0	0	0	0
7	1	x	0	1	1	1	1	0	0	0	1	1	1	1	1
8	1	x	1	0	0	0	1	0	0	0	0	1	0	0	0
9	1	x	1	0	0	1	1	0	0	0	1	1	0	0	0
10	1	x	1	0	1	0	1	1	1	1	0	0	1	0	0
11	1	x	1	0	1	1	1	1	1	1	0	0	1	1	0
12	1	x	1	1	0	0	1	1	0	1	1	1	0	0	0
13	1	x	1	1	0	1	1	0	1	1	0	1	0	0	0
14	1	x	1	1	1	0	1	1	1	1	0	0	0	0	0
15	1	x	1	1	1	1	1	1	1	1	1	1	1	1	1
BI	x	x	x	x	x	x	0	1	1	1	1	1	1	1	2
RBI	1	0	0	0	0	0	0	1	1	1	1	1	1	1	3
LT	0	x	x	x	x	x	1	0	0	0	0	0	0	0	4

NOTES:

1. BI/RBO is wire-OR logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking input must be open or held at a logical 1 when output functions 0 through 15 are desired and ripple-blanking input (RBI) must be open or at a logical 1 during the decimal 0 input. X = input may be high or low.
2. When a logical 0 is applied to the blanking input (forced condition) all segment outputs go to a logical 1 regardless of the state of any other input condition.
3. When ripple-blanking input (RBI) is at a logical 0 and A = B = C = D = logical 0, all segment outputs go to a logical 1 and the ripple-blanking output goes to a logical 0 (response condition).
4. When blanking input/ripple-blanking output is open or held at a logical 1, and a logical 0 is applied to lamp-test input, all segment outputs go to a logical 0.

SEGMENT IDENTIFICATION



DIGITAL 54/74 TTL SERIES ■ N7446, N7447

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 1): N7446, N7447 Circuits	4.75	5	5.25	V
Continuous Voltage at Outputs a through g: N7446 Circuits			30	V
N7447 Circuits			15	V
Normalized Fan-Out From Outputs a through g to Series 54/74 loads: N7446, N7447 Circuits			12	
Normalized Fan-Out From BI/RBO Node to Series 54/74 loads: N7446, N7447 Circuits			5	
Output Sink Current, I_{sink} : N7446, N7447 Outputs a through g			20	mA
N7446, N7447, BI/RBO Node			8	mA

NOTES:

1. These voltage values are with respect to network ground terminal.
2. Input voltage must be zero or positive with respect to network ground terminal.
3. This rating applies when the output is off.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any point	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input	$V_{CC} = \text{MIN}$			0.8	V
V_{on} On-state output voltage at outputs a through g	$V_{CC} = \text{MIN}, I_{sink} = 40\text{mA}$		0.27	0.4	V
$V_{out(0)}$ Logical 0 output voltage at BI/RBO node	$V_{CC} = \text{MIN}, I_{sink} = 8\text{mA}$		0.3	0.4	V
V_{off} Off-state output voltage at outputs a through g (S5446 and N7446 only)	$V_{CC} = \text{MAX}, I_{off} = 250 \text{ A}$	30			V
V_{off} Off-state output voltage at outputs a through g (S5447 and N7447 only)	$V_{CC} = \text{MAX}, I_{off} = 250 \text{ A}$	16			V
$V_{out(1)}$ Logical 1 output voltage at BI/RBO node	$V_{CC} = \text{MIN}, I_{load} = 200 \text{ A}$	2.4	3.7		V
$I_{in(0)}$ Logical 0 level input current at any input except BI/RBO node	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at BI/RBO node	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-4.2	mA
$I_{in(1)}$ Logical 1 level input current at any input except BI/RBO node	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			40 1	μA mA
I_{OS} Short-circuit output current at BI/RBO node	$V_{CC} = \text{MAX}$			-4	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$ N7446, N7447		53	90	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd1}	Propagation delay time to logical 1 level from A input to any output	$C_L = 15pF$,	$R_L = 280 \Omega$			100	ns
t_{pd0}	Propagation delay time to logical 0 level from A input to any output	$C_L = 15pF$,	$R_L = 280 \Omega$			100	ns
t_{pd1}	Propagation delay time to logical 1 level from RBI input to any output	$C_L = 15pF$,	$R_L = 280 \Omega$			100	ns
t_{pd0}	Propagation delay time to logical 0 level from RBI input to any output	$C_L = 15pF$,	$R_L = 280 \Omega$			100	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

N7448-B

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 7448 BCD-to-Seven Segment Decoder/Driver is a TTL monolithic device consisting of the necessary logic to decode a BCD code to seven segment readout plus selected signs.


Incorporated in this device is a blanking circuit allowing leading and trailing zero suppression. Also included is a lamp test control to turn on all segments.

The 7448 has resistor pull up on the outputs to provide source current to drive interface elements.

PIN CONFIGURATIONS



LOGIC DIAGRAM



TRUTH TABLE

FUNCTION	INPUTS						OUTPUTS							NOTE	
	LT	RBI	D	C	B	A	BI/RBO	a	b	c	d	e	f		g
0	1	1	0	0	0	0	1	1	1	1	1	1	1	0	1
1	1	x	0	0	0	1	1	0	1	1	1	0	0	0	1
2	1	x	0	0	1	0	1	1	1	0	1	1	0	1	1
3	1	x	0	0	1	1	1	1	1	1	1	0	0	1	1
4	1	x	0	1	0	0	1	0	1	1	1	0	0	1	1
5	1	x	0	1	0	1	1	1	0	1	1	0	1	1	1
6	1	x	0	1	1	0	1	0	0	1	1	1	1	1	1
7	1	x	0	1	1	1	1	1	1	1	1	0	0	0	0
8	1	x	1	0	0	0	1	1	1	1	1	1	1	1	1
9	1	x	1	0	0	1	1	1	1	1	1	0	0	1	1
10	1	x	1	0	1	0	1	0	0	0	1	1	0	1	1
11	1	x	1	0	1	1	1	0	0	1	1	0	0	1	1
12	1	x	1	1	0	0	1	0	1	0	0	0	1	1	1
13	1	x	1	1	0	1	1	1	0	0	1	0	1	1	1
14	1	x	1	1	1	0	1	0	0	0	1	1	1	1	1
15	1	x	1	1	1	1	1	0	0	0	0	0	0	0	0
BI	x	x	x	x	x	x	0	0	0	0	0	0	0	0	2
RBI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	3
LT	0	x	x	x	x	x	1	1	1	1	1	1	1	1	4


NOTES:

1. BI/RBO is wire-OR logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking input must be open or held at a logical 1 when output functions 0 through 15 are desired and ripple-blanking input (RBI) must be open or at a logical 1 during the decimal 0 input. X = input may be high or low.
2. When a logical 0 is applied to the blanking input (forced condition), all segment outputs go to a logical 1 regardless of the state

of any other input condition.

3. When ripple-blanking input (RBI) is at a logical 0 and A = B = C = D = logical 0, all segment outputs go to a logical 1 and the ripple-blanking output goes to a logical 0 (response condition).
4. When blanking input/ripple-blanking output is open or held at a logical 1, and a logical 0 is applied to lamp-test input, all segment outputs go to a logical 1.

SEGMENT IDENTIFICATION



DIGITAL 54/74 TTL SERIES ■ N7448

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 1): N7448 Circuit	4.75	5	5.25	V
Normalized Fan-Out From Outputs a through g to Series 54/74 loads: N7448 Circuits			4	
Normalized Fan-Out From BI/RBO Node to Series 54/74 Loads: N7448 Circuits			5	
Output Sink Current, I_{sink} : N7448 Outputs a through g N7448 BI/RBO Node			6.4 8	mA mA

NOTES:

1. These voltage values are with respect to network ground terminal.
2. Input voltage must be zero or positive with respect to network ground terminal.
3. This rating applies when the output is off.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(0)}$ Logical 0 output voltage at any output	$V_{CC} = \text{MIN}, I_{sink} = \text{MAX}$		0.27	0.4	V
$V_{out(1)}$ Logical 1 level output voltage at outputs a through g	$V_{CC} = \text{MIN}, I_{load} = -400 \mu\text{A}$	2.4	4.2		V
$V_{out(1)}$ Logical 1 level output at BI/RBO node	$V_{CC} = \text{MIN}, I_{load} = 200 \mu\text{A}$	2.4	3.7		V
I_{load} Load current available at outputs a through g	$V_{CC} = \text{MIN}, V_{out} = 0.85\text{V}$	-1.3	-2		mA
$I_{in(0)}$ Logical 0 level input current of any input except BI/RBO node.	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at BI/RBO node	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-4.2	mA
$I_{in(1)}$ Logical 1 level input current at any input except BI/RBO node	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			40	μA
	$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
I_{OS} Short-circuit output current at any output	$V_{CC} = \text{MAX}$			-4	mA
I_{CC} Supply current	S5448		53	78	mA
	N7448		53	90	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd1}	Propagation delay time to logical 1 level from A input to any output	$C_L = 15pF$			100	ns
t_{pd0}	Propagation delay time to logical 0 level from A input to any output	$C_L = 15pF$			100	ns
t_{pd1}	Propagation delay time to logical 1 level from RBI input to any output	$C_L = 15pF$			100	ns
t_{pd0}	Propagation delay time to logical 0 level from RBI input to any output	$C_L = 15pF$			100	ns


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


S5450A,F,W • S5451-A,F,W • N7450-A,F • N7451-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



NOTES:

- Component values shown are nominal.
- Both expander inputs are used simultaneously for expanding.
- If expander is not used leave X and \bar{X} pins open.

- Make no external connection to X and \bar{X} pins of the S5451 and N7451.
- A total of four expander gates can be connected to the expander inputs.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5450, S5451 Circuits	4.5	5	5.5	V
N7450, N7451 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5450, S5451 Circuits	-55	25	125	$^{\circ}\text{C}$
N7450, N7451 Circuits	0	25	70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at both input terminals of either AND section to ensure logical 0 at output	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$ $V_{in} = 0.8\text{V}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$ $V_{in} = 2\text{V}$		0.22	0.4	V

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V}$			40	μA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	S5450, S5451	-20		-55	mA
			N7450, N7451	-18		-55	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 5\text{V}$		7.4	14	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 0$		4	8	mA

ELECTRICAL CHARACTERISTICS (S5450 circuits) using expander inputs, $V_{CC} = 4.5\text{V}, T_A = -55^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP**	MAX	UNIT
I_X	Expander current	$V_1 = 0.4\text{V},$	$I_{\text{sink}} = 16\text{mA}$			2.9	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q)	$I_{\text{sink}} = 16\text{mA},$ $R_1 = 0$	$I_1 = 0.41\text{mA},$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{\text{load}} = -400\mu\text{A},$ $I_2 = -0.15\text{mA}$	$I_1 = 0.15\text{mA},$	2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$I_{\text{sink}} = 16\text{mA},$ $R_1 = 138\Omega$	$I_1 = 0.3\text{mA},$		0.22	0.4	V

ELECTRICAL CHARACTERISTICS (N7450 circuits) using expander inputs, $V_{CC} = 4.75\text{V}, T_A = 0^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP**	MAX	UNIT
I_X	Expander current	$V_1 = 0.4\text{V},$	$I_{\text{sink}} = 16\text{mA}$			3.1	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q)	$I_{\text{sink}} = 16\text{mA},$ $R_1 = 0$	$I_1 = 0.62\text{mA},$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{\text{load}} = -400\mu\text{A},$ $I_2 = -270\mu\text{A}$	$I_1 = 270\mu\text{A},$	2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$I_{\text{sink}} = 16\text{mA},$ $R_1 = 130\Omega$	$I_1 = 0.43\text{mA},$		0.22	0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS*		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15\text{pF},$	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15\text{pF},$	$R_L = 400\Omega$		13	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander inputs X and \bar{X} are open.


** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$

† Not more than one output should be shorted at a time.


S5453-A,F,W • S5454-A,F,W • N7453-A,F • N7454-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



NOTES:

1. Component values shown are nominal.
2. Both expander inputs are used simultaneously for expanding.
3. If expander is not used leave X and \bar{X} pins open.

4. Make no external connection to X and \bar{X} pins of the S5454 and N7454.
5. A total of four expander gates can be connected to the expander inputs.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5453, S5454 Circuits	4.5	5	5.5	V
N7453, N7454 Circuits	4.75	5	6.25	V
Normalized Fan-Out from Output, N			10	
Operating Free-Air Temperature Range, T_A : S5453, S5454 Circuits	-55	25	125	$^{\circ}C$
N7453, N7454 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at both input terminals of one AND section to ensure logical 0 level at output	$V_{CC} = \text{MIN}$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu A$	$V_{in} = 0.8V$,	2.4	3.3	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16mA$	$V_{in} = 2V$,	0.22	0.4	V

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4V$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$,	$V_{in} = 2.4V$, $V_{in} = 5.5V$			40 1	μA mA
I_{OS}	Short circuit output current†	$V_{CC} = 5.5V$	S5453, S5454 N7453, N7454	-20 -18		-55 -55	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5V$		5.1	9.5	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		4	8	mA

ELECTRICAL CHARACTERISTICS (S5453 circuits) using expander inputs, $V_{CC} = 4.5V$, $T_A = -55^\circ C$

PARAMETER		TEST CONDITIONS*			MIN	TYP**	MAX	UNIT
I_X	Expander current	$V_1 = 0.4V$,	$I_{sink} = 16mA$				2.9	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q)	$I_{sink} = 16mA$,	$I_1 = 0.41mA$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -400\mu A$, $I_2 = -0.15mA$	$I_1 = 0.15mA$,		2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 16mA$,	$I_1 = 0.3mA$,	$R_1 = 138\Omega$		0.22	0.4	V

ELECTRICAL CHARACTERISTICS (N7453 circuits) using expander inputs, $V_{CC} = 4.75V$, $T_A = 0^\circ C$

PARAMETER		TEST CONDITIONS*			MIN	TYP**	MAX	UNIT
I_X	Expander current	$V_1 = 0.4V$,	$I_{sink} = 16mA$				3.1	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q)	$I_{sink} = 16mA$,	$I_1 = 0.62mA$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -400\mu A$, $I_2 = -270\mu A$	$I_1 = 270\mu A$,		2.4	3.3		V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 16mA$,	$I_1 = 0.43mA$,	$R_1 = 130\Omega$		0.22	0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$


PARAMETER		TEST CONDITIONS*		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 15pF$,	$R_L = 400\Omega$		8	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 15pF$,	$R_L = 400\Omega$		13	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander inputs X and \bar{X} are open.
 ** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
 † Not more than one output should be shorted at a time.


S5460-A,F,W

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each expander)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.5V to 5.5V
Maximum number of expanders that may be fanned-in to one S5450 or one S5453 circuit	4

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = -55^\circ\text{C}$ to 125°C)

PARAMETER	TEST CONDITIONS	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state $V_{CC} = 4.5V$	2			V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure output is in the off state $V_{CC} = 4.5V$			0.8	V
V_{on}	On-state output voltage $V_{CC} = 4.5V$, $R = 1.1\text{ k}\Omega$, $V_{in} = 2V$, $T_A = -55^\circ\text{C}$			0.4	V
I_{off}	Off-state output current $V_{CC} = 4.5V$, $R = 1.2\text{ k}\Omega$, $V_{in} = 0.8V$, $T_A = -55^\circ\text{C}$			150	μA
I_{on}	On-state output current $V_{CC} = 4.5V$, $T_A = -55^\circ\text{C}$			-0.3	mA
$I_{in(0)}$	Logical 0 level input current (each input) $V_{CC} = 5.5V$, $V_{in} = 0.4V$			-1.6	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.5V,$	$V_{in} = 2.4V$				40	μA
		$V_{CC} = 5.5V,$	$V_{in} = 5.5V$				1	mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.5V,$	$V_{in} = 5V,$	$V_1 = 0.85V$		1.2	2.5	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.5V,$	$V_{in} = 0,$	$V_1 = 0.85V$		2	4	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V,$ $T_A = 25^\circ C,$ $N = 10$


PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level (through S5450 or S5453 circuit)	$C_L = 15pF,$	$R_L = 400\Omega$			10	20	ns
t_{pd1}	Propagation delay time to logical 1 level (through S5450 or S5453 circuit)	$C_L = 15pF,$	$R_L = 400\Omega$			15	30	ns

** All typical values are at $V_{CC} = 5V,$ $T_A = 25^\circ C.$


N7460--A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each expander)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.75 to 5.25V
Maximum number of expanders that may be fanned-in to one N7460 or one N7453 circuit	4

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = 0^\circ\text{C}$ to 70°C)

PARAMETER	TEST CONDITIONS	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state	$V_{CC} = 4.75V$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure output is in the off state	$V_{CC} = 4.75V$		0.8	V	
V_{on}	On-state output voltage	$V_{CC} = 4.75V$, $R = 1.1\text{ k}\Omega$	$V_{in} = 2V$, $T_A = 0^\circ\text{C}$	$V_1 = 1V$	0.4	V
I_{off}	Off-state output current	$V_{CC} = 4.75V$, $R = 1.2\text{ k}\Omega$	$V_{in} = 0.8V$, $T_A = 0^\circ\text{C}$	$V_1 = 4.5V$	270	μA
I_{on}	On-state output current	$V_{CC} = 4.75V$	$V_{in} = 2V$	$V_1 = 1V$	-0.43	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = 5.25V$	$V_{in} = 0.4V$		-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.25V$, $V_{CC} = 5.25V$	$V_{in} = 2.4V$, $V_{in} = 5.5V$		40	μA
					1	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.25V$,	$V_{in} = 5V$,	$V_1 = 0.85V$		1.2	2.5	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.25V$,	$V_{in} = 0$	$V_1 = 0.85V$		2	4	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level (through N7460 or N7463)	$C_L = 15pF$,	$R_L = 400\Omega$			10	20	ns
t_{pd1}	Propagation delay time to logical 1 level (through N7450 or N7453)	$C_L = 15pF$,	$R_L = 400\Omega$			15	30	ns

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

DESCRIPTION

The S5470/N7470 is a monolithic, edge-triggered J-K flip-flop featuring gated inputs, direct clear and preset inputs, and complementary Q and \bar{Q} outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse; and after the clock input threshold voltage has been passed, the gated inputs are locked out.

The S5470/N7470 flip-flop is ideally suited for medium- and high-speed applications, and can be used for a significant saving in system power dissipation and package count where input gating is required.

TRUTH TABLE

LOGIC

J_n	K_n	Q_{n+1}	PRESET	CLEAR	Q
0	0	Q_n	0	0	?
1	0	1	1	0	0
0	1	0	0	1	1
1	1	\bar{Q}_n	1	1	Q

$$J = J_1 J_2 J^* \quad K = K_1 K_2 K^*$$

n is time prior to clock

n + 1 is time following clock

? Both outputs in 0 state


POSITIVE LOGIC

Low input to preset sets Q to logical 1

Low input to clear sets Q to logical 0

Preset or clear function can occur only when clock input is low.


SCHEMATIC DIAGRAM




NOTE: Component values are typical.

PIN CONFIGURATIONS

W PACKAGE



A,F PACKAGE



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5470 Circuits	4.5	5	5.5	V
N7470 Circuits	4.75	5	6.25	V
Operating Free-Air Temperature Range, T_A : S5470 Circuits	-55	25	125	$^{\circ}$ C
N7470 Circuits	0	25	70	$^{\circ}$ C
Normalized Fanout from each Output, N			10	
Clock Pulse Transition Time to Logical 1 Level, t_1 (clock)	5		150	ns
Width of Clock Pulse, t_p (clock)	20			ns
Width of Preset Pulse, t_p (preset)	25			ns
Width of Clear Pulse, t_p (clear)	25			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at J1, J2, J*, K1, K2, K*, or clock $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at preset or clear $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J1, J2, J*, K1, K2, K*, or clock $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			40 1	μA mA
$I_{in(1)}$	Logical 1 level input current at preset or clear $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80 1	μA mA
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX}$, $V_{in} = 0$	S5470 N7470	-20 -18	-75 -75	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 5\text{V}$			13 26	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency $C_L = 15\text{pF}$, $R_L = 400\Omega$	15	35		MHz
t_{setup}	Minimum Input Setup time $C_L = 15\text{pF}$, $R_L = 400\Omega$		10	20	ns
t_{hold}	Minimum input hold time $C_L = 15\text{pF}$, $R_L = 400\Omega$		0	5	ns
t_{pd1}	Propagation delay time to logical 1 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$			50	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$			50	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	27	50	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	18	50	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.

TRUTH TABLE


LOGIC

t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

NOTES:


1. $J = J1 \cdot J2 \cdot J3$
2. $K = K1 \cdot K2 \cdot K3$
3. t_n = Bit time before clock pulse.
4. t_{n+1} = Bit time after clock pulse.
5. NC = No Internal Connection.

SCHEMATIC DIAGRAM




NOTE: Component values shown are nominal.

PIN CONFIGURATIONS



CLOCK WAVEFORM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5472 Circuits	4.5	5	5.5	V
N7472 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S5472 Circuits	-65	25	125	°C
N7472 Circuits	0	25	70	°C
Normalized Fan-Out From each Output, N			10	
Width of Clock Pulse, $t_p(\text{clock})$	20			ns
Width of Preset Pulse, $t_p(\text{preset})$	25			ns
Width of Clear Pulse, $t_p(\text{clear})$	25			ns
Input Setup Time, t_{setup}	$\geq t_p(\text{clock})$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at J1, J2, J3, K1, K2, or K3 $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at preset, clear, or clock $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J1, J2, J3, K1, K2, or K3 $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$.40 1	μA mA
$I_{in(1)}$	Logical 1 level input current at preset, clear, or clock $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80 1	μA mA
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX}$, $V_{in} = 0$	S5472 N7472	-20 -18	-57 -57	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 5\text{V}$		10	20	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency $C_L = 15\text{pF}$, $R_L = 400\Omega$	15	20		MHz
t_{pd1}	Propagation delay time to logical 1 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$		16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$		25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	25	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$. † Not more than one output should be shorted at a time.

DESCRIPTION

The S5473/N7473 J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

TRUTH TABLE

LOGIC


(Each Flip-Flop)		
t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

NOTES:


1. t_n = Bit time before clock pulse.
2. t_{n+1} = Bit time after clock pulse.

PIN CONFIGURATIONS


W PACKAGE



A,F PACKAGE



SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5473 Circuits	4.5	5	5.5	V
N7473 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S5473 Circuits	-55	25	125	°C
N7473 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	20			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	25			ns
Input Setup Time, t_{setup}	$> t_{p(\text{Clock})}$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT		
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2		V		
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$,		0.8	V		
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4	3.5	V		
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V	
$I_{in(0)}$	Logical 0 level input current at J or K	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA	
$I_{in(0)}$	Logical 0 level input current at clear or clock	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA	
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			40	μA	
$I_{in(1)}$	Logical 1 level input current at clear or clock	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			1	mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$, $V_{in} = 0$	S5473 N7473		-20 -18	-57 -57	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, $V_{in} = 5\text{V}$		20	40	mA	

SWITCHING CHARACTERISTICS, $V_{CC}=5\text{V}$, $T_A=25^\circ\text{C}$, N=10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f_{clock}	Maximum clock frequency	$C_L = 15\text{pF}$, $R_L = 400\Omega$	15	20	MHz	
t_{pd1}	Propagation delay time to logical 1 level from clear to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$		16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clear to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$		25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$	10	16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$	10	25	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

S5474-A,F,W • N7474-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5474/N7474 is a monolithic, dual, D-type, edge-triggered flip-flop featuring direct clear and preset inputs and complementary Q and \bar{Q} outputs. Input information is transferred to the Q output on the positive edge of the clock pulse.

Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the clock input threshold voltage has been passed, the data input (D) is locked out.


TRUTH TABLE

D_n	Q_{n+1}	\bar{Q}_{n+1}
1	1	0
0	0	1

Preset	Clear	Q
1	1	Q
1	0	0
0	1	1
0	0	1


† Both outputs in 1 state
n is time prior to clock
n+1 is time following clock

PIN CONFIGURATIONS



POSITIVE LOGIC — Low input to preset sets Q to logical 1
Low input to clear sets Q to logical 0; Preset and clear are independent of clock

SCHEMATIC DIAGRAM



NOTE: 1/2 of unit shown. Component values are typical.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5474 Circuits	4.5	5	5.5	V
N7474 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S5474 Circuits	-55	25	125	°C
N7474 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	30			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	30			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	30			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at preset or D $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at clear or clock $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at D $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			40	μA
$I_{in(1)}$	Logical 1 level input current at preset or clock $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80	μA
$I_{in(1)}$	Logical 1 level input current at clear $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			120	μA
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX}$, $V_{in} = 0$	S5474 -20 N7474 -18		-57	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 5\text{V}$		17	30	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency $C_L = 15\text{pF}$, $R_L = 400\Omega$	15	25		MHz
t_{setup}	Minimum input setup time $C_L = 15\text{pF}$, $R_L = 400\Omega$		15	20	ns
t_{hold}	Minimum input hold time $C_L = 15\text{pF}$, $R_L = 400\Omega$		2	5	ns
t_{pd1}	Propagation delay time to logical 1 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$			25	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$			40	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	14	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	20	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

The S5475B/N7475B is a monolithic, quadruple, bistable latch with complementary Q and \bar{Q} outputs. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units.

TRUTH TABLE

LOGIC
(Each Latch)


t_n	t_{n+1}	
D	Q	\bar{Q}
1	1	0
0	0	1

NOTES:


1. t_n = bit time before clock pulse.
2. t_{n+1} = bit time after clock pulse
3. These voltages are with respect to network ground terminal.

PIN CONFIGURATIONS

B PACKAGE



SCHEMATIC (each latch)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 3): S5475 Circuits	4.5	5	5.5	V
N7475 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Outputs			10	
Operating Free-Air Temperature Range, T_A : S5475 Circuits	-55	25	125	$^{\circ}\text{C}$
N7475 Circuits	0	25	70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 level at any input terminal	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Input voltage required to ensure logical 0 level at any input terminal	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.4	V

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{in(0)}$	Logical 0 level input current at D	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4V$			-3.2	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX}$,				-6.4	mA
$I_{in(1)}$	Logical 1 level input current at D	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4V$			80	μA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5V$			1	mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4V$			160	μA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5V$			1	mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$,	S5475	-20		-75	mA
I_{OS}	Short circuit output current†	$V_{out} = 0$	N7475	-18		-75	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$,	S5475		32	46	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$,	N7475		32	53	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS NOTE A		MIN	TYP	MAX	UNIT
t_{setup1}	Minimum logical 1 level input setup time at D input	$C_L = 15pF$,	$R_L = 400\Omega$		7	20	ns
t_{setup0}	Minimum logical 0 level input setup time at D input	$C_L = 15pF$,	$R_L = 400\Omega$		14	20	ns
t_{hold1}	Maximum logical 1 level input hold time required at D input	$C_L = 15pF$,	$R_L = 400\Omega$	0	15¶		ns
t_{hold0}	Maximum logical 0 level input hold time required at D input	$C_L = 15pF$,	$R_L = 400\Omega$	0	6¶		ns
$t_{pd1(D-Q)}$	Propagation delay time to logical 1 level from D input to Q output	$C_L = 15pF$,	$R_L = 400\Omega$		16	30	ns
$t_{pd0(D-Q)}$	Propagation delay time to logical 0 level from D input to Q output	$C_L = 15pF$,	$R_L = 400\Omega$		14	25	ns
$t_{pd1(D-\bar{Q})}$	Propagation delay time to logical 1 level from D input to \bar{Q} output	$C_L = 15pF$,	$R_L = 400\Omega$		24	40	ns
$t_{pd0(D-\bar{Q})}$	Propagation delay time to logical 0 level from D input to \bar{Q} output	$C_L = 15pF$,	$R_L = 400\Omega$		7	15	ns
$t_{pd1(C-Q)}$	Propagation delay time to logical 1 level from clock input to Q output	$C_L = 15pF$,	$R_L = 400\Omega$		16	30	ns
$t_{pd0(C-Q)}$	Propagation delay time to logical 0 level from clock input to Q output	$C_L = 15pF$,	$R_L = 400\Omega$		7	15	ns
$t_{pd1(C-\bar{Q})}$	Propagation delay time to logical 1 level from clock input to \bar{Q} output	$C_L = 15pF$,	$R_L = 400\Omega$		16	30	ns
$t_{pd0(C-\bar{Q})}$	Propagation delay time to logical 0 level from clock input to \bar{Q} output	$C_L = 15pF$,	$R_L = 400\Omega$		7	15	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than one output should be shorted at a time.

¶ These typical times indicate that period occurring prior to the fall of clock pulse (t_0) below 1.5V when data at the D input will still be recognized and stored.


Note A AC Test circuit, voltage waveforms and switching times are given on page 2-76.

SWITCHING CHARACTERISTICS*

TEST CIRCUIT



VOLTAGE WAVEFORMS AND SWITCHING TIMES



- NOTES: 1. The pulse generators have the following characteristics: $V_{gen} = 3\text{ V}$, $t_1 = t_0 \leq 10\text{ ns}$, and $Z_{out} \approx 50\ \Omega$. For pulse generator A, $t_{p1} = 1\ \mu\text{s}$ and $PRR = 500\text{ kHz}$. For pulse generator B, $t_{p2} = 500\text{ ns}$ and $PRR = 1\text{ MHz}$. Positions of D-input and clock-input pulses are varied with respect to each other to verify setup and hold times.
2. Each latch is tested separately.
3. C_L includes probe and jig capacitance.
4. All diodes are 1N3064.
5. When measuring $t_{pd1}(D-Q)$ and $t_{pd0}(D-Q)$ (or $t_{pd0}(D-\bar{Q})$ and $t_{pd1}(D-\bar{Q})$ for the S5474/N7475), clock input must be held at logical 1.

*Complementary Q outputs are on the S5475/N7475 only.

DESCRIPTION

The S5476B/N7476B J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

TRUTH TABLE


LOGIC

(Each Flip-Flop)		
t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. t_n = bit time before clock pulse.
2. t_{n+1} = bit time after clock pulse.

PIN CONFIGURATIONS




CLOCK WAVEFORM



POSITIVE LOGIC

Low input to preset sets Q to logical 1
 Low input to clear sets Q to logical 0
 Clear and preset are independent from clock

SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

DIGITAL 54/74 TTL SERIES ■ S5476, N7476

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5476 Circuits	4.5	5	5.5	V
N7476 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S5476 Circuits	-55	25	125	$^{\circ}$ C
N7476 Circuits	0	25	70	$^{\circ}$ C
Normalized Fanout from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	20			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	26			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	26			ns
Input Setup Time, t_{setup}	$\geq t_{p(\text{clock})}$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at J or K $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at clear, preset, or clock $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J or K $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			40 1	μA mA
$I_{in(1)}$	Logical 1 level input current at clear, preset, or clock $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80 1	μA mA
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX}$, $V_{in} = 0$	55476 N7476	-20 -18	-57 -57	mA
I_{CC}	Supply current (each flip-flop) $V_{CC} = \text{MAX}$, $V_{in} = 5\text{V}$		20	40	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency $C_L = 15\text{pF}$, $R_L = 400\Omega$	15	20		MHz
t_{pd1}	Propagation delay time to logical 0 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$		16	25	ns
t_{pd0}	Propagation delay time to logical 1 level from clear or preset to output $C_L = 15\text{pF}$, $R_L = 400\Omega$		25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	25	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

† Not more than one output should be shorted at a time.

DIGITAL 54/74 TTL SERIES ■ S5477, N7477

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted):

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 level at any input terminal	V _{CC} = MIN		2			V
V _{in(0)}	Input voltage required to ensure logical 0 level at any input terminal	V _{CC} = MIN				0.8	V
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	I _{load} = -400μA	2.4			V
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA			0.4	V
I _{in(0)}	Logical 0 level input current at D	V _{CC} = MAX,	V _{in} = 0.4V			-3.2	mA
I _{in(0)}	Logical 0 level input current at clock	V _{CC} = MAX,				-6.4	mA
I _{in(1)}	Logical 1 level input current at D	V _{CC} = MAX,	V _{in} = 2.4V			80	μA
I _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX,	V _{in} = 5.5V			1	mA
I _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX,	V _{in} = 2.4V,			160	μA
I _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX,	V _{in} = 5.5V			1	mA
I _{OS}	Short circuit output current†	V _{CC} = MAX,	S5477	-20		-76	mA
I _{OS}	Short circuit output current†	V _{out} = 0	N7477	-18		-75	mA
I _{CC}	Supply current	V _{CC} = MAX,			32	46	mA
I _{CC}	Supply current	V _{CC} = MAX,			32	53	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS NOTE A		MIN	TYP	MAX	UNIT
t _{setup1}	Minimum logical 1 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		7	20	ns
t _{setup0}	Minimum logical 0 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		14	20	ns
t _{hold1}	Maximum logical 1 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	15¶		ns
t _{hold0}	Maximum logical 0 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	6¶		ns
t _{pd1(D-Q)}	Propagation delay time to logical 1 level from D input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	ns
t _{pd0(D-Q)}	Propagation delay time to logical 0 level from D input to Q output	C _L = 15pF,	R _L = 400Ω		14	25	ns
t _{pd1(C-Q)}	Propagation delay time to logical 1 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	ns
t _{pd0(C-Q)}	Propagation delay time to logical 0 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		7	15	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.

¶ These typical times indicate that period occurring prior to the fall of clock pulse (t₀) below 1.5V when data at the D input will still be recognized and stored.

NOTE A: AC Test circuit, voltage waveforms and switching times are given on page 2-76


DESCRIPTION

The S5480/N7480 is a single-bit, high-speed, binary full adder with gated complementary inputs, complementary sum (Σ and $\bar{\Sigma}$) outputs and inverted carry output. Designed for medium- and high-speed, multiple-bit, parallel-add/serial-carry applications, the circuit (see schematic diagram) utilizes diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistor-transistor logic (TTL) for the sum and carry outputs. The circuit is entirely compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits. The power dissipation has been maintained considerably below that attainable with equivalent standard integrated circuits connected to perform full-adder functions.

TRUTH TABLE (See Notes 1, 2, and 3)

LOGIC						
C_n	B	A	C_{n+1}	$\bar{\Sigma}$	Σ	
0	0	0	1	1	0	
0	0	1	1	0	1	
0	1	0	1	0	1	
0	1	1	0	1	0	
1	0	0	1	0	1	
1	0	1	0	1	0	
1	1	0	0	0	1	
1	1	1	0	0	1	

PIN CONFIGURATIONS




NOTES:

1. $A = \bar{A}^* \cdot A_C$, $B = \bar{B}^* \cdot B_C$ where $A^* = \bar{A}_1 \cdot A_2$, $B^* = \bar{B}_1 \cdot B_2$.
2. When A^* or B^* are used as inputs, A_1 and A_2 or B_1 and B_2 respectively, must be connected to GND.

3. When A_1 and A_2 or B_1 and B_2 are used as inputs, A^* or B^* respectively, must be open or used to perform Dot-OR logic.
4. The voltages are with respect to ground terminal.
5. Input signals must be zero or positive with respect to network ground terminal.

SCHEMATIC DIAGRAM



DIGITAL 54/74 TTL SERIES ■ S5480, N7480

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5480 Circuits	4.5	5	5.25	V
N7480 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Outputs: C_{n+1}, N			5	
Σ or Σ, N			10	
A^* or B^*, N			3	
Operating Free-Air Temperature Range, T_A : S5480 Circuits	-55	25	125	$^{\circ}C$
N7480 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Logical 0 input voltage	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN}$	2.4	3.5		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN}$		0.22	0.4	V
$I_{in(0)}$ Logical 0 level input current at A_1, A_2, B_1, B_2, A_C or B_C	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at A^* or B^*	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-2.6	mA
$I_{in(0)}$ Logical 0 level input current at C_n	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-8	mA
$I_{in(1)}$ Logical 1 level input current at A_1, A_2, B_1, B_2, A_C or B_C	$V_{CC} = \text{MAX}, V_{in} = 2.4V$ $V_{CC} = \text{MAX}, V_{in} = 5.5V$			15 1	μA mA
$I_{in(1)}$ Logical 1 level input current at C_n	$V_{CC} = \text{MAX}, V_{in} = 2.4V$ $V_{CC} = \text{MAX}, V_{in} = 5.5V$			200 1	μA mA
I_{OS} Short circuit output current at Σ or Σ^{\dagger}	$V_{CC} = \text{MAX},$	S5480 -20 N7480 -18		-57 -57	mA
I_{OS} Short circuit output current at C_{n+1}^{\dagger}	$V_{CC} = \text{MAX},$	S5480 -20 N7480 -18		-70 -70	mA
I_{CC} Supply current	$V_{CC} = \text{MAX},$	S5480 N7480	21 21	31 35	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^{\circ}C$

PARAMETER†	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd1}	C_n	C_{n+1}	$C_L = 15pF, R_L = 780\Omega$		13	17	ns
t_{pd0}			$C_L = 15pF, R_L = 780\Omega$		8	12	ns
t_{pd1}	B_C	C_{n+1}	$C_L = 15pF, R_L = 780\Omega$		18	25	ns
t_{pd0}			$C_L = 15pF, R_L = 780\Omega$		38	55	ns
t_{pd1}	A_C	Σ	$C_L = 15pF, R_L = 400\Omega$		52	70	ns
t_{pd0}			$C_L = 15pF, R_L = 400\Omega$		62	80	ns
t_{pd1}	B_C	$\bar{\Sigma}$	$C_L = 15pF, R_L = 400\Omega$		38	55	ns
t_{pd0}			$C_L = 15pF, R_L = 400\Omega$		56	75	ns
t_{pd1}	A_1	A^*	$C_L = 15pF$		48	65	ns
t_{pd0}			$C_L = 15pF$		17	25	ns
t_{pd1}	B_1	B^*	$C_L = 15pF$		48	65	ns
t_{pd0}			$C_L = 15pF$		17	25	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V, T_A = 25^{\circ}C$.

† Not more than one output should be shorted at a time.

‡ t_{pd1} is propagation delay time to logical 1 level. t_{pd0} is propagation delay time to logical 0 level.

DESCRIPTION

The 54/7483 is a 4-Bit Binary Full Adder for adding two four bit binary numbers. A Carry Look Ahead circuit is included to provide minimum carry propagation delays.

Propagation delays of carry-in to carry-out is typically 12 nsec.


TRUTH TABLE

INPUT				OUTPUT			
				WHEN $C_0 = 0$		WHEN $C_0 = 1$	
				WHEN $C_2 = 0$		WHEN $C_2 = 1$	
A_1	B_1	A_2	B_2	Σ_1	Σ_2	Σ_1	Σ_2
A_3	B_3	A_4	B_4	Σ_3	Σ_4	Σ_3	Σ_4
A_3	B_3	A_4	B_4	Σ_3	Σ_4	C_4	Σ_3
0	0	0	0	0	0	1	0
1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1
1	1	0	0	0	1	1	0
0	0	1	0	0	1	0	1
1	0	1	0	1	1	0	0
0	1	1	0	1	0	0	1
1	1	1	0	0	1	1	0
0	0	0	1	0	1	0	1
1	0	0	1	1	1	0	0
0	1	0	1	1	1	0	0
1	1	0	1	0	0	1	1
0	0	1	1	0	0	1	1
1	0	1	1	1	0	1	0
0	1	1	1	1	0	1	1
1	1	1	1	0	1	1	1

NOTES:


Input conditions at A_1 , A_2 , B_1 , B_2 , and C_0 are used to determine outputs Σ_1 and Σ_2 , and the value of the internal carry C_2 . The

PIN CONFIGURATIONS



values at C_2 , A_3 , B_3 , A_4 , and B_4 , are then used to determine outputs Σ_3 , Σ_4 , and C_4 .

LOGIC DIAGRAM



DIGITAL 54/74 TTL SERIES ■ S5483, N7483

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : (See Note 1)	4.5	5	5.5	V
S5483 Circuits				
N7483 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Outputs:			5	
C_4			10	
$\Sigma_1, \Sigma_2, \Sigma_3$ or Σ_4				

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$			0.4	V
$I_{in(0)}$	Logical 0 level input current at $A_1, A_3, B_1, B_3,$ or C_0 $V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(0)}$	Logical 0 level input current at $A_2, A_4, B_2,$ or B_4 $V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current at $A_1, A_3, B_1, B_3,$ or C_0 $V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			80	μA
$I_{in(1)}$	Logical 1 level input current at $A_1, A_3, B_1, B_3,$ or C_0 $V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
$I_{in(1)}$	Logical 1 level input current at $A_2, A_4, B_2,$ or B_4 $V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			40	μA
$I_{in(1)}$	Logical 1 level input current at $A_2, A_4, B_2,$ or B_4 $V_{CC} @ \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
I_{OS}	Short-circuit output current at $\Sigma_1, \Sigma_2, \Sigma_3,$ or Σ_4 † $V_{CC} = \text{MAX}$			-20	mA
I_{OS}	Short-circuit output current at $\Sigma_1, \Sigma_2, \Sigma_3,$ or Σ_4 † S5483			-55	mA
I_{OS}	Short-circuit output current at $\Sigma_1, \Sigma_2, \Sigma_3,$ or Σ_4 † N7483			-18	mA
I_{OS}	Short-circuit output current at C_4 † $V_{CC} = \text{MAX}$			-20	mA
I_{OS}	Short-circuit output current at C_4 † S5483			-70	mA
I_{OS}	Short-circuit output current at C_4 † N7483			-18	mA
I_{CC}	Supply current $V_{CC} = \text{MAX},$		58	79	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$ unless otherwise noted $N = 10$

PARAMETER ‡	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd1}	From C_0 to 1 $C_L = 50\text{pF}, R_L = 400\Omega$		23	34	ns
t_{pd0}	From C_0 to 1 $C_L = 50\text{pF}, R_L = 400\Omega$		20	34	ns
t_{pd1}	From C_0 to 2 $C_L = 50\text{pF}, R_L = 400\Omega$		24	35	ns
t_{pd0}	From C_0 to 2 $C_L = 50\text{pF}, R_L = 400\Omega$		22	35	ns
t_{pd1}	From C_0 to 3 $C_L = 50\text{pF}, R_L = 400\Omega$		30	50	ns
t_{pd0}	From C_0 to 3 $C_L = 50\text{pF}, R_L = 400\Omega$		24	40	ns
t_{pd1}	From C_0 to 4 $C_L = 50\text{pF}, R_L = 400\Omega$		30	50	ns
t_{pd0}	From C_0 to 4 $C_L = 50\text{pF}, R_L = 400\Omega$		28	50	ns
t_{pd1}	From C_0 to C_4 $C_L = 50\text{pF}, R_L = 780\Omega$		12	20	ns
t_{pd0}	From C_0 to C_4 $C_L = 50\text{pF}, R_L = 780\Omega$		12	20	ns
t_{pd1}	From A_2 or B_2 to 2 $C_L = 50\text{pF}, R_L = 400\Omega$			40	ns
t_{pd0}	From A_2 or B_2 to 2 $C_L = 50\text{pF}, R_L = 400\Omega$			35	ns
t_{pd1}	From A_4 of B_4 to 4 $C_L = 50\text{pF}, R_L = 400\Omega$			40	ns
t_{pd0}	From A_4 of B_4 to 4 $C_L = 50\text{pF}, R_L = 400\Omega$			35	ns

† t_{pd1} is propagation delay time to logical 1 level. t_{pd0} is propagation delay time to logical 0 level.

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$

‡ Not more than one output should be shorted at a time.


NOTE 1: These voltage values are with respect to network ground terminal.

DESCRIPTION


The S5485 and N7485 perform magnitude comparison of straight binary and straight BCD (8421) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. When cascaded, the total time for comparison is the function of the word length; however, only a two-gate-level delay (12 ns) is added for each four-bit expansion.

These circuits are completely compatible with most TTL and DTL families. Typical average power dissipation is 275 milliwatts. The S5485 is characterized for operation over the full military temperature range of -55°C to 125°C ; The N7485 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 > B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	L	H	L
A3 < B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H

NOTE: H = High level, L = Low level, X = Irrelevant.

DIGITAL 54/74 TTL SERIES ■ S5485, N7485

RECOMMENDED OPERATING CONDITIONS

	S5485			N7485			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Operating free-air temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_I	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4			V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	V
I_I	Input current at maximum	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
I_{IH}	High-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	μA
		all other inputs			120	
I_{IL}	Low-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	mA
		all other inputs			-4.8	
I_{OS}	Short-circuit output current ‡	$V_{CC} = \text{MAX}, V_O = 0$	S5485 -20		-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX},$ See Note 1	N7485 -18		-55	mA
				55	88	mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

‡Not more than one output should be shorted at a time.

NOTE 1: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.


SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Any A or B data input	A > B, A < B	1	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Figure 1	7			ns
			2		12			
			3		17	26		
			4		23	35		
t_{PHL}	Any A or B data input	A < B, A > B	1		11			ns
			2		15			
			3		20	30		
			4		20	30		
t_{PLH}	A < B or A = B	A > B	1			7	11	ns
t_{PHL}	A < B or A = B	A > B	1			11	17	ns
t_{PLH}	A = B	A = B	2		13	20	ns	
t_{PHL}	A = B	A = B	2		11	17	ns	
t_{PLH}	A > B or A = B	A < B	1		7	11	ns	
t_{PHL}	A > B or A = B	A < B	1		11	17	ns	

t_{PLH} = Propagation delay time, low-to-high-level output.

t_{PHL} = Propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Input pulses are supplied by a pulse generator having the following characteristics:
 PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance
 C. All diodes are 1N3064

FIGURE 1. PROPAGATION DELAY TIMES

S5486-A,F,W • N7486-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/7486 Quad 2-Input Exclusive OR Gate is a TTL element providing the function $\overline{AB} + \overline{A}\overline{B}$ at the output.

TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC}	S5486 Circuits N7486 Circuits	4.5 4.75	5 5	5.5 5.25	V V
Normalized Fan-Out from each output, N:	Logical 0 Logical 1			10 20	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$		2		V	
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V	
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}, V_{in(1)} = 2V,$ $V_{in(0)} = 0.8V, I_{load} = -800 \mu A$		2.4		V	
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}, V_{in(1)} = 2V,$ $V_{in(0)} = 0.8V, I_{sink} = 16mA$			0.4	V	
$I_{in(1)}$	Logical 1 level input current (each input) $V_{CC} = \text{MAX}, V_{in} = 2.4V$			40	μA	
$I_{in(0)}$	Logical 0 level input current (each input) $V_{CC} = \text{MAX}, V_{in} = 5.5V$			1	mA	
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX}, V_{in(1)} = 4.5V,$ $V_{in(0)} = 0$		-20 -18	-55 -55	mA mA	
I_{CC}	Supply current $V_{CC} = \text{MAX}, V_{in} = 4.5V$			30 30	43 50	mA mA

DIGITAL 54/74 TTL SERIES ■ S5486, N7486

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level (other input low)	$C_L = 15pF$,	$R_L = 400$		11	17	ns
t_{pd1}	Propagation delay time to logical 1 level (other input low)	$C_L = 15pF$,	$R_L = 400$		15	23	ns
t_{pd0}	Propagation delay time to logical 0 level (other input high)	$C_L = 15pF$,	$R_L = 400$		13	22	ns
t_{pd1}	Propagation delay time to logical 1 level (other input high)	$C_L = 15pF$,	$R_L = 400$		18	30	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

+ Not more than one output should be shorted at a time.

N7448-B,W

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 7488 is a TTL 256-Bit Read Only Memory organized as 32 word with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Select input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Select Input is taken high.


This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-OR operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum.

Customer may specify patterns for the 256-Bit Read Only Memory by completing the truth table/order blank.

PIN CONFIGURATIONS



LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<p>See 8223 or 8224 Data Sheet for Pin-for-Pin Replacement</p>					

256-BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

INPUTS							OUTPUTS							
WORD	A ₄	A ₃	A ₂	A ₁	A ₀	ENABLE	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0								
4	0	0	1	0	0	0								
5	0	0	1	0	1	0								
6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	1	0	0	0	0								
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0								
14	0	1	1	1	0	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0								
18	1	0	0	1	0	0								
19	1	0	0	1	1	0								
20	1	0	1	0	0	0								
21	1	0	1	0	1	0								
22	1	0	1	1	0	0								
23	1	0	1	1	1	0								
24	1	1	0	0	0	0								
25	1	1	0	0	1	0								
26	1	1	0	1	0	0								
27	1	1	0	1	1	0								
28	1	1	1	0	0	0								
29	1	1	1	0	1	0								
30	1	1	1	1	0	0								
31	1	1	1	1	1	0								
ALL	X	X	X	X	X	1	1	1	1	1	1	1	1	1

N7489-B


DIGITAL 54/74 TTL SERIES

DESCRIPTION


The 7489 is a TTL 64-Bit Read-Write Random Access Memory organized as 16-words of 4 bits each. The 7489 is ideally suited for application in scratch pads and high speed buffer memories.

Words are selected through a 4-input binary decoder when the chip select input (CE) is at logic "0". Data is written into the memory when Read Enable (RE) is at logic "0" and read from the memory when RE is at logic "1".

PIN CONFIGURATION



LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<p>See 8225 Data Sheet for Pin-for-Pin Replacement</p>					




DESCRIPTION

The S5490/N7490 is a high-speed, monolithic decade counter consisting of four dual-rank, master-slave flip-flops internally interconnected to provide a divide-by-two counter and a divide-by-five counter. Gated direct reset lines are provided to inhibit count inputs and return all outputs to a logical "0" or to a binary coded decimal (BCD) count of 9. As the output from flip-flop A is not internally connected to the succeeding stages, the count may be separated in three independent count modes:

1. When used as a binary coded decimal decade counter, the BD input must be externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence truth table shown above. In addition to a conventional "0" reset, inputs are provided to reset a BCD 9 count for nine's complement decimal applications.
2. If a symmetrical divide-by-ten count is desired for frequency synthesizers or other applications requiring division of a binary count by a power of ten, the D output must be externally connected to the A input. The input count is then applied at the BD input and a divide-by-ten square wave is obtained at output A.
3. For operation as a divide-by-two counter and divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The BD input is used to obtain binary divide-by-five operation at the B, C, and D outputs. In this mode, the two counters operate independently; however, all four flip-flops are reset simultaneously.

The S5490/N7490 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 160mW.

PIN CONFIGURATIONS



LOGIC TRUTH TABLES

BCD COUNT SEQUENCE (See Note 1)

COUNT	OUTPUT			
	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1


RESET/COUNT (See Note 2)

	RESET INPUTS				OUTPUT			
	R ₀ (1)	R ₀ (2)	R ₉ (1)	R ₉ (2)	D	C	B	A
1	1	1	0	X	0	0	0	0
1	1	1	X	0	0	0	0	0
X	X	1	1	1	1	0	0	1
X	0	X	0	0	COUNT			
0	X	0	X	X	COUNT			
0	X	X	0	0	COUNT			
X	0	0	0	X	COUNT			

NOTES:

1. Output A connected to input BD for BCD count.
2. X indicates that either a logical 1 or a logical 0 may be present.
3. Fanout from output A to input BD and to 10 additional Series 54/74 loads is permitted.

SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5490 Circuits	4.5	5	5.5	V
N7490 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Width of Input Count Pulse, $t_{p(in)}$	50			ns
Width of Reset Pulse, $t_{p(reset)}$	50			ns
Operating Free-Air Temperature Range, T_A : S5490 Circuits	-65	25	125	$^{\circ}C$
N7490 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V	
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V	
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{load} = -400\mu A$	2.4			V	
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{sink} = 16mA$			0.4	V	
$I_{in(1)}$	Logical 1 level input current at $R_G(1)$, $R_G(2)$, $R_G(1)$, or $R_G(2)$ $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5V$			40 1	μA mA	
$I_{in(1)}$	Logical 1 level input current at input A $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5V$			80 1	μA mA	
$I_{in(1)}$	Logical 1 level input current at input BD $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5V$			160 1	μA mA	
$I_{in(0)}$	Logical 0 level input current at $R_G(1)$, $R_G(2)$, $R_G(1)$, or $R_G(2)$ $V_{CC} = \text{MAX}$, $V_{in} = 0.4V$			-1.6	mA	
$I_{in(0)}$	Logical 0 level input current at input A $V_{CC} = \text{MAX}$, $V_{in} = 0.4V$			-3.2	mA	
$I_{in(0)}$	Logical 0 level input current at input BD $V_{CC} = \text{MAX}$, $V_{in} = 0.4V$			-8.4	mA	
I_{OS}	Short circuit output current † $V_{CC} = \text{MAX}$, $V_{out} = 0V$	S5490 N7490		-20 -18	-57 -57	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 4.5V$	S5490 N7490		32 32	46 53	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum frequency of input count pulses $C_L = 15pF$, $R_L = 400\Omega$	10	18		MHz
t_{pd1}	Propagation delay time to logical 1 level from input count pulse to output C $C_L = 15pF$, $R_L = 400\Omega$		60	100	ns
t_{pd0}	Propagation delay time to logical 0 level from input count pulse to output C $C_L = 15pF$, $R_L = 400\Omega$		60	100	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

† Not more than one output should be shorted at a time.

S5491-A, F, W • N7491-A, F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5491/N7491 is a monolithic serial-in, serial-out 8-bit shift register utilizing high-speed transistor-transistor logic (TTL) circuits. The shift register, composed of eight R-S master-slave flip-flops, includes input gating and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1 volt. Power dissipation is typically 175 milliwatts, and full fan-out of 10 is available from the outputs.

Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and \overline{CP}) appear as only one TTL input load.

The clock pulse inverter/driver causes the S5491/N7491 to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with the S6470/N7470 flip-flop and the S5474/N7474 dual D-type flip-flop.

TRUTH TABLE


LOGIC

t_n		t_{n+8}
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1


NOTES:

1. t_n = bit time before clock pulse.
2. t_{n+8} = bit time after 8 clock pulses.

PIN CONFIGURATIONS



SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5491 Circuits	4.5	5	5.5	V
N7491 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S5491 Circuits	-55	25	125	°C
N7491 Circuits	0	25	70	°C
Width of Clock Pulse, $t_p(\text{clock})$	25			ns
Input Setup Time, t_{setup}	25			ns
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2		V	
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -400\mu\text{A}$	2.4	3.5	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$, $V_{out} = 0$			40 1	μA mA
I_{OS}	Short circuit output current †	$V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$	S5491 N7491	-20 -18	-57 -57	mA mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$	S5491 N7491	35 35	50 58	mA mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f_{max}	Maximum shift frequency	$C_L = 15\text{pF}$, $R_L = 400\Omega$	10	18	MHz	
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$		24	40	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 15\text{pF}$, $R_L = 400\Omega$		27	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.


DESCRIPTION

The S5492/N7492 is a high-speed monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-six counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flops outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:

1. When used as a divide-by-twelve counter, output A must be externally connected to input BC. The input count pulses are applied to input A. Simultaneous division of 2, 6, and 12 are performed at the A, C, and D outputs as shown in the truth table.
2. When used as a divide-by-six counter, the input count pulses are applied to input BC. Simultaneously, frequency division of 3 and 6 are available at the C and D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the divide-by-six counter.

The S5492/N7492 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 155mW.

PIN CONFIGURATIONS



TRUTH TABLE (See Notes 1 and 2)


COUNT	OUTPUT			
	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1

COUNT	OUTPUT			
	D	C	B	A
6	1	0	0	0
7	1	0	0	1
8	1	0	1	0
9	1	0	1	1
10	1	1	0	0
11	1	1	0	1

NOTES:

1. Output A connected to input B.
2. To reset all outputs to logical 0, both R₀(1) and R₀(2) inputs must be at logical 1.

SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5492 Circuits N7492 Circuits	4.5 4.75	5	5.5 5.25	V
Operating Free-Air Temperature Range, T_A : S5492 Circuits N7492 Circuits	-55 0	25 25	125 70	°C °C
Normalized Fan-Out from each Output, N			10	
Width of Input Count Pulse, $t_{p(in)}$	50			ns
Width of Reset Pulse, $t_{p(reset)}$	50			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$			0.4	V
$I_{in(1)}$	Logical 1 level input current at RQ(1) or RQ(2) inputs $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			40 1	μA mA
$I_{in(1)}$	Logical 1 level input current at input A $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80 1	μA mA
$I_{in(1)}$	Logical 1 level input current at input BC $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			160 1	μA mA
$I_{in(0)}$	Logical 0 level input current at RQ(1) or RQ(2) inputs $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current input A $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(0)}$	Logical 0 level input current at input BC $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-6.4	mA
I_{OS}	Short circuit output current † $V_{CC} = \text{MAX}$, $V_{out} = 0$	S5492 N7492	-20 -18	-57 -57	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$	S5492 N7492		31 31 44 51	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum frequency of input count pulses $C_L = 15\text{pF}$, $R_L = 400\Omega$	10	18		MHz
t_{pd1}	Propagation delay time to logical 1 level from input count pulse to output D $C_L = 15\text{pF}$, $R_L = 400\Omega$		60	100	ns
t_{pd0}	Propagation delay time to logical 0 level from input count pulse to output D $C_L = 15\text{pF}$, $R_L = 400\Omega$		60	100	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.


DESCRIPTION

The S5493/N7493 is a high-speed, monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-eight counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:

1. When used as a 4-bit ripple-through counter output A must be externally connected to input B. The input count pulses are applied to input A. Simultaneous divisions of 2, 4, 8, and 16 are performed at the A, B, C, and D outputs as shown in the truth table.
2. When used as a 3-bit ripple-through counter, the input count pulses are applied to input B. Simultaneous frequency divisions of 2, 4, and 8 are available at the B, C, and D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the 3-bit ripple-through counter.

The S5493/N7493 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 32mW per flip-flop (128mW total).

PIN CONFIGURATIONS



TRUTH TABLE (See Notes 1 and 2)


LOGIC				
COUNT	OUTPUT			
	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0

COUNT	OUTPUT			
	D	C	B	A
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

NOTES:

1. Output A connected to Input B.
2. To reset all outputs to logical 0, both R_D(1) and R_D(2) inputs must be at logical 1.

SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S5493 Circuits	4.5	5	5.5	V
N7493 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S5493 Circuits	-55	25	125	$^{\circ}$ C
N7493 Circuits	0	25	70	$^{\circ}$ C
Normalized Fan-Out from each Output, N			10	
Width of Input Count Pulse, $t_{p(in)}$	50			ns
Width of Reset Pulse, $t_{p(reset)}$	50			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -400\mu\text{A}$	2.4			V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 16\text{mA}$			0.4	V
$I_{in(1)}$ Logical 1 level input current at $R_{O(1)}$ or $R_{O(2)}$ inputs	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			40 1	μA mA
$I_{in(1)}$ Logical 1 level input current at A or B inputs	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			80 1	μA mA
$I_{in(0)}$ Logical 0 level input current at $R_{O(1)}$ or $R_{O(2)}$ inputs	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at A or B inputs	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-3.2	mA
I_{OS} Short circuit output current†	$V_{CC} = \text{MAX}$, $V_{out} = 0$	S5493 N7493	-20 -18	-57 -57	mA mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$	S5493 N7493	32 32	46 53	mA mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum frequency of input count pulses	$C_L = 15\text{pF}$, $R_L = 400\Omega$	10	18		MHz
t_{pd1} Propagation delay time to logical 1 level from input count pulse to output D	$C_L = 15\text{pF}$, $R_L = 400\Omega$		75	135	ns
t_{pd0} Propagation delay time to logical 0 level from input count pulse to output D	$C_L = 15\text{pF}$, $R_L = 400\Omega$		75	135	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

This monolithic shift register, utilizing transistor-transistor logic (TTL) circuits in the familiar Series 74 configuration, is composed of four R-S master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.


All flip-flops are simultaneously set to the logical 0 state by applying a logical 1 voltage to the clear input. This condition may be applied independent of the state of the clock input, but not independent of state of the preset input. Preset input is independent of the clock and clear states.

The flip-flops are simultaneously set to the logical 1 state from either of two preset input sources. Preset inputs 1A through 1D are activated during the time that a positive pulse is applied to preset 1 if preset 2 is at a logical 0 level. When the logic levels at preset 1 and preset 2 are reversed, preset inputs 2A through 2D are active.


Transfer of information to the outputs occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop. The output of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input, preset 1, and preset 2 must be at a logical 0 when clocking occurs.

This register is completely compatible for use with TTL and DTL logic circuits and when used with other TTL circuits, noise margins are typically one volt. Typical average power dissipation is 175 milliwatts, and propagation delay times from clock to output are typically 25 nanoseconds.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
Supply Voltage V_{CC}				
S5494 Circuits	4.5	5	5.5	V
N7494 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output			10	
Width of Clock Pulse, $t_{p(clock)}$	35			ns
Width of Clear Pulse, $t_{p(clear)}$	30			ns
Width of Preset Pulse, $t_{p(preset)}$	30			ns
Serial Input Setup Time: $t_{setup(1)}$	35			ns
$t_{setup(0)}$	25			ns
Serial Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, I_{load} = -400 \mu\text{A}$		2.4	3.6		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, I_{sink} = 16\text{mA}$			0.22	0.4	V
$I_{in(1)}$	Logical 1 level input current at any input except preset 1 and preset 2	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				40	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
$I_{in(1)}$	Logical 1 level input current at preset 1 and preset 2	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				160	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
$I_{in(0)}$	Logical 0 level input current at any input except preset 1 and preset 2	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$				-1.6	mA
		$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$				-6.4	mA
I_{OS}	Short-circuit input current†	$V_{CC} = \text{MAX}, V_{out} = 0$		-20		-57	mA
				-18		-57	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$			35	50	mA
					35	58	mA

SWITCHING CHARACTERISTICS. $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	$C_L = 15\text{pF}$	$R_L = 400\Omega$	10			MHz
t_{pd1}	Propagation delay time to logical 1 level from clock to output to output	$C_L = 15\text{pF}$	$R_L = 400\Omega$		25	40	ns
	Propagation delay time to logical 0 level from clock to output				25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from preset to output	$C_L = 15\text{pF}$	$R_L = 400\Omega$			35	ns
	Propagation delay time to logical 0 level from clear to output					40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

S5495-A,F • N7495-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION


The 54/7495 is a monolithic universal 4-bit Shift Register designed with standard TTL techniques. The circuit layout consists of 4 R-S master-slave flip-flops, 4 AND-OR-INVERT gates, and 6 inverters configured to form a versatile register which will perform right-shift, left-shift, or parallel-in, parallel-out operations depending on the logical input level to the mode control.

Right-shift operations are performed when a logical 0 level is applied to the mode control. Serial data is entered at the serial input D_S and shifted one position right on each clock 1 pulse. In this mode, clock 2 and parallel inputs D_A thru D_D are inhibited.


Parallel-in, parallel-out operations are performed when a logical 1 level is applied to the mode control. Parallel data is entered at parallel inputs D_A thru D_D and is transferred to the data outputs A_D thru D_0 on each clock 2 pulse. In this mode, shift-left operations may be implemented by externally tying the output of each flip-flop to the parallel input of the previous flip-flop (D_0 to D_C and etc.), with serial data entry at input D_D .

Information must be present at the R-S inputs prior to clocking and transfer of data occurs on the falling edge of the clock pulse.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC}	S5495 Circuits	4.5	5	5.5	V
	N7495 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output				10	
Width of Clock Pulse $t_p(\text{clock})$	S5495 Circuits	20	10		ns
	N7495 Circuits	15	10		ns
Setup Time Required at Serial, A, B, C, or D Inputs t_{setup}		10	10		ns
Hold Time Required at Serial, A, B, C, or D Inputs t_{hold}		0	10		ns
Logical 0 Level Setup Time Required at Mode Control (With Respect to Clock 1 inputs)		15			ns
Logical 1 Level Setup Time Required at Mode Control (With Respect to Clock 2 input)		15			ns
Logical 0 Level Setup Time Required at Mode Control (With Respect to Clock 2 input)		5			ns
Logical 1 Level Setup Time Required at Mode Control (With Respect to Clock 1 input)		5			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, I_{load} = -800\mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, I_{sink} = 18\text{mA}$			0.4	V
$I_{in(0)}$	Logical 0 level input current at any input except mode control	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at mode control	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at any input except mode control	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			40 1	μA mA
$I_{in(1)}$	Logical 1 level input current at mode control	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			80 1	μA mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX}$	-18		-57	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$ N7495	39	50	63	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum shift frequency	$C_L = 15\text{pF}, R_L = 400\Omega$	25	36		MHz
t_{pd1}	Propagation delay time to logical 1 level from clock 1 or clock 2 to outputs	$C_L = 15\text{pF}, R_L = 400\Omega$		18	27	ns
t_{pd0}	Propagation delay time to logical 0 level from clock 1 or clock 2 to outputs	$C_L = 15\text{pF}, R_L = 400\Omega$		21	32	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

S5496-B,F,W • N7496-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION


This shift register consists of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs to all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to the logical 0 state by applying a logical 0 voltage to the clear input. This condition may be applied independent of the state of the clock input.


The flip-flops may be independently set to the logical 1 state by applying a logical 1 to both the preset input of the specific flip-flop and the common preset input. The common preset input is provided to allow flexibility of either setting each flip-flop independently or setting two or more flip-flops simultaneously. Preset is also independent of the state of the clock input or clear input.

Transfer of information to the output pins occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be at a logical 1 and the preset input must be at a logical 0 when clocking occurs.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Supply Voltage V_{CC}	S5496 Circuits	4.5	5	5.5	V
	N7496 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Output				10	
Width of Clock Pulse, $t_p(\text{clock})$		35			ns
Width of Clear Pulse, $t_p(\text{clear})$		30			ns
Width of Preset Pulse, $t_p(\text{preset})$		30			ns
Serial Input Setup Time, t_{setup}		30			ns
Serial Input Hold Time, t_{hold}		0			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, I_{load} = -400\mu\text{A}$		2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, I_{sink} = 16\text{mA}$			0.22	0.4	V
$I_{in(1)}$	Logical 1 level input current at any input except preset (pin ⑧)	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				40	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
$I_{in(1)}$	Logical 1 level input current at preset (pin ⑧)	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				200	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
$I_{in(0)}$	Logical 0 level input current at any input except preset (pin ⑧)	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$				-1.6	mA
		$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$				-8	mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX}, V_{out} = 0$		-20		-57	mA
				-18		-57	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$			48	68	mA
					48	78	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	$C_L = 15\text{pF}, R_L = 400\Omega$		10			MHz
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 15\text{pF}, R_L = 400\Omega$			25	40	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 15\text{pF}, R_L = 400\Omega$			25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from preset to output	$C_L = 15\text{pF}, R_L = 400\Omega$				35	ns
t_{pd0}	Propagation delay time to logical 0 level from preset to output	$C_L = 15\text{pF}, R_L = 400\Omega$			28	40	ns
t_{pd0}	Propagation delay time to logical 0 level from clear to output	$C_L = 15\text{pF}, R_L = 400$				55	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

The S54100/N74100 features two independent quadruple latches in a single 24-pin dual in-line package. These circuits are completely compatible with all popular TTL or DTL families. Typical power dissipation is 40 milliwatts per latch. The Series 54 circuits are characterized for operation over the full military temperature range of -55°C to 125°C and Series 74 circuits are characterized for operation from 0°C to 70°C .

ABSOLUTE MAXIMUM RATINGS (over operating temperature range unless otherwise noted)

Supply Voltage, V_{CC} (See Note 3)	7V
Input Voltage, V_{in} (See Notes 3 and 4)	5.5V
Operating Free-Air Temperature Range:	
S54100 Circuits	-55°C to 125°C
N74100 Circuits	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

NOTES:

- These voltage values are with respect to network ground terminal.
- Input signals must be zero or positive with respect to network ground terminal.

TRUTH TABLE

LOGIC

(Each Latch)


t_n	t_{n+1}
D	Q
1	1
0	0

NOTES:


- t_n = bit time before clock negative-going transition.
- t_{n+1} = bit time after clock negative-going transition.

NC — No internal connection.


PIN CONFIGURATIONS



LOGIC DIAGRAM (each latch)



SCHEMATIC DIAGRAM (each latch)



NOTE: Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 3):	S54100 N74100	4.5 4.75	5 5	5.5 5.25	V
Normalized Fan-Out from Output				10	V

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *		MIN	TYP **	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 level at any input terminal			2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 level at any input terminal					0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN},$	$I_{load} = -400\mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$	$I_{sink} = 16\text{mA}$			0.4	V
$I_{in(0)}$	Logical 0 level input current at D	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX},$	S54100, N74100			-12.8	mA
$I_{in(1)}$	Logical 1 level input current at D	$V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V}$			80	μA
		$V_{CC} = \text{MAX},$	$V_{in} = 5.5\text{V}$			1	mA
	Logical 1 level input current at clock	$V_{CC} = \text{MAX},$	S54100, N74100			160	μA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{in} = 2.4\text{V},$	S54100, N74100			320	μA
		$V_{CC} = \text{MAX},$	$V_{in} = 5.5\text{V}$			1	mA
I_{OS}	Short-circuit output current	$V_{CC} = \text{MAX},$	S54100	-20		-57	mA
		$V_{out} = 0$	N74100	-18		-57	mA
			S54100		64	92	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX},$	N74100		64	106	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS NOTE A		MIN	TYP	MAX	UNIT
t_{setup1}	Minimum logical 1 level input setup time at D input	$C_L = 15\text{pF},$	$R_L = 400\Omega$		7	20	ns
t_{setup0}	Minimum logical 0 level input setup time at D input	$C_L = 15\text{pF},$	$R_L = 400\Omega$		14	20	ns
t_{hold1}	Maximum logical 1 level input hold time required at D input	$C_L = 15\text{pF},$	$R_L = 400\Omega$	0	15¶		ns
t_{hold0}	Maximum logical 0 level input hold time required at D input	$C_L = 15\text{pF},$	$R_L = 400\Omega$	0	6¶		ns
$t_{pd1(D-Q)}$	Propagation delay time to logical 1 level from D input to Q output	$C_L = 15\text{pF},$	$R_L = 400\Omega$		16	30	ns
$t_{pd0(D-Q)}$	Propagation delay time to logical 0 level from D input to Q output	$C_L = 15\text{pF},$	$R_L = 400\Omega$		14	25	ns
$t_{pd1(C-Q)}$	Propagation delay time to logical 1 level from clock input to Q output	$C_L = 15\text{pF},$	$R_L = 400\Omega$		16	30	ns
$t_{pd0(C-Q)}$	Propagation delay time to logical 0 level from clock input to Q output	$C_L = 15\text{pF},$	$R_L = 400\Omega$		7	15	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$

† Not more than one output should be shorted at a time.

¶ These typical times indicate that period occurring prior to the fall of clock pulse (t_0) below 1.5V when data at the D input will still be recognized and stored.

NOTE A: AC Test circuit, voltage waveforms and switching times are given on p. 2-76.

S54107-A,F • N74107-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S54107A/N74107A J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:
See S5473/N7473 waveform.

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

TRUTH TABLE

LOGIC


(Each Flip-Flop)		
t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

NOTES:


1. t_n = bit time before clock pulse.
2. t_{n+1} = bit time after clock pulse.

PIN CONFIGURATIONS

A,F PACKAGE



SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :	S54107 Circuits	4.5	5	5.5	V
	N74107 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A :	S54107 Circuits	-65	25	125	$^{\circ}$ C
	N74107 Circuits	0	25	70	$^{\circ}$ C
Normalized Fan-Out from each Output, N				10	
Width of Clock Pulse, $p(\text{clock})$		20			ns
Width of Clear Pulse, $t_p(\text{clear})$		25			ns
Input Setup Time, t_{setup}		$\geq t_p(\text{clock})$			
Input Hold Time, t_{hold}		0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$,	$I_{\text{load}} = -400\mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$,	$I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at J or K	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at clear or clock	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$			40	μA
		$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$			1	mA
$I_{in(1)}$	Logical 1 level input current at clear or clock	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$			80	μA
		$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$			1	mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$,	$V_{in} = 0$	S54107 N74107	-20 -18	-57 -57	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 5\text{V}$		20	40	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{clock}	Maximum clock frequency	$C_L = 15\text{pF}$,	$R_L = 400\Omega$	15	20		MHz
t_{pd1}	Propagation delay time to logical 1 level from clear to output	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clear to output	$C_L = 15\text{pF}$,	$R_L = 400\Omega$		25	40	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 15\text{pF}$,	$R_L = 400\Omega$	10	16	25	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 15\text{pF}$,	$R_L = 400\Omega$	10	25	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

This monolithic TTL monostable multivibrator features d-c triggering from positive or gated negative-going inputs with inhibit facility. Both positive and negative-going output pulses are provided with full fan-out to 10 normalized loads.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition times as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high immunity to V_{CC} noise of typically 1.5 volts is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 40 nanoseconds to 40 seconds by choosing appropriate timing components. With no external timing components (i.e., pin 9 connected to pin 14), pins 10, 11 open) an output pulse of typically 30 nanoseconds is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.

Pulse width is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} range for more than six decades of timing capacitance (10 pF to 10 μ F) and more than one decade of timing resistance (2k Ω to 40k Ω). Throughout these ranges, pulse width is defined by the relationship $t_{p(out)} = C_T R_T \log_e 2$.

TRUTH TABLE

t_n INPUT			t_{n+1} INPUT			OUTPUT
A1	A2	B	A1	A2	B	
1	1	0	1	1	1	Inhibit
0	X	1	0	X	0	Inhibit
X	0	1	X	0	0	Inhibit
0	X	0	0	X	1	One Shot
X	0	0	X	0	1	One Shot
1	1	1	X	0	1	One Shot
1	1	1	0	X	1	One Shot
X	0	0	X	1	0	Inhibit
0	X	0	1	X	0	Inhibit
X	0	1	1	1	1	Inhibit
0	X	1	1	1	1	Inhibit
1	1	0	X	0	0	Inhibit
1	1	0	0	X	0	Inhibit


$$1 = V_{in(1)} > 2V$$

$$0 = V_{in(0)} < 0.8V$$

Circuit performance is achieved with a nominal power dissipation of 90 milliwatts at 5 volts (50% duty cycle) and a quiescent dissipation of typically 65 milliwatts.

Duty cycles as high as 90% are achieved when using $R_T = 40k\Omega$. Higher duty cycles are achievable if a certain amount of pulse-width jitter is allowed.

PIN CONFIGURATIONS



- A1 and A2 are negative-edge-triggered logic inputs, and will trigger the one shot when either or both go to logical 0 with B at logical 1.
- B is a positive Schmitt-trigger input for slow edges or level detection, and will trigger the one shot when B goes to logical 1 with either A1 or A2 at logical 0. (See Truth Table)
- External timing capacitor may be connected between pin 10 (positive) and pin 11. With no external capacitance, an output pulse width of 30ns is obtained typically.
- To use the internal timing resistor (2k Ω nominal), connect pin 9 to pin 14.
- To obtain variable pulse width connect external variable resistance between pin 9 and pin 14. No external current limiting is needed.
- For accurate repeatable pulse widths connect an external resistor between pin 11 and pin 14 with pin 9 open-circuit.
- t_n = time before input transition.
- t_{n+1} = time after input transition.
- x indicates that either a logical 0 or 1, may be present.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :				V
N74121 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Input Pulse Rise/Fall Time: Schmitt Input (B)			1	V/μs
Logic Inputs (A1, A2)			1	V/μs
Input Pulse Width	50			ns
External Timing Resistance Between Pins (11) and (14) (Pin (9) open)	1.4			kΩ
External Timing Resistance: S54121			30	kΩ
N74121			40	kΩ
Timing Capacitance	0		1000	μF
Output Pulse Width			40	s
Duty Cycle: $R_T = 2kΩ$			67%	
$R_T = 30kΩ$ (S54121) or			90%	
$R_T = 40kΩ$ (N74121)				

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *		MIN	TYP**	MAX	UNIT
V_{T+}	Positive-going threshold voltage at A input	$V_{CC} = \text{MIN}$			1.4	2	V
V_{T-}	Negative-going threshold voltage at A input	$V_{CC} = \text{MIN}$		0.8	1.4		V
V_{T+}	Positive-going threshold voltage at B input	$V_{CC} = \text{MIN}$			1.55	2	V
V_{T-}	Negative-going threshold voltage at B input	$V_{CC} = \text{MIN}$		0.8	1.35		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$,	$I_{\text{sink}} = 16\text{mA}$		0.22	0.4	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$,	$I_{\text{load}} = -400\mu\text{A}$	2.4	3.3		V
$I_{in(0)}$	Logical 0 level input current at A ₁ of A ₂	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$		-1	-1.6	mA
$I_{in(0)}$	Logical 0 level input current at B	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$		-2	-3.2	mA
$I_{in(1)}$	Logical 1 level input current at A ₁ of A ₂	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$		2	40	μA
$I_{in(1)}$	Logical 1 level input current at A ₁ of A ₂	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$		0.05	1	mA
$I_{in(1)}$	Logical 1 level input current at B	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$		4	80	μA
$I_{in(1)}$	Logical 1 level input current at B	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$		0.05	1	mA
I_{OS}	Short circuit output current at Q or \bar{Q} T	$V_{CC} = \text{MAX}$	S54121	-20	-26	-55	mA
			N74121	-18	-25	-55	mA
I_{CC}	Power supply current in quiescent (unfired) state	$V_{CC} = \text{MAX}$			13	25	mA
I_{CC}	Power supply current in fired state	$V_{CC} = \text{MAX}$			23	40	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd1}	Propagation delay time to logical 1 level from B input to Q output	$C_L = 15pF$,	$C_T = 80pF$	15	35	55	ns
t_{pd1}	Propagation delay time to logical 1 level from A1/A2 inputs to Q output	$C_L = 15pF$,	$C_T = 80pF$	25	45	70	ns
t_{pd0}	Propagation delay time to logical 0 level from B input to \bar{Q} output	$C_L = 15pF$,	$C_T = 80pF$	20	40	65	ns
t_{pd0}	Propagation delay time to logical 0 level from A1/A2 inputs to \bar{Q} output	$C_L = 15pF$,	$C_T = 80pF$	30	50	80	ns
$t_{p(out)}$	Pulse width obtained using internal timing resistor	$C_L = 15pF$, $R_T = \text{Open}$,	$C_T = 80pF$, Pin ⑨ to V_{CC}	70	110	150	ns
$t_{p(out)}$	Pulse width obtained with zero timing capacitance	$C_L = 15pF$, $R_T = \text{Open}$,	$C_T = 0$, Pin ⑨ to V_{CC}	20	30	50	ns
$t_{p(out)}$	Pulse width obtained using external timing resistor	$C_L = 15pF$, $R_T = 10k\Omega$	$C_T = 100pF$, Pin ⑨ Open	600	700	800	ns
$t_{p(out)}$	Pulse width obtained using external timing resistor	$C_L = 15pF$, $R_T = 10k\Omega$	$C_T = 1\mu F$, Pin ⑨ Open	6	7	8	ms
t_{hold}	Minimum duration of trigger pulse	$C_L = 15pF$, $R_T = \text{Open}$,	$C_T = 80pF$, Pin ⑨ to V_{CC}		30	50	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than one output should be shorted at a time.

TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (Cont'd)


SCHMITT TRIGGER THRESHOLD VOLTAGE
VERSUS
FREE-AIR TEMPERATURE




OUTPUT PULSE WIDTH
VERSUS
TIMING RESISTOR VALUE




PROPAGATION DELAY TIME TO LOGICAL 1 LEVEL
(B INPUT TO Q OUTPUT)
VERSUS
FREE-AIR TEMPERATURE



PROPAGATION DELAY TIME TO LOGICAL 0 LEVEL
(B INPUT TO Q OUTPUT)
VERSUS
FREE-AIR TEMPERATURE



VARIATION IN INTERNAL TIMING RESISTOR VALUE
VERSUS
FREE-AIR TEMPERATURE



N74122-A,F • S54123-B,F,W • N74123-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. N74122 has an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired. Applications requiring more precise pulse widths and not requiring the clear feature can best be satisfied with N74121.

The output pulse is primarily a function of the external capacitor and resistor. For $C_{ext} > 1000\text{pF}$, the output pulse width (t_w) is defined as:

$$t_w = 0.32 R_T C_{ext} \left(1 + \frac{0.7}{R_T}\right)$$

where

R_T is in $k\Omega$ (either internal or external timing resistor)
 C_{ext} is in pF
 t_w is in ns

For pulse widths when $C_{ext} \leq 1000\text{pF}$, see Figure B.

These circuits are fully compatible with most TTL or DTL families. Inputs are diode-clamped to minimize reflections due to transmission-line effects, which simplifies design. Typical power dissipation per one shot is 115 milliwatts; typical average propagation delay time to the Q output is 21 nanoseconds. The N74122 and N74123 are characterized for operation from 0°C to 70°C .

TRUTH TABLE (See Note A)

N74122

INPUTS				OUTPUTS	
A ₁	A ₂	B ₁	B ₂	Q	Q̄
H	H	X	X	L	H
X	X	L	X	L	H
X	X	X	L	L	H
L	X	H	H	L	H
L	X	↑	H	⎓	⎓
L	X	H	↑	⎓	⎓
X	L	H	H	L	H
X	L	↑	H	⎓	⎓
X	L	H	↑	⎓	⎓
H	↓	H	H	⎓	⎓
↓	↓	H	H	⎓	⎓
	H	H	H	⎓	⎓

S54123, N74123


INPUTS		OUTPUTS	
A	B	Q	Q̄
H	X	L	H
X	L	L	H
L	↑	⎓	⎓
↓	H	⎓	⎓

NOTES:


A. H = high level (steady-state), L = low level (steady-state), ↑ = transition from low to high level, ↓ = transition from high to low level, ⎓ = one high-level pulse, ⎓ = one low-level pulse, X = irrelevant (any input, including transitions).

PIN CONFIGURATIONS

54/74123 B,F,W PACKAGE



74122 A,F PACKAGE



*Pin assignments for these circuits are the same for all packages.

RECOMMENDED OPERATING CONDITIONS

	S54123, N74122, N74123			UNIT
	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			20	
			10	
Input data setup time, t_{setup} (See Note 3)	40T			ns
Input data hold time, t_{hold} (See Note 4)	40T			ns
Width of Clear Pulse, $t_w(\text{clear})$	40T			ns
External Timing Resistance	5		50	k Ω
External Capacitance	No Restriction			
Wiring Capacitance at R_{ext}/C_{ext} Terminal			50	pF
Operating Free-Air Temperature, T_A	0	25	70	$^{\circ}$ C

† These conditions are recommended for use at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

- NOTES:
1. Voltage values, except intermitter voltage, are with respect to network ground terminal.
 2. This is the voltage between two emitters of a multiple-emitter transistor. For the N74122 circuit, this rating applies to each A input with respect to the other and to each B input with respect to the other.
 3. Setup time for a dynamic input is the interval immediately preceding the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.
 4. Hold time for a dynamic input is the interval immediately following the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure continued recognition of the transition.
 5. Ground C_{ext} to measure V_{OH} at Q, V_{OL} at \bar{Q} , or I_{OS} at Q. C_{ext} is open to measure V_{OH} at Q, V_{OL} at Q, or I_{OS} at \bar{Q} .
 6. Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open. $C_{ext} = 0.02\mu F$, and $R_{ext} = 25k\Omega$. R_{int} of S54122/N74122 is open.
 7. I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open. $C_{ext} = 0.02\mu F$, and $R_{ext} = 25k\Omega$. R_{int} of S54122/N74122 is open.

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_I	input clamp voltage			-1.5	V
V_{OH}	High-level output voltage	2.4			V
V_{OL}	Low-level output voltage		0.22	0.4	V
I_I	Input current at maximum input voltage			1	mA
I_{IH}	High-level input current			40	μA
	data inputs			80	μA
	clear input			-1.6	mA
I_{HL}	Low-level input current			-3.2	mA
	data inputs			-40	mA
	clear input			-40	mA
I_{OS}	Short-circuit output current†	-10			mA
I_{CC}	Supply current (quiescent or triggered)		23	28	mA
			46	66	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level Q output, from either A input		22	33	ns
t_{PLH}	Propagation delay time, low-to-high-level Q output, from either B input		19	28	ns
t_{PHL}	Propagation delay time, high-to-low-level \bar{Q} output, from either A input	$C_{ext} = 0$, $C_L = 15pF$	30	40	ns
t_{PHL}	Propagation delay time, high-to-low-level \bar{Q} output, from either B input	$R_{ext} = 5k\Omega$, $R_L = 400\Omega$	27	36	ns
t_{PHL}	Propagation delay time, high-to-low-level Q output, from clear input		18	27	ns
t_{PLH}	Propagation delay time, low-to-high-level \bar{Q} output, from clear input		30	40	ns
$t_w(\text{min})$	Minimum width of Q output pulse		45	65	ns
t_w	Width of Q output pulse	$C_{ext} = 1000pF$, $C_L = 15pF$	3.08	3.42	μs
		$R_{ext} = 10k\Omega$, $R_L = 400\Omega$		3.76	μs

DIGITAL 54/74 TTL SERIES ■ N74122, S54123, N74123

* For conditions shown as MIN or MAX, use the value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than one output should be shorted at a time.

DESCRIPTION


These monolithic TTL retriggerable monostable multivibrators feature dc triggering from gated low-level-active (A) and high-level-active (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. A full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs at the low logic level, and in the high-level state, a fan-out of 20 is available. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Figure A illustrates triggering the one-shot with the high-level-active (B) inputs.

TYPICAL INPUT/OUTPUT PULSES (Figure A)



TYPICAL CHARACTERISTICS (Figure B)



N74141-B

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The N74141 is a BCD-to-decimal decoder designed specifically to drive cold-cathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.


Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore the N74141, combined with a minimum of external circuitry, can use these invalid codes in blanking leading- and/or trailing-edge zeros in a display as shown in the typical application data. The ten high-performance, n-p-n output transistors have a maximum reverse current of 50 microamperes at 55 volts.

Low-forward-impedance diodes are also provided for each input to clamp negative-voltage transients in order to minimize transmission-line effects. Power dissipation is typically 55 milliwatts, which is about one-half the power requirement of earlier designs. The N74141 is characterized for operation over the temperature range of 0° C to 70° C.

PIN CONFIGURATIONS



LOGIC DIAGRAM



TRUTH TABLE

4

INPUT				OUTPUT ON*
D	C	B	A	
L	L	L	L	0
L	L	L	H	1
L	L	H	L	2
L	L	H	H	3
L	H	L	L	4
L	H	L	H	5
L	H	H	L	6
L	H	H	H	7
H	L	L	L	8
H	L	L	H	9
H	L	H	L	NONE
H	L	H	H	NONE
H	H	L	L	NONE
H	H	L	H	NONE
H	H	H	L	NONE
H	H	H	H	NONE

H = high level, L = low level

*All other outputs are off

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} (See Note 1)	4.75	5	5.25	V
Output Voltage (See Notes 1 and 2)			65	V
Operating Free-Air Temperature Range	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
$V_{O(on)}$	On-state output voltage			2.5	V
$V_{O(off)}$	Off-state output voltage for input counts 0 thru 9	$V_{CC} = \text{MIN}, I_O = 7\text{mA}$			V
$I_{O(off)}$	Off-state reverse current	$V_{CC} = \text{MAX}, I_O = 0.5\text{mA}$	65		μA
$I_{O(off)}$	Off-state reverse current	$V_{CC} = \text{MAX}, V_O = 55\text{V}$		50	μA
$I_{O(off)}$	Off-state reverse current for input counts 10 thru 15	$V_{CC} = \text{MAX}, V_O = 30\text{V}$		5	μA
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4\text{V}$		40	μA
I_{IL}	Low-level input current into A	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$		1	mA
I_{IL}	Low-level input current into B, C, or D	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$		-1.6	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$	11	16	mA

- * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ** This typical value is at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

S54150-N,Q,F • N74150-N,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION


The 54/74150 is a one-of-sixteen data selector which performs parallel-to-serial data conversion. The unit incorporates an enable circuit for chip select. This allows multiplexing from N-lines to one-line.

The S54150/N74150 is provided with a strobe-input which, when taken to a logical 0, enables the function of these multiplexers.


This data selector/multiplexer is fully compatible for use with other TTL or DTL circuit. Each input represents only one normalized Series 54/74 load, and full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs in the logical 0 state. A fan-out to 20 normalized Series 54/74 loads is provided in the logical 1 state to facilitate connection of unused inputs to used inputs. Typical power dissipations are:

S54150/N74150 — 200 milliwatts.

PIN CONFIGURATIONS



LOGIC DIAGRAM



TRUTH TABLE

DATA SELECT (BINARY)				DATA INPUTS																STROBE (ENABLER)
D	C	B	A	E ₁₅	E ₁₄	E ₁₃	E ₁₂	E ₁₁	E ₁₀	E ₉	E ₈	E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	W
0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
0	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0
1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0

DIGITAL 54/74 TTL SERIES ■ S54150 N74150

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :	S54150 Circuits	4.5	5	5.5	V
	N74150 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:				10	
				20	
Logical 0					
Logical 1					

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{load} = -800\mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{sink} = 16mA$			0.4	V
$I_{in(1)}$	Logical 1 level input (each input) $V_{CC} = \text{MAX}, V_{in} = 2.4V$			40	μA
	$V_{CC} = \text{MAX}, V_{in} = 5.5V$			1	mA
$I_{in(0)}$	Logical 0 level input current (each input) $V_{CC} = \text{MAX}, V_{in} = 0.4V$			-1.6	mA
I_{OS}	Short circuit output current† $V_{CC} = \text{MAX},$ $V_{OUT} = 0$	-20		-65	mA
		-18		-55	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}, V_{in} = 4.5V$		40	68	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	A,B,orC(4 levels)	Y	$C_L = 15pF, R_L = 400\Omega$		20	30	ns
t_{pd1}	A,B,orC(4 levels)	Y			36	52	ns
t_{pd0}	A,B,C,orD(3 levels)	W			22	33	ns
t_{pd1}	A,B,C,orD(3 levels)	W			23	35	ns
t_{pd0}	STROBE	Y			19	30	ns
t_{pd1}	STROBE	Y			35	52	ns
t_{pd0}	STROBE	W			21	30	ns
t_{pd1}	STROBE	W			15.5	24	ns
t_{pd0}	D ₀ thru D ₇	Y			16	24	ns
t_{pd1}	D ₀ thru D ₇	Y			19	29	ns
t_{pd0}	E ₀ thru E ₁₅	W			8.5	14	ns
t_{pd1}	E ₀ thru E ₁₅	W			13	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.


** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


DESCRIPTION

The 54/74151 is a one-of-eight data selector which performs parallel-to-serial data conversion. The unit incorporates an enable circuit for chip select. This allows multiplexing from N-lines to one-line. Both true and complement outputs are available.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

			INPUTS									OUTPUTS	
C	B	A	STROBE	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Y	W
X	X	X	1	X	X	X	X	X	X	X	X	0	1
0	0	0	0	0	X	X	X	X	X	X	X	0	1
0	0	0	0	1	X	X	X	X	X	X	X	1	0
0	0	1	0	X	0	X	X	X	X	X	X	0	1
0	0	1	0	X	1	X	X	X	X	X	X	1	0
0	1	0	0	X	X	0	X	X	X	X	X	0	1
0	1	0	0	X	X	1	X	X	X	X	X	1	0
0	1	1	0	X	X	X	0	X	X	X	X	0	1
0	1	1	0	X	X	X	1	X	X	X	X	1	0
1	0	0	0	X	X	X	X	0	X	X	X	0	1
1	0	0	0	X	X	X	X	1	X	X	X	1	0
1	0	1	0	X	X	X	X	X	0	X	X	0	1
1	0	1	0	X	X	X	X	X	1	X	X	1	0
1	1	0	0	X	X	X	X	X	0	X	X	0	1
1	1	0	0	X	X	X	X	X	1	X	X	1	0
1	1	1	0	X	X	X	X	X	X	0	X	0	1
1	1	1	0	X	X	X	X	X	X	1	X	1	0
1	1	1	0	X	X	X	X	X	X	X	0	0	1
1	1	1	0	X	X	X	X	X	X	X	1	1	0

When used to indicate an input, X = irrelevant.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S54151 Circuits	4.5	5	5.5	V
N74151 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: Logical 0			10	
Logical 1			20	

DIGITAL 54/74 TTL SERIES ■ S54151, N74151

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{load} = -800 \mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V, V_{in(0)} = 0.8V,$ $I_{sink} = 16mA$			0.4	V
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 2.4V$			40	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 5.5V$			1	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-1.6	mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX},$ $V_{out} = 0$	-20		-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}, V_{in} = 4.5V$		29	48	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	A,B,orC(4 levels)	Y	$C_L = 15pF, R_L = 400\Omega$		20	30	ns
t_{pd1}	A,B,orC(4 levels)	Y		35	52	ns	
t_{pd0}	A,B,C,orD(3 levels)	W		22	33	ns	
t_{pd1}	A,B,C,orD(3 levels)	W		23	35	ns	
t_{pd0}	STROBE	Y		19	30	ns	
t_{pd1}	STROBE	Y		35	52	ns	
t_{pd0}	STROBE	W		21	30	ns	
t_{pd1}	STROBE	W		15.5	24	ns	
t_{pd0}	D ₀ thru D ₇	Y		16	24	ns	
t_{pd1}	D ₀ thru D ₇	Y		19	29	ns	
t_{pd0}	E ₀ thru E ₁₅	W		8.5	14	ns	
t_{pd1}	E ₀ thru E ₁₅	W		13	20	ns	

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.
 ** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.
 † Not more than one output should be shorted at a time.


S54152-W

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The S54152 is a one-of-eight data selector which performs parallel to serial data conversion. The S54152 is identical to the S64152 with the exclusion of the true output and strobe. It is available in the 14-pin flatpak only.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE


INPUTS												OUTPUTS	
C	B	A	STROBE	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Y(1)	W
X	X	X	1	X	X	X	X	X	X	X	X	0	1
X	0	0	0	0	X	X	X	X	X	X	X	0	1
0	0	0	0	1	X	X	X	X	X	X	X	1	0
0	0	1	0	X	0	X	X	X	X	X	X	0	1
0	0	1	0	X	1	X	X	X	X	X	X	1	0
0	1	0	0	X	X	0	X	X	X	X	X	0	1
0	1	0	0	X	X	1	X	X	X	X	X	1	0
0	1	1	0	X	X	X	0	X	X	X	X	0	1
0	1	1	0	X	X	X	1	X	X	X	X	1	0
1	0	0	0	X	X	X	X	0	X	X	X	0	1
1	0	0	0	X	X	X	X	1	X	X	X	1	0
1	0	1	0	X	X	X	X	X	0	X	X	0	1
1	0	1	0	X	X	X	X	X	1	X	X	1	0
1	1	0	0	X	X	X	X	X	X	0	X	0	1
1	1	0	0	X	X	X	X	X	X	1	X	1	0
1	1	1	0	X	X	X	X	X	X	X	0	0	1
1	1	1	0	X	X	X	X	X	X	X	1	1	0

When used to Indicate an Input, X = Irrelevant.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S54152 Circuits	4.5	5	5.5	V
N74152 Circuits	4.75	5	5.26	V
Normalized Fan-Out from each Output, N: Logical 0			10	
Logical 1			20	

SCHEMATIC DIAGRAM



Component values shown are nominal.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $V_{in(1)} = 2\text{V}$, $V_{in(0)} = 0.8\text{V}$, $I_{\text{load}} = -800\mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $V_{in(1)} = 2\text{V}$, $V_{in(0)} = 0.8\text{V}$, $I_{\text{sink}} = 16\text{mA}$			0.4	V
$I_{in(1)}$	Logical 1 level input (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$			40	μA
$I_{in(1)}$	Logical 0 level input (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			1	mA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-1.6	mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$, $V_{out} = 0$	-20		-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$		26	43	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	A, B, or C (4 levels)	Y	$C_L = 15\text{pF}$, $R_L = 400\Omega$		20	30	ns
t_{pd1}	A, B, or C (4 levels)	Y			35	52	ns
t_{pd0}	A, B, C, or D (3 levels)	W			22	33	ns
t_{pd1}	A, B, C, or D (3 levels)	W			23	35	ns
t_{pd0}	STROBE	Y			19	30	ns
t_{pd1}	STROBE	Y			35	52	ns
t_{pd0}	STROBE	W			21	30	ns
t_{pd1}	STROBE	W			15.5	24	ns
t_{pd0}	D ₀ thru D ₇	Y			16	24	ns
t_{pd1}	D ₀ thru D ₇	Y			19	29	ns
t_{pd0}	E ₀ thru E ₁₅	W			8.5	14	ns
t_{pd1}	E ₀ thru E ₁₅	W			13	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

S54153-B,F,W • N74153-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

These data selectors/multiplexers are fully compatible for use with most TTL and DTL circuits. Each diode-clamped input represents only one normalized Series 54/74 load, and full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs in the low-level state. A fan-out to 20 normalized Series 54/74 loads is provided in the high-level state to facilitate connection of unused inputs to used inputs. Typical power dissipation is 180 milliwatts.


Resistor values in the OR function have been reduced to values used with Series 54H. This minimizes the capacitive effects of paralleling the phase-splitter transistors and reduces the propagation delay times. The S54153 is characterized for operation over the full military temperature range of -55°C to 125°C; the N74153 is characterized for operation from 0°C to 70°C.

TRUTH TABLE


ADDRESS INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Address inputs A and B are common to both sections. H = high level, L = low level, X = irrelevant.


LOGIC DIAGRAM



PIN CONFIGURATIONS



SCHEMATIC DIAGRAM



DIGITAL 54/74 TTL SERIES = S54153, N74153

RECOMMENDED OPERATING CONDITIONS

	S54153			N74153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N							
High Logic Level			20			20	
Low Logic Level			10			10	
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8V,$ $I_{OH} = -800\mu A$	2.4	3.1		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8V,$ $I_{OL} = 16mA$		0.2	0.4	V
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX},$ $V_I = 2.4V$			40	μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX},$ $V_I = 5.5V$			1	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX},$ S54153	-20		-55	mA
	N74153	-18		-57	mA
I_{CCL} Supply current, low-level output	$V_{CC} = \text{MAX},$ S54153		36	52	mA
	N74153		36	60	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^{\circ}C, N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Data	Y	$C_L = 30pF, R_L = 400\Omega$		12	18	ns
t_{PHL}	Data	Y			15	23	ns
t_{PLH}	Address	Y			22	34	ns
t_{PHL}	Address	Y			22	34	ns
t_{PLH}	Strobe	Y			19	30	ns
t_{PHL}	Strobe	Y			15	23	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V, T_A = 25^{\circ}C$.

† Not more than one output should be shorted at a time.


DESCRIPTION

The 54/74154 decodes 4 binary-coded inputs to one of 16 mutually exclusive outputs when each of the two strobe inputs are low. The demultiplexing function is achieved by using the 4 input lines for output addressing and data from one strobe input while the other strobe input is held low.

PIN CONFIGURATIONS



LOGIC DIAGRAM



TRUTH TABLE

INPUTS					OUTPUTS																	
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = High, L = Low, X = Irrelevant

RECOMMENDED OPERATING CONDITIONS

	S54154			N74154			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:	Low logic level		10	High logic level		10	
	High logic level		20	High logic level		20	
Operating Free-Air Temperature Range	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage		2		V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OH} = -800 \mu A$			V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OL} = 16mA$		0.4	V
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.4V$		40	A
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 5.5V$		1	mA
I_{IH}	Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.4V$		-1.6	mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX}$			mA
		S54154	-20	-55	
		N74154	-18	-57	
I_{CC}	Supply current	$V_{CC} = \text{MAX}$			mA
		S54154	34	49	
		N74154	34	56	

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output, from A, B, C, or D inputs through 3 levels of logic		24	36	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from A, B, C, or D inputs through 3 levels of logic	$C_L = 15pF,$		22	33
		$R_L = 400\Omega$			ns
t_{pLH}	Propagation delay time, low-to-high-level output, from either strobe input		20	30	ns
t_{pHL}	Propagation delay time, high-to-low-level output, from either strobe input		18	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

DESCRIPTION

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line to 4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired.


Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3- to 8-line decoder or 1- to 8-line demultiplexer without external gating. See typical applications data and the truth tables for more details.

The S54155/N74155 circuits, with totem pole outputs, are rated to fan-out to 10 normalized Series 54/74 loads in the low-level output state, and to 20 loads in the high-level output state. The S54156/N74156 circuits, with open-collector outputs, are rated to sink 16 milliamperes at a low-level output voltage of less than 0.4 volt. Input-clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.


Typical power dissipation is 125 milliwatts. Typical average propagation delay times are 16 nanoseconds through 2 levels of logic and 21 nanoseconds through 3 levels of logic for the S54155/N74155.

The S54155 and S54156 are characterized for operation over the full military temperature range of -55°C to 125°C the N74155 and N74156 are characterized for operation from 0°C to 70°C .

PIN CONFIGURATION



LOGIC DIAGRAM



TRUTH TABLES

TRUTH TABLES (H = High Level, L = Low Level, X = Irrelevant)

2-LINE TO 4-LINE DECODER OR 1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS				INPUTS				OUTPUTS			
SELECT		STROBE	DATA	1Y0	1Y1	1Y2	1Y3	SELECT		STROBE	DATA	2Y0	2Y1	2Y2	2Y3
B	A	1G	1C					B	A	2G	2C				
X	X	H	X	H	H	H	H	X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H	L	L	L	L	L	H	H	H
L	H	L	H	H	L	H	H	L	H	L	L	H	L	H	H
H	L	L	H	H	H	L	H	L	L	L	L	H	H	L	H
H	H	L	H	H	H	H	L	L	H	L	L	H	H	H	L
X	X	X	L	H	H	H	H	X	X	X	H	H	H	H	H

3-LINE TO 8-LINE DECODER TO 1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS				OUTPUTS							
SELECT			STROBE OR DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	B	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

†C = inputs 1C and 2C connected together
 ‡G = inputs 1G and 2G connected together

RECOMMENDED OPERATING CONDITIONS

	S54155			N74155			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:			20			20	
High logic level							
Low logic level			10			10	
Operating Free-Air Temperature Range, T_A	-65	25	125	0	25	70	°C

	S54156			N74156			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Low-level Output Current, I_{OL}			16			16	mA
Operating Free-Air Temperature Range, T_A	-65	25	125	0	25	70	°C

DIGITAL 54/74 TTL SERIES ■ S54155, N74155, S54156, N74156

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54155, N74155			UNIT	
		MIN	TYP**	MAX		
V _{IH} High-level input voltage		2			V	
V _{IL} Low-level input voltage				0.8	V	
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2V, I _{OH} = -800μA	2.4			V	
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V, I _{OL} = 16mA			0.4	V	
I _{IH} High-level input current (each input)	V _{CC} = MAX, V _I = 2.4V			40	μA	
I _{IL} Low-level input current (each input)	V _{CC} = MAX, V _I = 5.5V			1	mA	
I _{OS} Short-circuit output current †	V _{CC} = MAX			-1.6	mA	
I _{CC} Supply current	V _{CC} = MAX	S54155		-20	-55	mA
		N74155		-18	-57	mA
I _{CC} Supply current	V _{CC} = MAX	S54155		25	35	mA
		N74155		25	40	mA

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54156, N74156			UNIT	
		MIN	TYP**	MAX		
V _{IH} High-level input voltage		2			V	
V _{IL} Low-level input voltage				0.8	V	
I _{OH} High-level output current	V _{CC} = MIN, V _I = 2V, V _{OH} = 5.5V			250	μA	
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V, I _{OL} = 16mA			0.4	V	
I _{IH} High-level input current (each input)	V _{CC} = MAX, V _I = 2.4V			40	μA	
I _{IL} Low-level input current (each input)	V _{CC} = MAX, V _I = 5.5V			1	mA	
I _{CC} Supply current	V _{CC} = MAX			-1.6	mA	
I _{CC} Supply current	V _{CC} = MAX	S54156		25	35	mA
		N74156		25	40	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER †	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	S54155 N74155			S54156 N74156			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	A, B, 2C, 1G, or 2G	Y	2	C _L = 15pF, R _L = 400Ω		13	20		15	23	ns
t _{PHL}	A, B, 2C, 1G, or 2G	Y	2		18	27		20	30	ns	
t _{PLH}	A or B	Y	3		21	32		23	34	ns	
t _{PHL}	A or B	Y	3		21	32		23	34	ns	
t _{PLH}	1C	Y	3		16	24		18	27	ns	
t _{PHL}	1C	Y	3		20	30		22	33	ns	

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.

‡ t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

TYPICAL APPLICATION DATA

The S54155, N74155, S54156, or N74156 may be used as a dual 2-line to 4-line decoder or a 1-line to 4-line demultiplexer. These applications are identical except as follows:


When decoding, the 2-line code is applied to select inputs A and B. The 4-line output section (1Y0, 1Y1, 1Y2, 1Y3) is enabled by taking strobe 1G low and input 1C high. The other 4-line output section (2Y0, 2Y1, 2Y2, 2Y3) is enabled by taking both strobe 2G and input 2C low. Note that the separate enable lines permit the user complete flexibility in decoding at either or both of the output sections. The strobe also permits cascading and allows disabling of the circuits until the addressing transients have passed.

When demultiplexing, the serial data is applied to the data inputs 1C and 2C and distribution to the outputs is controlled by the A and B select inputs. Again, the separate strobe inputs, 1G and 2G, permit demultiplexing to occur at either or both output sections, and cascading.

Any of these circuits may also be used as a 3-line to 8-line decoder or a 1-line to 8-line demultiplexer.

When used as a decoder, data inputs 1C and 2C are connected together and serve as the third (C) select line. The strobes are also connected together and are used for enabling and/or cascading.


When used as a demultiplexer, the common strobe line serves as the data input.



DESCRIPTION

The S54157/N74157 and S54158/N74158 are identical with the exception of the S54158/N74158 being inverted. These devices are logical implementations of a four-pole two-position switch, with the position of the switch being set by the logic levels supplied to the one select input. Both assertion and negation outputs are provided. The enable input (E) is active low. When it is not activated the negation output is high and the assertion output is low regardless of all other inputs. The devices provide the ability, in one package, to select four bits of either data or control from two sources. By proper manipulation of the inputs, it can generate four functions of two variables with one variable common. Thus any number of random logic elements used to generate unusual truth tables can be replaced. All outputs are low when disabled (enable high). Both inputs and outputs are buffered.

PIN CONFIGURATION



S54/N74157

TRUTH TABLE


STROBE	INPUTS		OUTPUT
	SELECT	A B	
H	X	X X	L
L	L	L X	L
L	L	H X	H
L	H	X L	L
L	H	X H	H

S54/N74158


TRUTH TABLE

STROBE	INPUTS		OUTPUT
	SELECT	A B	
H	X	X X	H
L	L	L X	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

LOGIC DIAGRAM
S54/N74157



LOGIC DIAGRAM
S54/N74158



DIGITAL 54/74 TTL SERIES ■ S54157, N74157, S54158, N74158

RECOMMENDED OPERATING CONDITIONS

	S54157/58			N74157/58			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			20			20	
High Logic Level			10			10	
Low Logic Level			125	0	25	70	°C
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54157/58			N74157/58			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage				-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MAX}, I_I = -12\text{mA}$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OH} = -800\mu\text{A}$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 16\text{mA}$			1			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			40			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 2.4\text{V}$			-1.6			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$	-20		-55	-18		-55	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		30	48		30	48	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PHL}	Data	Output	$C_L = 15\text{pF}, R_L = 400$		9	14	ns
t_{PLH}	Data	Output			9	14	ns
t_{PHL}	Enable	Any Output			14	21	ns
t_{PLH}	Enable	Any Output			13	20	ns
t_{PHL}	Select	Any Output			18	27	ns
t_{PLH}	Select	Any Output			15	23	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

S54160-B,F,W • S54161-B,F,W • S54162-B,F,W • S54163-B,F,W
 N74160-B,F • N74161-B,F • N74162-B,F • N74163-B,F


DIGITAL 54/74 TTL SERIES

DESCRIPTION

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting schemes. The S54160, S54162, N74160, and N74162 are decade counters and the S54161, S54163, N74161, and N74163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four J-K master-slave flip-flops on the rising (positive-going) edge of the clock input waveform.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. A full fan-out to ten normalized Series 54/74 loads is available from each of the outputs in the low-level state. A fan-out to 20 normalized Series 54/74 loads is provided in the high-level state to facilitate connection of unused inputs and power dissipation is typically 325 milliwatts.


PIN CONFIGURATION



LOGIC DIAGRAM


S54160/N74160 SYNCHRONOUS DECADE COUNTERS

(S54162/N74162 synchronous decade counters are similar; however the clear is synchronous as shown for the S54163/N74163 binary counters).



DIGITAL 54/74 TTL SERIES ■ S54/N74160, S54/N74161, S54/N74162, S54/N74163

LOGIC DIAGRAM (Cont'd)



RECOMMENDED OPERATING CONDITIONS

	S54160, S54161 S54162, S54163			N74160, N74161 N74162, N74163			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:	High logic level			20			ns
	Low logic level			10			
Input Clock Frequency, f_{clock}	0		25	0		25	MHz
Width of Clock Pulse, $t_w(\text{clock})$	25			25			ns
Width of Clear Pulse, $t_w(\text{clear})$	20			20			ns
Setup Time, t_{setup} :	15			15			ns
Data Inputs, A,B,C,D	20			20			
Enable P	15			15			
Load	20			20			
Clear	20			20			ns
Hold Time at any Input, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise specified)

PARAMETER	TEST CONDITIONS*	S54160, S54161 S54162, S54163			N74160, N74161 N74162, N74163			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input clamp voltage			-1.5			-1.5	V
V_{OH}	High-level output voltage	2.4			2.4			V
V_{OL}	Low-level output voltage			0.4			0.4	V
I_I	Input current at maximum input voltage			1			1	mA
I_{IH}	High-level Clock or enable T input current Other inputs			80			80	μA
I_{IH}	Low-level Clock or enable T input current Other inputs			40			40	μA
I_{IL}	Low-level Clock or enable T input current Other inputs			-3.2			-3.2	mA
I_{IL}	Low-level Clock or enable T input current Other inputs			-1.6			-1.6	mA
I_{OS}	Short-circuit output current†			-57			-57	mA
I_{OS}	Supply current, all outputs high	-20			-18			mA
I_{CCL}	Supply current, all outputs low		59	85		59	94	mA
I_{CCL}	Supply current, all outputs low		63	91		63	101	mA

DIGITAL 54/74 TTL SERIES = S54/N74160, S54/N74161, S54/N74162, S54/N74163

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum input clock frequency		25	32		MHz
t_{PLH}	Propagation delay time, low-to-high-level carry output from clock			23	35	ns
t_{PHL}	Propagation delay time, high-to-low-level carry output from clock			23	35	ns
t_{PLH}	Propagation delay time, low-to-high-level Q output from clock	$C_L = 15pF, R_L = 400\Omega$		13	20	ns
t_{PHL}	Propagation delay time, high-to-low-level Q output from clock			15	23	ns
t_{PLH}	Propagation delay time, low-to-high-level carry output from enable T			8	13	ns
t_{PHL}	Propagation delay time, high-to-low-level carry output from enable T			10	15	ns
t_{PHL}	Propagation delay time, high-to-low-level Q output from clear			20	30	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


NOTES:

- t_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.
- t_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

TYPICAL CLEAR, PRESET, COUNT, AND INHIBIT SEQUENCES FOR 54161, 74161, 54163, 74163 SYNCHRONOUS BINARY COUNTERS

Illustrated below is the following sequence:


- Clear outputs to zero.
- Preset to binary twelve.
- Count to thirteen, fourteen, fifteen, zero, one, and two.
- Inhibit.




TYPICAL CLEAR, PRESET, COUNT, AND INHIBIT SEQUENCES FOR 54160, 54162, 74160, 74162 SYNCHRONOUS BINARY COUNTERS

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Preset to BCD seven.
3. Count to eight, nine, zero, one, two, and three.
4. Inhibit.




PARAMETER MEASUREMENT INFORMATION



NOTES:


- A. The input pulses are supplied by a generator having the following characteristics: $t_r \leq 10\text{ns}$; $t_f \leq 10\text{ns}$; $\text{PRR} \leq 1\text{MHz}$, duty cycle $\leq 50\%$, $Z_{\text{out}} \approx 50\Omega$. Vary PRR to measure f_{max}' .
- B. Outputs Q_D and carry are tested at t_{n+10} for the S54160, S54162, N74160, and N74162, and at t_{n+16} for the S54161, S54163, N74161, and N74163, where t_n is the bit time when all outputs are low.




NOTES:

- A. The input pulses are supplied by a generator having the following characteristics: $t_r \leq 10\text{ns}$; $t_f \leq 10\text{ns}$; $\text{PRR} \leq 1\text{MHz}$, duty cycle $\leq 50\%$; $Z_{\text{out}} \approx 50\Omega$.
- B. Enable P and enable T setup times are measured at $t_n = 0$.


TYPICAL APPLICATIONS




MULTISTAGE SYNCHRONOUS COUNTER EXPANSION



HIGH SPEED MULTISTAGE SYNCHRONOUS COUNTER EXPANSION



MULTISTAGE SYNCHRONOUS PROGRAMMABLE DECADE COUNTER



MULTISTAGE SYNCHRONOUS PROGRAMMABLE BINARY COUNTER

DESCRIPTION

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high transition of the clock input.


All inputs are diode-clamped to minimize transmission-line effects, and are buffered to represent only one Series 54/74 load which simplifies system design. Power dissipation is typically 21 milliwatts per bit. Maximum input clock frequency is typically 36 megahertz.

The S54164 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74164 is characterized for operation from 0°C to 70°C .


TRUTH TABLE

SERIAL INPUTS A AND B		
INPUTS		OUTPUT
A	B	Q_A
H	H	H
L	H	L
H	L	L
L	L	L

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	S54164			N74164			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:			10			10	
High logic level			5			5	
Low logic level							
Input Clock Frequency, f_{clock}	0		25	0		25	MHz
Width of Clock or Clear Input Pulse, t_W	20			20			ns
Data Setup Time, t_{setup}	15			15			ns
Data Hold Time, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54164			N74164			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input clamp voltage			-1.5			-1.5	V
V_{OH}	High-level output voltage	2.4			2.4			V
V_{OL}	Low-level output voltage			0.4			0.4	V
I_I	Input current at maximum input voltage			1			1	mA
I_{IH}	High-level input current			40			40	μA
I_{IL}	Low-level input current			-1.6			-1.6	mA
I_{OS}	Short-circuit output current †			-10			-9	mA
I_{CC}	Supply current			30			30	mA
	See Note			37			37	54

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, N = 5

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum input count frequency	25	36		MHz
t_{PHL}	Propagation delay time, high-to-low-level Q outputs from clear input		24	36	ns
t_{PLH}	Propagation delay time, low-to-high-level Q outputs from clock input	8	17	27	ns
t_{PHL}	Propagation delay time, high-to-low-level Q outputs from clock input	10	20	30	ns
t_{PLH}	Propagation delay time, low-to-high-level Q outputs from clear input	10	21	32	ns
t_{PHL}	Propagation delay time, high-to-low-level Q outputs from clear input	10	25	37	ns


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than two outputs should be shorted at a time.

NOTE: I_{CC} is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5V, applied to clear.

TYPICAL CLEAR, INHIBIT, SHIFT, CLEAR, AND INHIBIT SEQUENCES



PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. The pulse generators have the following characteristics: $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$, duty cycle $\leq 50\%$, $Z_{out} \approx 50\Omega$.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3084.
 - D. Q_A output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.
 - E. Outputs are set to the high level prior to the measurement of t_{PHL} from the clear input.

S54165-B,F,W • N74165-B, F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The S54165 and N74165 are 8-bit serial shift registers that shift data to the right when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.


Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. When taken low, data at the parallel inputs are loaded directly into the register independently of the state of the clock.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Power dissipation is typically 210 milliwatts and maximum input clock frequency is typically 26 megahertz. The S54165 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74165 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATIONS



LOGIC DIAGRAM



DIGITAL 54/74 TTL SERIES ■ S54165, N74165

RECOMMENDED OPERATING CONDITIONS

	S54165			N74165			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V	
Normalized Fan-Out from each Output, N:	High logic level						20	
	Low logic level						10	
Input Clock Frequency, f_{clock}	0		20	0		20	MHz	
Width of Clock Input Pulse, $t_{w(clock)}$	25			25			ns	
Width of Load Input Pulse, $t_{w(load)}$	15			15			ns	
Clock-Enable Setup Time, t_{setup}	30			30			ns	
Parallel Input Setup Time, t_{setup}	10			10			ns	
Serial Input Setup Time, t_{setup}	20			20			ns	
Shift Setup Time, t_{setup}	45			45			ns	
Hold Time at any Input, t_{hold}	0			0			ns	
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	S54165			N74165			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage				-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = MAX, I_I = -12 mA$ $V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = -800 \mu A$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OL} = 16 mA$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5 V$			1			1	mA
I_{IH} High-level input current	Load input			80			80	μA
	Other inputs			40			40	μA
I_{IL} Low-level input current	Load input			-3.2			-3.2	mA
	Other inputs			-1.6			-1.6	mA
I_{OS} Short-circuit output current †	$V_{CC} = MAX$	-20		-55	-18		-55	mA
I_{CC} Supply current	$V_{CC} = MAX, \text{ See Note}$		42	63		42	63	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5 V, T_A = 25^\circ C, N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}				20	26		MHz
t_{PLH}	Load	Any	$C_L = 15 pF, R_L = 400 \Omega.$		21	31	ns
t_{PHL}					27	40	ns
t_{PLH}	Clock	Any			16	27	ns
t_{PHL}					21	34	ns
t_{PLH}	H	Q_H			11	20	ns
t_{PHL}					24	36	ns
t_{PLH}	H	\bar{Q}_H		18	27	ns	
t_{PHL}				18	27	ns	

NOTE: With the outputs open, clock inhibit and shift/load at 4.5 V, and a clock pulse applied to the clock input, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C.$

† Not more than one output should be shorted at a time.

f_{max} ≡ Maximum input count frequency

t_{PLH} ≡ Propagation delay time, low-to-high-level output

t_{PHL} ≡ Propagation delay time, high-to-low-level output

S64166-B,F,W • N74166-B,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.


All Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C . Series 74 devices are characterized for operation from 0°C to 70°C .

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadsides) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the gate input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock and sets all flip-flops to zero. Average power dissipation per gate is typically 4.7 mW.

PIN CONFIGURATIONS



LOGIC DIAGRAM



DIGITAL 54/74 TTL SERIES ■ S54166, N74166

RECOMMENDED OPERATING CONDITIONS

	S54166			N74166			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: High logic level			20			20	
Low logic level			10			10	
Input Count Frequency, f_{count}	0		25	0		25	MHz
Width of Clock or Clear Pulse, t_w	20			20			ns
Mode-Control Setup Time, t_{setup}	30			30			ns
Data Setup Time, t_{setup}	20			20			ns
Hold Time at any Input, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	S54166			N74166			UNIT
		MIN	TYP†	MAX	MIN	TYP‡	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MAX}, I_I = -12\text{mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OH} = -800\mu\text{A}$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 16\text{mA}$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4\text{V}$			40			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$			-1.6			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}, \text{Table Below}$		72	104		72	116	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum input count frequency		25	35		MHz
t_{PHL} Propagation delay time, high-to-low-level output from clear	$C_L = 15\text{pF}, R_L = 400\Omega$		23	35	ns
t_{PHL} Propagation delay time, high-to-low-level output from clock		8	20	30	ns
t_{PLH} Propagation delay time, low-to-high-level output from clock		8	17	26	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

TEST CONDITIONS FOR I_{CC} (all outputs are open)

TYPE	APPLY 4.5V	FIRST GROUND, THEN APPLY 4.5V	GROUND
S54166, N74166	Serial Input	Clock	All other inputs

DESCRIPTION

The 54170 and 74170 MSI 16-bit TTL register files incorporate the equivalent of 98 gates on a monolithic chip. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write enable input, G_W , is high, the data inputs are inhibited and their states can cause no change in the information stored in the internal latches. When the read enable output, G_R , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates


are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (45 nanoseconds maximum) and the read time (35 nanoseconds maximum). The register file has a non-destructive readout in that data is not lost when addressed.


All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

Power dissipation is typically 500 mW total or 5 mW per gate. The 54170 is characterized for operation over the full military temperature range of -55°C to 125°C ; the 74170 is characterized for operation from 0°C to 70°C .

LOGIC DIAGRAM



PIN CONFIGURATION



RECOMMENDED OPERATING CONDITIONS

	54170			74170			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Low-level output current, I_{OL}			16			16	mA
Width of write-enable or read-enable pulse, t_w	25			25			ns
Setup times, high- or low-level data (See Note 1)	data input with respect to write enable, $t_{setup}(D)$	10		10			ns
	write select with respect to write enable, $t_{setup}(W)$	15		15			ns
	read select with respect to read enable, $t_{setup}(R)$	5		5			ns
Hold times, high- or low-level data (See Note 2)	data input with respect to write enable, $t_{hold}(D)$	0		0			ns
	write select with respect to write enable, $t_{hold}(W)$	5		5			ns
	read select with respect to read enable, $t_{hold}(R)$	5		5			ns
Latch time for new data, t_{latch} (See Note 3)	25			25			ns
Operating free-air temperature range, T_A	-55	25	125	0	25	70	°C

NOTES:

1. Setup time is the interval immediately preceding the negative-going edge of the enable pulse during which interval the data or address to be recognized must be maintained at the input to ensure its recognition.
2. Hold time is the interval immediately following the positive-going edge of the enable pulse during which interval the data or address to be recognized must be maintained at the input to ensure its continued recognition.
3. Latch time is the time required for the internal output of the latch to assume the state of new data. See Figure 1. This is important only when attempting to read from a location immediately after that location has received new data.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
V _I	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5	V
I _{OH}	High-level output current	V _{CC} = MIN, V _O = 5.5 V			30	μA
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 16 mA			0.4	V
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
I _{CC}	Supply current	V _{CC} = MAX, 54170 see Note 6 74170		125 ‡ 125 ‡	140 160	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡Typical power dissipation shown is an average for 50% duty cycle at V_{CC} = 5 V, T_A = 25°C.

NOTE 6:

Maximum I_{CC} is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

SWITCHING CHARACTERISTICS, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output, from read enable to any Q	C _L = 15 pF, R _L = 400 Ω		10	15	ns
t _{PHLq}	Propagation delay time, high-to-low-level output, from read enable to any Q	C _L = 15 pF, R _L = 400 Ω		20	30	ns

LOGIC


WRITE INPUTS			WORD			
W _B	W _A	G _W	0	1	2	3
L	L	L	Q = D	Q _n	Q _n	Q _n
L	H	L	Q _n	Q = D	Q _n	Q _n
H	L	L	Q _n	Q _n	Q = D	Q _n
H	H	L	Q _n	Q _n	Q _n	Q = D
X	X	H	Q _n	Q _n	Q _n	Q _n

READ INPUTS			OUTPUTS			
R _B	R _A	G _R	1Q	2Q	3Q	4Q
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H


NOTES:

- A. H = high level, L = low level, X = irrelevant
- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- C. Q_n = No change.
- D. W0B1 = The first bit of word 0, etc.

SWITCHING CHARACTERISTICS



VOLTAGE WAVEFORMS



NOTES:

- A. High-level inputs are illustrated; however, low-level setup and hold times are the same.
- B. Waveforms are supplied by generators with the following characteristics: PRR ≤ 1MHz, Z_{OUT} ≈ 50Ω, duty cycle ≈ 50%.
t_r ≤ 10ns, t_f = 10ns.
- C. This applies only when reading from a location immediately after that location has received new data.

S54175-B,F,W • N74175-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monolithic, positive-edge-triggered flip-flops utilize TTL circuits to implement the D-type flip-flop logic. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.


These circuits are fully compatible for use with most TTL or DTL circuits. A full fan-out to 10 low logic-level loads and 20 high-logic-level loads is available from each of the outputs. This simplifies system design by allowing unused inputs to be tied to driven inputs. Maximum clock frequency is typically 25 megahertz, with a typical power dissipation of 38 milliwatts per flip-flop.

TRUTH TABLE


INPUT	OUTPUT
t_n	$t_n + 1$
D	Q
H	H
L	L

t_n = Bit time before clock pulse transition.
 $t_n + 1$ = Bit time after clock pulse transition.

PIN CONFIGURATION



LOGIC DIAGRAM



DIGITAL 54/74 TTL SERIES ■ S54175, N74175

RECOMMENDED OPERATING CONDITIONS

	54175			74175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.6	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High Logic Level			20			20
	Low Logic Level			10			10
Input clock frequency, f_{clock}	0		25	0		25	MHz
Width of clock or clear pulse, t_{Wp} (See Figure 1)	20			20			ns
Data setup time, t_{setup} (See Figure 1)	20			20			ns
Hold time t_{hold} (See Figure 1)	0			0			ns
Operating free-air temperature, T_A	-55	25	125	0	25	70	°C
Clear release setup, $t_{release}$ (See Figure 1)	25			25			ns

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS†	54175			74175			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MAX}$, $I_I = -12 \text{ mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -800 \mu\text{A}$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 16 \text{ mA}$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			1			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$			40			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
I_{OS} Short-circuit output current §	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$ Note 1		30	45		30	45	mA


§ Not more than one output should be started at a time.

NOTE 1: With all outputs open and 4.5V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5V, is applied to clock.

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{\max}	Maximum input clock frequency	25	35		MHz
t_{PHL}	Propagation delay time, high-to-low-level output Q from clear	$C_L = 15\text{ pF}$	23	35	ns
t_{PLH}	Propagation delay time low-to-high-level output Q from clear (54175, 74175)		16	25	ns
t_{PHL}	Propagation delay time, high-to-low-level output from clock		21	30	ns
t_{PLH}	Propagation delay time, low-to-high-level output from clock		20	30	ns

SWITCHING TIMES




S54180-A,F,W • N74180-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The 54/74180 8-Bit Odd/Even Parity Generator/Checker is a TTL monolithic array featuring gating logic arranged to generate or check odd or even parity.

LOGIC DIAGRAM



PIN CONFIGURATIONS



TRUTH TABLE

Σ OF 1's AT 0 THRU 7	INPUTS		OUTPUTS	
	EVEN	ODD	Σ EVEN	Σ ODD
EVEN	1	0	1	0
ODD	1	0	0	1
EVEN	0	1	0	1
ODD	0	1	1	0
X	1	1	0	0
X	0	0	1	1

X = Irrelevant

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC}	S54180	4.5	5	5.5	V
	N74180	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: Logical 0				10	V
	Logical 1			20	V

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V,$ $V_{in(0)} = 0.8V, I_{load} = -800 \mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, V_{in(1)} = 2V,$ $V_{in(0)} = 0.8V, I_{sink} = 16mA$			0.4	V
$I_{in(1)}$	Logical 1 level input current at each data input	$V_{CC} = \text{MAX}, V_{in} = 2.4V$			40	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5V$			1	mA
$I_{in(0)}$	Logical 0 level input current at each data input	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-1.6	mA
		$V_{CC} = \text{MAX}, V_{in} = 2.4V$			80	μA
$I_{in(1)}$	Logical 1 level input current at even or odd input	$V_{CC} = \text{MAX}, V_{in} = 2.4V$			1	mA
		$V_{CC} = \text{MAX}, V_{in} = 5.5V$				
$I_{in(0)}$	Logical 0 level input current at even or odd input	$V_{CC} = \text{MAX}, V_{in} = 0.4V$			-3.2	mA
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX}$		-20	-55	mA
			S54180 N74180	-18	-55	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$		34	49	mA
			S54180 N74180	34	56	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd1}	Data	Σ Even	$C_L = 15pF,$	$R_L = 400 \Omega$		40	60	ns
t_{pd0}	Data	Σ Even	$C_L = 15pF,$	$R_L = 400 \Omega$		25	38	ns
t_{pd1}	Data	Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		32	48	ns
t_{pd0}	Data	Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		45	68	ns
t_{pd1}	Data	Σ Even	$C_L = 15pF,$	$R_L = 400 \Omega$		32	48	ns
t_{pd0}	Data	Σ Even	$C_L = 15pF,$	$R_L = 400 \Omega$		45	68	ns
t_{pd1}	Data	Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		40	60	ns
t_{pd0}	Data	Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		25	38	ns
t_{pd1}	Even or Odd	Σ Even or Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		13	20	ns
t_{pd0}	Even or Odd	Σ Even or Σ Odd	$C_L = 15pF,$	$R_L = 400 \Omega$		7	10	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions of the applicable device type.

** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The 54181 and 74181 are high-speed arithmetic logic units (ALU)/function generators which have a complexity of 75 equivalent gates on a monolithic chip. This circuit performs 16 binary arithmetic operations on two 4-bit words as shown in the function table. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in the 54181/74181 for fast, simultaneous carry generation with a group carry propagate (P) and carry generate (G) for the 4 bits in the package. When used in conjunction with the 54182 or 74182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. For example, the typical addition time for the 54181/74181 is 24 nanoseconds for 4 bits. When expanding to 16-bit addition with the 54182/74182, only 13 nanoseconds, further delay is added so that the total addition time is 35 nanoseconds, or 2.2 nanoseconds per bit. One 54182/74182 is needed for every 16 bits (four 54181/74181 circuits).


If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry. The typical delay for the ripple carry is 12 nanoseconds for four bits, addition of two 8-bit words is accomplished typically in 36 nanoseconds when employing the ripple carry.

The 54181/74181 will accommodate active-high or active-low data if the pin-designations are reinterpreted as follows:

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in the function table and include exclusive-OR, NAND, AND, NOR and OR functions.

The 54181/74181 is designed with a Darlington output configuration (54H/74H type) to reduce the high-logic-level output impedance and thereby improve the turn-off propagation delay time. All outputs are rated at a normalized fan-out of ten at the low logic level and increased to a fan-out of 20 at the high logic level. The increased high-logic-level fan-out allows the system designer more freedom in tying unused inputs to driven inputs.

PIN CONFIGURATION



PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-high data	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	A ₃	B ₃	F ₀	F ₁	F ₂	F ₃	C _n	C _{n+4}	X	Y
Active-low data	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	A ₃	B ₃	F ₀	F ₁	F ₂	F ₃	C _n	C _{n+4}	P	G

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A-B-1$ which requires an end-around or forced carry to provide $A-B$.

The 54181 is characterized for operation over the full military temperature range of -55°C to 125°C ; the 74181 is characterized for operation from 0°C to 70°C .

The 54181/74181 can also be utilized as a comparator. The $A=B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high-level state to indicate equality ($A=B$). The 54181/74181 should be in the subtract mode when performing this comparison. The $A=B$ output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the control lines at LHLH.

TRUTH TABLE FOR COMPARATOR APPLICATION


	Input C _n	Output C _{n+4}	Indicates
Active-high Data	H	H	A < B
	L	H	A < B
	L	L	A > B
Active-low Data	L	L	A < B
	H	L	A < B
	H	H	A > B

FUNCTION TABLES

SELECTION S ₃ S ₂ S ₁ S ₀	ACTIVE-HIGH DATA			
	M=H LOGIC FUNCTIONS	M=L: ARITHMETIC OPERATIONS		C _n =1 C _n -0=L
		C _n =0 C _n -1=H	C _n =1 C _n -0=L	
L L L L	F = A	F = A	F = A PLUS 1	
L L L L	F = A + B	F = A + B	F = (A + B) PLUS 1	
L L H L	F = AB	F = A · B	F = (A · B) PLUS 1	
L L H H	F = 0	F = MINUS 1 (2 ^{1/2} COMPL)	F = ZERO	
L H L L	F = A + AB	F = A PLUS AB	F = A PLUS AB PLUS 1	
L H L H	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1	
L H H L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B	
L H H H	F = AB	F = AB MINUS 1	F = AB	
H L L L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1	
H L L H	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1	
H L H L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1	
H L H H	F = AB	F = AB MINUS 1	F = AB	
H H L L	F = 1	F = A PLUS A	F = A PLUS A PLUS 1	
H H L H	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1	
H H H L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1	
H H H H	F = A	F = A MINUS 1	F = A	

SELECTION S ₃ S ₂ S ₁ S ₀	ACTIVE-LOW DATA			
	M=H LOGIC FUNCTIONS	M=L: ARITHMETIC OPERATIONS		C _n =1 C _n =1=H
		C _n =0 C _n -0=L	C _n =1 C _n =1=H	
L L L L	F = A	F = A MINUS 1	F = A	
L L L H	F = AB	F = AB MINUS 1	F = AB	
L L H L	F = A + B	F = A + B	F = AB	
L L H H	F = 1	F = MINUS 1 (2 ^{1/2} COMPL)	F = ZERO	
L H L L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	
L H L H	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	
L H H L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B	
L H H H	F = A + B	F = A + B	F = (A + B) PLUS 1	
H L L L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	
H L L H	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1	
H L H L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	
H L H H	F = A + B	F = A + B	F = (A + B) PLUS 1	
H H L L	F = 0	F = A PLUS A	F = A PLUS A PLUS 1	
H H L H	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1	
H H H L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1	
H H H H	F = A	F = A	F = A PLUS 1	

LOGIC DIAGRAM



RECOMMENDED OPERATING CHARACTERISTICS

	S54181			N74181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V _{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:							
High logic level			20			20	
Low logic level			10			10	
Operating Free-Air Temperature Range, T _A	-55	25	125	0	25	70	°C

DIGITAL 54/74 TTL SERIES ■ S54181, N74181

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V _{IH} High-level input voltage		2			V
V _{IL} Low-level input voltage				0.8	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OH} = -800μA	2.4			V
V _{OL} Low-level output voltage any output except A=B	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OL} = 16mA			0.4	V
I _{OH} High-level output current A=B only	V _{CC} = MIN V _{IH} = 2V V _{IL} = 0.80, V _{OH} = 5.5V			250	μA
I _{IH} High-level input current (mode input)				40	μA
I _{IH} High-level input current (any A or B input)				120	μA
I _{IH} High-level input current (any S input)	V _{CC} = MAX, V _I = 2.4V			160	μA
I _{IH} High-level input current (carry input)				200	μA
I _{IH} High-level input current (any input)	V _{CC} = MAX, V _I = 6.5V			1	mA
I _{IL} Low-level input current (mode input)				-1.6	mA
I _{IL} Low-level input current (any A or B input)				-4.8	mA
I _{IL} Low-level input current (any S input)	V _{CC} = MAX, V _I = 0.4V			-6.4	mA
I _{IL} Low-level input current (carry input)				-8	mA
I _{OS} Short-circuit output current §	V _{CC} = MAX	S54181 N74181	-20 -18	-55 -57	mA
I _{CC} Supply current	V _{CC} = MAX	S54181 N74181		88 127	mA
I _{CC} Supply current	V _{CC} = MAX	S54181 N74181		94 135	mA
I _{CC} Supply current	V _{CC} = MAX	S54181 N74181		94 150	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10 (C_L = 15pF, R_L = 400Ω)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} t _{PHL}	C _n	C _{n+4}			12 13	18 19	ns
t _{PLH} t _{PHL}	C _n	Any F	M = 0V (SUM or DIFF mode)		13 12	19 18	ns
t _{PLH} t _{PHL}	Any A or B	G	M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)		13 13	19 19	ns
t _{PLH} t _{PHL}	Any A or B	G	M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)		17 17	25 25	ns
t _{PLH} t _{PHL}	Any A or B	P	M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)		13 17	19 25	ns
t _{PLH} t _{PHL}	Any A or B	P	M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)		17 17	25 25	ns
t _{PLH} t _{PHL}	Any A or B	Any F	M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)		28 21	42 32	ns
t _{PLH} t _{PHL}	Any A or B	Any F	M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)		32 23	48 34	ns
t _{PLH} t _{PHL}	Any A or B	Any F	M = 4.5V (logic mode)		32 23	48 34	ns
t _{PLH} t _{PHL}	Any A or B	A = B	M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)		35 32	50 48	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.

† t_{PLH} = propagation delay time, low-to-high-level output t_{PHL} = propagation delay time, high-to-low-level output






§ Not more than one output should be shorted at a time

TYPICAL APPLICATION DATA

Typical addition times for various configurations are given in the table below. Subtraction times are in the same range as summation times.

TYPICAL ADDITION TIMES

NO. OF BITS	TOTAL ADDITION TIME (ns)	ADD TIME PER BIT (ns)	PACKAGE COUNT	
			S54181/ N74181	S54182/ N74182
4	24	6.0	1	
8	36	4.5	2	
12	48	4.0	3	
12	36	3.0	3	1
16	60	3.8	4	
16	36	2.2	4	1
32	120	3.8	8	
32	96	3.0	8	1
32	72	2.2	8	2
32	60	1.9	8	3
48	165	3.4	12	
48	148	3.1	12	1
48	132	2.7	12	2
48	108	2.2	12	3
48	60	1.25	12	4
64	220	3.5	16	
64	192	3.0	16	2
64	172	2.7	16	3
64	144	2.2	16	4
64	60	0.94	16	5



S54182-B,F,W • N74182-B,F


DIGITAL 54/74 TTL SERIES

DESCRIPTION


The S54182, N74182 is a high-speed, look-ahead carry generator capable of anticipating a carry across four binary adders or group of adders. It is cascadable to perform full look-ahead across n-bit adders, with only 13 nanoseconds delay for each level of look-ahead. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table above.

The S54182 or N74182, when used in conjunction with the S54181 or N74181 arithmetic logic unit (ALU), provides full high-speed carry look-ahead capability for up to n-bit words. Each S54182/N74182 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. Applications data for the S54181/N74181 illustrates cascading of S54182/N74182 circuits to perform multi-level look-ahead.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	S54182			N74182			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.6	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: High logic level			20			20	
Low logic level			10			10	
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	$^{\circ}$ C

DIGITAL 54/74 TTL SERIES ■ S54182, N74182

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			0.8	V	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8V,$	$V_{IH} = 2V,$ $I_{OH} = -800\mu A$		V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8V,$	$V_{IH} = 2V,$ $I_{OL} = 16mA$	0.4	V	
I_{IH}	High-level input current (C_n input)			80	μA	
I_{IH}	High-level input current (P3 input)			120	μA	
I_{IH}	High-level input current (P2 input)			160	μA	
I_{IH}	High-level input current (P0, P1, or G3 input)	$V_{CC} = \text{MAX},$	$V_I = 2.4V$	200	μA	
I_{IH}	High-level input current (G0 or G2 input)			360	μA	
I_{IH}	High-level input current (G1 input)			400	μA	
I_{IH}	High-level input current (any input)	$V_{CC} = \text{MAX},$	$V_I = 5.5V$	1	mA	
I_{IL}	Low-level input current (C_n input)			-3.2	mA	
I_{IL}	Low-level input current (P3 input)			-4.8	mA	
I_{IL}	Low-level input current (P2 input)			-6.4	mA	
I_{IL}	Low-level input current (P0, P1, or G3 input)	$V_{CC} = \text{MAX},$	$V_I = 0.4V$	-8	mA	
I_{IL}	Low-level input current (G0 or G2 input)			-14.4	mA	
I_{IL}	Low-level input current (G1 input)			-16	mA	
I_{OS}	Short-circuit output current †	$V_{CC} = \text{MAX}$		-40	mA	
I_{CCH}	Supply current, all outputs high	$V_{CC} = \text{MAX}$	S54182 N74182	27 27	mA	
I_{CCL}	Supply current, all outputs low	$V_{CC} = \text{MAX}$	S54182 N74182	45 45	65 72	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output		11	17	ns
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF,$ $R_L = 400\Omega$	15	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C.$

† Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

DECADE COUNTER (typical clear, load, and count sequences)

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES:

- A. Clear overrides load, data, and count inputs.
- B. When counting up, count-down input must be high; when counting down, count-up input must be high.

DIGITAL 54/74 TTL SERIES ■ S54192, N74192

RECOMMENDED OPERATING CONDITIONS

	S54192			N74192			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10			10	
Input Count Frequency, f_{count}	0		25*	0		25*	MHz
Width of Any Input Pulse, t_w	20*			20*			ns
Data Setup Time, t_{setup} (See Note 2)	20*			20*			ns
Data Hold Time, t_{hold} (See Note 3)	0			0			ns
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	°C

NOTES:

1. Voltage values are with respect to network ground terminal.
2. Setup time is the interval immediately preceding the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
3. Hold time is the interval immediately following the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

*These conditions are recommended for use at $V_{CC} = 5V$, $T_A = 25^\circ C$.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS ^a	MIN	TYP**	MAX	UNIT
S54192					
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OH} = -400\mu A$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OL} = 16mA$		0.4	V
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.4V$ $V_{CC} = \text{MAX}$, $V_I = 5.5V$		40	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4V$		-1.6	mA
I_{OS}	Short-circuit output current [†]	$V_{CC} = \text{MAX}$	-20	-65	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$	65	89	mA
N74192					
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OH} = -400\mu A$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OL} = 16mA$		0.4	V
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.4V$ $V_{CC} = \text{MAX}$, $V_I = 5.5V$		40	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4V$		-1.6	mA
I_{OS}	Short-circuit output current [†]	$V_{CC} = \text{MAX}$	-18	-65	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$	65	102	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$ (See Note)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}	Maximum input count frequency			25	32		MHz
t_{setup}	Minimum input setup time				14	20	ns
t_{PLH}	Propagation delay time, low-to-high-level carry output from count-up input				17	26	ns
t_{PHL}	Propagation delay time, high-to-low-level carry output from count-up input				16	24	ns
t_{PLH}	Propagation delay time, low-to-high-level borrow output from count-down input	$C_L = 15pF$,	$R_L = 400\Omega$		16	24	ns
t_{PHL}	Propagation delay time, high-to-low-level borrow output from count-down input				18	24	ns
t_{PLH}	Propagation delay time, low-to-high-level Q output from either count input				25	38	ns
t_{PHL}	Propagation delay time, high-to-low-level Q output from either count input				31	47	ns
$t_{PLH\ LOAD}$					27		
$t_{PLH\ LOAD}$					29	40	
$t_{PHL\ CLEAR}$					22	25	


NOTE: Above Switching Table Applies to (S54192 & N74192)

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

CASCADING



Circuitry is provided internally for cascading these counters. The mode of cascading shown is ripple borrow/carry. No external components are required.

S54193-B,F,W • N74193-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S54193 and N74193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, the outputs may be preset to any state by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. An input buffer has been placed on the clear, count, and load inputs to lower the drive requirements to one normalized Series 54/74 load. This is important when the output of the driving circuitry is somewhat limited.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.


Power dissipation is typically 325 milliwatts for either the decade or binary version. Maximum input count frequency is typically 32 megahertz and is guaranteed to be 25MHz minimum. All inputs are

buffered and represent only one normalized Series 54/74 load. Input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

PIN CONFIGURATIONS




LOGIC DIAGRAM



BINARY COUNTER (typical clear, load, and count sequences)

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES:

- A. Clear overrides load, data, and count inputs.
- B. When counting up, count-down input must be high; when counting down, count-up input must be high.

RECOMMENDED OPERATING CONDITIONS

	S54193			N74193			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	6.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10			10	
Input Count Frequency, f_{count}	0		25*	0		25*	MHz
Width of Any Input Pulse, t_W	20*			20*			ns
Date Setup Time, t_{setup} (See Note 1)	20*			20*			ns
Date Hold Time, t_{hold} (See Note 2)	0			0			ns
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	°C

DIGITAL 54/74 TTL SERIES ■ S54193, N74193

NOTES:

1. Setup time is the interval immediately preceding the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
2. Hold time is the interval immediately following the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

* These conditions are recommended for use at $V_{CC} = 5V$, $T_A = 25^\circ C$.

ELECTRICAL CHARACTERISTICS (lower recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
S54193					
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OH} = -400\mu A$	2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OL} = 16mA$			0.4	V
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_i = 2.4V$			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_i = 5.5V$			1	mA
I_{IS} Short-circuit output current†	$V_{CC} = \text{MAX}$, $V_i = 0.4V$			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}$	-20		-65	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		65	89	mA
N74193					
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OH} = -400\mu A$	2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OL} = 16mA$			0.4	V
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_i = 2.4V$			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_i = 5.5V$			1	mA
I_{IS} Short-circuit output current†	$V_{CC} = \text{MAX}$, $V_i = 0.4V$			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}$	-18		-65	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		65	102	mA

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$ (See Note)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}	Maximum input count frequency			25	32		MHz
t_{setup}	Minimum input setup time				14	20	ns
t_{PLH}	Propagation delay time, low-to-high-level carry output from count-up input				17	26	ns
t_{PHL}	Propagation delay time, high-to-low-level carry output from count-up input				16	24	ns
t_{PLH}	Propagation delay time, low-to-high-level borrow output from count-down input	$C_L = 15pF$,	$R_L = 400\Omega$		16	24	ns
t_{PHL}	Propagation delay time, high-to-low-level borrow output from count-down input				16	24	ns
t_{PLH}	Propagation delay time, low-to-high-level Q output from either count input				25	38	ns
t_{PHL}	Propagation delay time, high-to-low-level Q output from either count input				31	47	ns
t_{PLH} LOAD					27	40	
t_{PLH} CLEAR					29	40	
t_{PHL} CLEAR					22	25	

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

CASCADING



Circuitry is provided internally for cascading these counters. The mode of cascading shown is ripple borrow/carry. No external components are required.

S54194—B,F,W • N74194—B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

	MODE CONTROL	
	S1	S0
Parallel (Broadside) Load	H	H
Shift Right (In the direction Q_A toward Q_D)	L	H
Shift Left (In the direction Q_D toward Q_A)	H	L
Inhibit Clock (Hold)	L	L


In the parallel-load mode, data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Clocking of the flip-flops is inhibited when both mode-control inputs are low. The mode controls should be changed only while the clock input is high.

These 4-bit shift registers are compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamp-


ing diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 36 megahertz and power dissipation is typically 195mW.

The S54194 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74194 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	S54194			N74194			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:							
High logic level			20			20	
Low logic level			10			10	
Input Clock Frequency, f_{clock}	0		25	0		25	MHz
Width of Clock or Clear Pulse, t_w	20			20			ns
Setup Time, t_{setup} :	30			30			ns
Mode control							ns
Serial and parallel data	20			20			ns
Clear inactive-state	25			25			ns
Hold Time at any Input, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage			2			V
V_{IL}	Low-level input voltage					0.8	V
I_I	Input clamp voltage	$V_{CC} = \text{MIN.}$	$I_I = -12\text{mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN.}$	$V_{IH} = 2\text{V.}$	2.4			V
		$V_{IL} = 0.8\text{V.}$	$I_{OH} = -800\mu\text{A}$				
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN.}$	$V_{IH} = 2\text{V.}$			0.4	V
		$V_{IL} = 0.8\text{V.}$	$I_{OL} = 16\text{mA}$				
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX.}$	$V_I = 5.5\text{V}$			1	mA
I_{IH}	High-level input current	$V_{CC} = \text{MAX.}$	$V_I = 2.4\text{V}$			40	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX.}$	$V_I = 0.4\text{V}$			-1.6	mA
I_{OS}	Short-circuit output current †	$V_{CC} = \text{MAX.}$					mA
			S54194	-20		-57	
			N74194	-18		-57	
I_{CC}	Supply current	$V_{CC} = \text{MAX.}$	See Note 2		39	63	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{max}	Maximum input clock frequency			25	36		MHz
t_{PHL}	Propagation delay time, high-to-low-level output from clear	$C_L = 15\text{pF.}$	$R_L = 400\Omega$		19	30	ns
t_{PLH}	Propagation delay time, low-to-high-level output from clock			7	14	22	ns
t_{PHL}	Propagation delay time, high-to-low-level output from clock			7	17	26	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.

DESCRIPTION

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear.

The registers have two modes of operation:

Parallel (Broadside) Load


Shift (In direction Q_A toward Q_D)

Parallel loading is accomplished by applying the 4 bits of data and taking the shift/load control input low. The data are loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode are entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the truth table.

These shift registers are fully compatible with most other TTL and DTL families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, including the clock input. Maximum input clock frequency is typically 39 megahertz and power dissipation is typically 195 milliwatts. The S54195 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74195 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATIONS




TRUTH TABLE

Inputs at t_n		Outputs at t_{n+1}				
J	K	Q_A	Q_B	Q_C	Q_D	\bar{Q}_D
L	H	Q_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
L	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Cn}
H	H	H	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	L	\bar{Q}_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}

H = High Level, L = Low Level

- NOTES
- A. t_n = bit time before clock pulse
 - B. t_{n+1} = bit time after clock pulse
 - C. Q_{An} = state of Q_A at t_n

LOGIC DIAGRAM



DESCRIPTION

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

All Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C . Series 74 devices are characterized for operation from 0°C to 70°C .

The bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87 equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (Broadside) Load

Shift Right (In the direction Q_A toward Q_H)

Shift Left (In the direction Q_H toward Q_A)

Inhibit Clock (Do nothing)


Synchronous parallel loading is accomplished by applying the 8 bits of data and taking both mode control inputs, S_0 and S_1 , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S_0 is high and S_1 is low. Serial data for this mode is entered at the shift-right data input. When S_0 is low and S_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.


Average power dissipation per gate is typically 4.15 mW.

LOGIC DIAGRAM



PIN CONFIGURATIONS

N,F,Q PACKAGE



TRUTH TABLE

OPERATION OF MODE CONTROL		
INPUTS		MODE
S_1	S_0	
L	L	INHIBIT CLOCK
H	L	SHIFT LEFT
L	H	SHIFT RIGHT
H	H	PARALLEL LOAD

RECOMMENDED OPERATING CONDITIONS

	S54198			N74198			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:	High logic level			20			20
	Low logic level			10			10
Input Count Frequency, f_{count}	0		25	0		25	MHz
Width of Clock or Clear Pulse, t_w	20			20			ns
Mode-Control Setup Time, t_{setup}	30			30			ns
Data Setup Time, t_{setup}	20			20			ns
Hold Time at any Input, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54198			N74198			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = MAX, I_I = -12mA$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OH} = -800\mu A$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OL} = 16mA$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5V$			1			1	mA
I_{IH} High-level input current	$V_{CC} = MAX, V_I = 2.4V$			40			40	μA
I_{IL} Low-level input current	$V_{CC} = MAX, V_I = 0.4V$			-1.6			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = MAX$	-20		-57	-18		-57	mA
I_{CC} Supply current	$V_{CC} = MAX, \text{Table Below}$		72	104		72	116	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum input count frequency		25	35		MHz
t_{PHL} Propagation delay time, high-to-low-level output from clear	$C_L = 15pF, R_L = 400\Omega$		23	35	ns
t_{PHL} Propagation delay time, high-to-low-level output from clock		8	20	30	ns
t_{PLH} Propagation delay time, low-to-high-level output from clock		8	17	26	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.

TEST CONDITIONS FOR I_{CC} (all outputs are open)

TYPE	APPLY 4.5V	FIRST GROUND, THEN APPLY 4.5V	GROUND
S54198, N74198	Serial input, S_0, S_1	Clock	Clear, Inputs A thru H

DESCRIPTION

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

These synchronous 8-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

- Parallel (Broadside) Load
- Shift (In the direction Q_A toward Q_H)
- Inhibit Clock (Do nothing)


Parallel loading is accomplished by applying the 8 bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J-K inputs. See the J-K inputs truth table for states required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.


These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

LOGIC DIAGRAM



PIN CONFIGURATIONS

N,F,Q PACKAGES



Pin assignments for these circuits are the same for packages.

TRUTH TABLE

INPUTS at t_n		OUTPUT t_{n+1}
J	K	Q_A
L	H	Q_{An}
L	L	L
H	H	H
H	L	\bar{Q}_{An}

NOTES:

- A. t_n = bit time before clock pulse
- B. t_{n+1} = bit time after clock pulse

H - high level, L = low level

RECOMMENDED OPERATING CONDITIONS

	S54199			N74199			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out From each output, N: High logic level			20			20	
Low logic level			10			10	
Input Count Frequency, f_{count}	0		25	0		25	MHz
Width of Clock or Clear Pulse, t_w	20			20			ns
Mode-Control Setup Time, t_{setup}	30			30			ns
Data Setup Time, t_{setup}	20			20			ns
Hold Time at any Input, t_{hold}	0			0			ns
Operating Free-Air Temperature, T_A	-55	25	125	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	S54199			N74199			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MAX}, I_I = -12\text{mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OH} = -800\mu\text{A}$	2.4			2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 16\text{mA}$			0.4			0.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4\text{V}$			40			40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$			-1.6			-1.6	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
I_{CC} Supply current	$V_{CC} = \text{MAX},$ Table Below		72	104		72	116	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum input count frequency		25	35		MHz
t_{PHL} Propagation delay time, high-to-low-level output from clear			23	35	ns
t_{PHL} Propagation delay time, high-to-low-level output from clock	$C_L = 15\text{pF}, R_L = 400\Omega$	8	20	30	ns
t_{PLH} Propagation delay time, low-to-high-level output from clock		8	17	26	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time.


TEST CONDITIONS FOR I_{CC} (all outputs are open)

TYPE	APPLY 4.5V	FIRST GROUND, THEN APPLY 4.5V	GROUND
S54199, N74199	J, \bar{R} , Inputs A thru H	Clock	Clock Inhibit, Clear, Shift/Load


54/74 And 54/74H Typical A.C. Loads And Waveforms

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS



LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR TRI-STATE OUTPUTS




NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3064.

TYPICAL AC WAVEFORMS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, TRI-STATE OUTPUTS




NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns, PRR ≤ 1 MHz, and $Z_{out} \approx 50 \Omega$.


S54H00-A,F,W • N74H00-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H00 Circuits	4.5	5	5.5	V
N74H00 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H00 Circuits	-55	25	125	$^{\circ}$ C
N74H00 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN},$	2		V
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN},$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN},$ $I_{\text{load}} = -500\mu\text{A}$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$ $I_{\text{sink}} = 20\text{mA}$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{in} = 0.4\text{V}$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX},$ $V_{in} = 5.5\text{V}$		50 1	μA mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX},$	-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$ $V_{in} = 4.5\text{V}$	26	40	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$ $V_{in} = 0$	10	16.8	mA

DIGITAL 54/74 TTL SERIES ■ S54H00, N74H00**SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		6.2	10	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		5.9	10	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.


S54H01-A,F,W • N74H01-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC} : S54H01 Circuits N74H01 Circuits	MIN	NOM	MAX	UNIT
	4.5 4.75	5 5	5.5 5.25	V V
Normalized Fan-Out from each Output, N Operating Free-Air Temperature Range, T_A : S54H01 Circuits N74H01 Circuits	-55	25	125	$^{\circ}C$
	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 (on) level at output $V_{CC} = \text{MIN}$,	2			V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 (off) level at output $V_{CC} = \text{MIN}$,			0.8	V
$I_{out(1)}$	Output reverse current $V_{CC} = \text{MIN}$, $V_{out(1)} = 5.5V$, $V_{in} = 0.8V$,			250	μA
$V_{out(0)}$	Logical 0 output voltage (on level) $V_{CC} = \text{MIN}$, $I_{sink} = 20mA$, $V_{in} = 2V$,			0.4	V
$I_{in(0)}$	Logical 0 level input current (each input) $V_{CC} = \text{MAX}$, $V_{in} = 0.4V$			-2	mA
$I_{in(1)}$	Logical 1 level input current (each input) $V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$ $V_{in} = 5.5V$			50 1	μA mA
$I_{CC(0)}$	Logical 0 level supply current $V_{CC} = \text{MAX}$, $V_{in} = 4.5V$		26	40	mA
$I_{CC(1)}$	Logical 1 level supply current $V_{CC} = \text{MAX}$, $V_{in} = 0$		6.8	10.0	mA

DIGITAL 64/74 TTL SERIES ■ S64H01, N74H01**SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$**

PARAMETER		TEST CONDITIONS†		MIN	TYP**	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		7.5	12.0	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		10.0	15.0	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Load resistor R_L is connected from V_{CC} to the output, and load capacitor C_L is connected from the output to ground.


S54H04-A,F,W • N74H04-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each Inverter)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H04 Circuits	4.5	5	5.5	V
N74H04 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H04 Circuits	-55	25	125	°C
N74H04 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at input terminal to ensure logical 0 level at output $V_{CC} = \text{MIN.}$	2			V
$V_{in(0)}$	Logical 0 input voltage required at input terminal to ensure logical 1 level at output $V_{CC} = \text{MIN.}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN.}$ $I_{load} = -500\mu\text{A}$ $V_{in} = 0.8\text{V.}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN.}$ $I_{sink} = 20\text{mA}$ $V_{in} = 2\text{V.}$			0.4	V
$I_{in(0)}$	Logical 0 level input current $V_{CC} = \text{MAX.}$ $V_{in} = 0.4\text{V}$			-2	mA
$I_{in(1)}$	Logical 1 level input current $V_{CC} = \text{MAX.}$ $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX.}$ $V_{in} = 5.5\text{V}$			50 1	μA mA
I_{OS}	Short circuit output current † $V_{CC} = \text{MAX.}$	-40		-100	mA
$I_{CC(0)}$	Logical 0 level supply current $V_{CC} = \text{MAX.}$ $V_{in} = 4.5\text{V.}$		40.0	58.0	mA
$I_{CC(1)}$	Logical 1 level supply current $V_{CC} = \text{MAX.}$ $V_{in} = 0.$		16.0	26.0	mA

DIGITAL 54/74 TTL SERIES ■ S54H04, N74H04SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		6.5	10	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		9.0	13.0	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time.


S54H05-A,F,W • N74H05-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each inverter)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H05 Circuits	4.5	5	5.5	V
N74H05 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H05 Circuits	-55	25	125	$^{\circ}C$
N74H05 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at input terminal to ensure logical 0 (on) level at output	$V_{CC} = \text{MIN}$,	2		V
$V_{in(0)}$	Logical 0 input voltage required at input terminal to ensure logical 1 (off) level at output	$V_{CC} = \text{MIN}$,		0.8	V
$I_{out(1)}$	Output reverse current	$V_{CC} = \text{MIN}$, $V_{out(1)} = 5.5V$		250	μA
$V_{out(0)}$	Logical 0 output voltage (on level)	$V_{CC} = \text{MIN}$, $I_{sink} = 20mA$		0.4	V
$I_{in(0)}$	Logical 0 level input current	$V_{CC} = \text{MAX}$, $V_{in} = 0.4V$		-2	mA
$I_{in(1)}$	Logical 1 level input current	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4V$ $V_{in} = 5.5V$		50 1	μA mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 4.5V$	40.0	58.0	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 0$	16.0	26.0	mA

DIGITAL 54/74 TTL SERIES ■ S54H05, N74H05**SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		10	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		13	18	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Load resistor R_L is connected from V_{CC} to the output, and load capacitor C_L is connected from the output to ground.


S54H08-A,F,W • N74H08-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :				
S54H08 Circuits	4.5	5	5.5	V
N74H08 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A :				°C
S54H08 Circuits	-55	25	125	
N74H08 Circuits	0	25	70	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN.}$	$V_{out(1)} \geq .4V$	2	V	
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN.}$	$V_{out(0)} \leq 2.4V$	0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN.}$ $I_{load} = 500\mu A$	$V_{in} = 2.0V$	2.4	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN.}$ $I_{sink} = 20mA$	$V_{in} = 0.8V$	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX.}$	$V_{in} = 0.4V$	-2	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX.}$ $V_{CC} = \text{MAX.}$	$V_{in} = 2.4V$ $V_{in} = 5.5V$	50 1	μA mA	
I_{OS}	Short-circuit output current †	$V_{CC} = \text{MAX.}$		-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 4.5V$	40	64	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$	24	40	mA

DIGITAL 54/74 TTL SERIES ■ S54H08, N74H08**ELECTRICAL CHARACTERISTICS (Cont'd)**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{CI}	Input negative clamp voltage	$V_{CC} = 5V$ $T_A = 25^\circ C$	$I_{in} = -12.0mA$			-1.5	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$


PARAMETER		TEST CONDITIONS		MIN	TYP**	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$, $R_L = 280\Omega$			8.8	12	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$, $R_L = 280\Omega$			7.6	12	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values at: $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S64H10 Circuits	4.5	5	5.5	V
N74H10 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H10 Circuits	-55	25	125	$^{\circ}C$
N74H10 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN},$	2		V
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN},$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN},$ $I_{load} = -600\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$ $I_{sink} = 20mA$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{in} = 0.4V$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX}$	$V_{in} = 2.4V$ $V_{in} = 5.5V$	50 1	μA mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$	-40	-100	mA

DIGITAL 54/74 TTL SERIES ■ S54H10, N74H10

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 4.5\text{V}$		19.5	30	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		7.5	12.6	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25\text{pF}$,	$R_L = 280\Omega$		6.3	10	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25\text{pF}$,	$R_L = 280\Omega$		6.9	10	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.


S54H11-A,F,W • N74H11-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC} : S54H11 Circuits N74H11 Circuits	MIN	NOM	MAX	UNIT
	4.5	5	5.5	V
Normalized Fan-Out from each Output, N Operating Free-Air Temperature Range, T_A :	4.75	5	5.25	V
	-55	25	125	°C
S54H11 Circuits	0	25	70	°C
N74H11 Circuits				

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN.}$	2		V	
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN.}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN.}$ $I_{load} = -500\mu\text{A}$	$V_{in(1)} = 2\text{V.}$	2.4	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN.}$ $I_{sink} = 20\text{mA}$	$V_{in(0)} = 0.8\text{V.}$	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX.}$	$V_{in} = 0.4\text{V}$	-2	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX.}$ $V_{CC} = \text{MAX.}$	$V_{in} = 2.4\text{V}$ $V_{in} = 5.5\text{V}$	50 1	μA mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX.}$	$V_{in} = 4.5\text{V}$	-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$	30	48	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 4.5\text{V}$	18	30	mA

DIGITAL 54/74 TTL SERIES ■ S54H11, N74H11**SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		8.8	12	ns
t_{pd1}	Propagation delay time	$C_L = 25pF$,	$R_L = 280\Omega$		7.8	12	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.


S54H20-A,F,W • N74H20-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H20 Circuits	4.5	5	5.5	V
N74H20 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H20 Circuits	-55	25	125	°C
N74H20 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN}$	2		V	
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -500\mu\text{A}$	$V_{in} = 0.8\text{V}$	2.4	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 20\text{mA}$	$V_{in} = 2\text{V}$	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$	$V_{in} = 0.4\text{V}$	-2	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$	$V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$	50 1	μA mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX}$		-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$	$V_{in} = 4.5\text{V}$	13	20	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$	$V_{in} = 0$	5	8.4	mA

DIGITAL 54/74 TTL SERIES ■ S54H20, N74H20SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		7	10	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		6	10	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.


S54H21-A,F,W • N74H21-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC} : S54H21 Circuits N74H21 Circuits	MIN	NOM	MAX	UNIT
	4.5	5	5.5	V
Normalized Fan-Out from each Output, N Operating Free-Air Temperature Range, T_A : S54H21 Circuits N74H21 Circuits	4.75	5	5.25	V
	-55	25	125	°C
	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 1 level at output	$V_{CC} = \text{MIN},$	2		V
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 0 level at output	$V_{CC} = \text{MIN},$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN},$ $I_{load} = -500\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$ $I_{sink} = 20\text{mA}$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{in} = 0.4\text{V}$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V}$ $V_{in} = 5.5\text{V}$		50 1 mA
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX},$ $V_{in} = 4.5\text{V}$	-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$ $V_{in} = 0$		20 32	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$ $V_{in} = 4.5\text{V}$		12 20	mA

DIGITAL 54/74 TTL SERIES ■ S54H21, N74H21SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP**	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		8.8	12	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		7.6	12	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.


S54H22—A,F,W • N74H22—A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
	Supply Voltage V_{CC} : S54H22 Circuits N74H22 Circuits	4.5 4.75	5 5	5.5 5.25
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range: S54H22 Circuits N74H22 Circuits	-55 0	25 25	125 70	°C °C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 (on) level at output	$V_{CC} = \text{MIN},$	2		V
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 (off) level at output	$V_{CC} = \text{MIN},$		0.8	V
$I_{out(1)}$	Output reverse current	$V_{CC} = \text{MIN},$ $V_{out(1)} = 5.5V$	$V_{in} = 0.8V,$	250	μA
$V_{out(0)}$	Logical 0 output voltage (on level)	$V_{CC} = \text{MIN},$ $I_{sink} = 20mA$	$V_{in} = 2V,$	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4V$	-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$	$V_{in} = 2.4V,$ $V_{in} = 5.5V$	50 1	μA mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 4.5V$	13 20	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 0$	3.4 5.0	mA

DIGITAL 54/74 TTL SERIES ■ S54H22, N74H22**SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$**

PARAMETER		TEST CONDITIONS†		MIN	TYP**	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		7.5	12.0	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		10.0	15.0	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and duration of short circuit test should not exceed 1 second.


S54H30--A, F, W • N74H30A, F, W

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H30 Circuits	4.5	5	5.5	V
N74H30 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H30 Circuits	-55	25	125	°C
N74H30 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN.}$	2		V	
$V_{in(0)}$	Logical 0 input voltage required of any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN.}$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN.}$ $I_{load} = -500\mu\text{A}$	$V_{in} = 0.8\text{V.}$	2.4	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN.}$ $I_{sink} = 20\text{mA}$	$V_{in} = 2\text{V.}$	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX.}$	$V_{in} = 0.4\text{V}$	-2	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX.}$ $V_{CC} = \text{MAX.}$	$V_{in} = 2.4\text{V}$ $V_{in} = 5.5\text{V}$	50 1	μA mA	
I_{OS}	Short circuit output current†	$V_{CC} = \text{MAX.}$		-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 4.5\text{V}$	6.5	10	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX.}$	$V_{in} = 0$	2.5	4.2	mA

DIGITAL 54/74 TTL SERIES ■ S54H30, N74H30

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP**	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		8.9	12	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		6.8	10	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values at: $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Duration of short circuit test should not exceed 1 second.


S54H40-A,F,W • N74H40-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H40 Circuits	4.5	5	5.5	V
N74H40 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			30	
Operating Free-Air Temperature Range, T_A : S54H40 Circuits	-55	25	125	°C
N74H40 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	$V_{CC} = \text{MIN},$	2		V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	$V_{CC} = \text{MIN},$		0.8	V	
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN},$ $I_{load} = -1.5\text{mA}$	$V_{in} = 0.8\text{V},$	2.4	V	
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$ $I_{sink} = 60\text{mA}$	$V_{in} = 2\text{V},$	0.4	V	
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$	-4	mA	
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V},$ $V_{in} = 5.5\text{V}$	100 1	μA mA	
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX}$		-40	-126	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 4.5\text{V}$	25	40	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 0$	10.4	16	mA

DIGITAL 54/74 TTL SERIES ■ S54H40, N74H40

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 30$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 93\Omega$		6.5	12	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 93\Omega$		8.5	12	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

S54H50--A,F,W • S54H51--A,F,W • N74H50--A,F • N74H51--A,F

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each gate)



NOTES:

1. Component values are nominal.
2. Both expander inputs are used simultaneously for expanding.
3. If expander is not used leave X and X pins open.
4. Expander inputs X and X are functional on the S54H50 and N74H50 circuits only. Make no external connection to X and X pins of the S54H51 and N74H51.
5. A total of four S54H60/N74H60 expander gates or one S54H62/N74H62 expander gate may be connected to the expander inputs.

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H50, S54H51 Circuits	4.5	5	5.5	V
N74H50, N74H51 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H50, S54H51 Circuits	-55	25	125	°C
N74H50, N74H51 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at both input terminals of either AND section to ensure logical 0 at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -500\mu\text{A}$	$V_{in} = 0.8\text{V}$,	2.4	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{slnk} = 20\text{mA}$	$V_{in} = 2\text{V}$,	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$	-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$	50 1	μA mA

DIGITAL 54/74 TTL SERIES ■ S54H50, S54H51, N74H50, N74H51
ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX}$	-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}, V_{in} = 4.5V$	15.2	24	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}, V_{in} = 0$	8.2	12.8	mA

ELECTRICAL CHARACTERISTICS (S54H50 circuits only) using expander inputs, $V_{CC} = 4.5V, T_A = -55^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current	$V_{\bar{X}} = 1.4V$		-5.85	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA, I_1 = 700\mu A, R_1 = 0$		1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -500\mu A, I_2 = -320\mu A, I_1 = 320\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA, I_1 = 470\mu A, R_1 = 68\Omega$		0.4	V

ELECTRICAL CHARACTERISTICS (N74H50 circuits only) using expander inputs, $V_{CC} = 4.5V, T_A = 0^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current	$V_{\bar{X}} = 1.4V$		-6.3	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA, I_1 = 1.1mA, R_1 = 0$		1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -500\mu A, I_2 = -570\mu A, I_1 = 570\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA, I_1 = 600\mu A, R_1 = 63\Omega$		0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5V, T_A = 25^\circ C, N = 10$, expander pins are open

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF, R_L = 280\Omega$	6.2	11	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF, R_L = 280\Omega$	6.8	11	ns

SWITCHING CHARACTERISTICS, (S54H50/N74H50 circuits only), $V_{CC} = 5V, T_A = 25^\circ C, N = 10, C_X = 15 pF$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF, R_L = 280\Omega$	7.4		ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF, R_L = 280\Omega$	11		ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander pins are open.


** Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.


S54H52-A,F,W • N74H52-A,F

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H52 Circuits	4.5	5	5.5	V
N74H52 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H52 Circuits	-55	25	125	$^{\circ}$ C
N74H52 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of one AND section to ensure logical 1 at output	$V_{CC} = \text{MIN}$		2	V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 0 at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -500\mu\text{A}$	$V_{in} = 2\text{V}$,	2.4	V

DIGITAL 54/74 TTL SERIES ■ S54H52, N74H52

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN},$ $I_{sink} = 20\text{mA}$	$V_{in} = 0.8\text{V},$			0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$			-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V},$ $V_{in} = 5.5\text{V}$			50 1	μA mA
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX},$	$V_{in} = 4.5\text{V}$	-40		-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 0$		15.2	24	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX},$	$V_{in} = 4.5\text{V}$		20	31	mA

ELECTRICAL CHARACTERISTICS (S54H52 circuits only) using expander input, $V_{CC} = 4.5\text{V}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{inX}	Expander-node input current	$V_x = 1\text{V},$ $T_A = -55^\circ\text{C}$	$I_{load} = -500\mu\text{A},$	-2.7		-4.5	mA
$V_{out(1)}$	Logical 1 output voltage	$V_x = 1\text{V},$ $T_A = -55^\circ\text{C}$	$I_{load} = -500\mu\text{A},$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{inX} = -300\mu\text{A},$ $T_A = 125^\circ\text{C}$	$I_{sink} = 20\text{mA},$			0.4	V

ELECTRICAL CHARACTERISTICS (N74H52 circuits only) using expander input, $V_{CC} = 4.75\text{V}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{inX}	Expander-node input current	$V_x = 1\text{V},$	$I_{load} = -500\mu\text{A},$ $T_A = 0^\circ\text{C}$	-2.9		-5.35	mA
$V_{out(1)}$	Logical 1 output voltage	$V_x = 1\text{V},$	$I_{load} = -500\mu\text{A},$ $T_A = 0^\circ\text{C}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{inX} = -300\mu\text{A},$	$I_{sink} = 20\text{mA},$ $T_A = 70^\circ\text{C}$			0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10,$ expander pin is open

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25\text{pF},$	$R_L = 280\Omega$		9.2	15	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25\text{pF},$	$R_L = 280\Omega$		10.6	15	ns

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10, C_X = 16\text{pF}$


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25\text{pF},$	$R_L = 280\Omega$		9.8		ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25\text{pF},$	$R_L = 280\Omega$		14.8		ns

* For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions for the applicable device type. Expander pin is open.


** Duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}.$

SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



NOTES:

- Component values shown are nominal.
- Both expander inputs are used simultaneously for expanding.
- If expander is not used leave X and \bar{X} pins open.
- Expander inputs X and \bar{X} are functional on the S54H53 and

N74H53 circuits only. Make no external connection to X and \bar{X} pins of the S54H54 and N74H54.

- A total of four S54H60/N74H60 expander gates or one S54H62/N74H62 expander gate may be connected to the expander inputs.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H53, S54H54 Circuits N74H53, N74H54 Circuits	4.5	5	5.5	V
	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H53, S54H54 Circuits N74H53, N74H54 Circuits	-55	25	125	$^{\circ}C$
	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of one AND section to ensure logical 0 at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$ $I_{load} = -500\mu A$	$V_{in} = 0.8V$	2.4	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$ $I_{sink} = 20mA$	$V_{in} = 2V$	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$	$V_{in} = 0.4V$	-2	mA

DIGITAL 54/74 TTL SERIES ■ S54H54, N74H53, S54H54, N74H54

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 2.4V$				50	μA
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$	$V_{in} = 5.5V$	-40		1 -100	mA mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 4.5V$		9.4	14	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$,	$V_{in} = 0$		7.1	11	mA

ELECTRICAL CHARACTERISTICS (S54H53 circuits only) using expander inputs, $V_{CC} = 4.5V$, $T_A = -55^\circ C$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current	$V_{\bar{X}} = 1.4V$					-5.85	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA$,	$I_1 = 700\mu A$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -500\mu A$, $I_2 = -320\mu A$	$I_1 = 320\mu A$,		2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA$	$I_1 = 470\mu A$,	$R_1 = 68\Omega$			0.4	V

ELECTRICAL CHARACTERISTICS (N74H53 circuits only) using expander inputs, $V_{CC} = 4.75V$, $T_A = 0^\circ C$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current	$V_{\bar{X}} = 1.4V$					-6.3	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA$,	$I_1 = 1.1mA$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -600\mu A$, $I_2 = -670\mu A$	$I_1 = 670\mu A$,		2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA$,	$I_1 = 600\mu A$,	$R_1 = 63\Omega$			0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$, expander pins are open

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		6.2	11	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		7	11	ns

SWITCHING CHARACTERISTICS, (S54H53/N74H53 circuits only) $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$, $C_X = 15 pF$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$		7.4		ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$		11.4		ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander pins are open.


** Duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

S54H55—A, F, W • N74H55—A, F

DIGITAL 54/74 TTL SERIES


SCHEMATIC DIAGRAM



NOTES:

1. Component values shown are nominal.
2. Both expander inputs are used simultaneously for expanding.
3. If expander is not used, leave X and X pins open.
4. A total of four S54H60/N74H60 expander gates or one S54H62/N74H62 expander gate may be connected to the expander inputs.

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H55 Circuits	4.5	5	5.5	V
N74H55 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10	
Operating Free-Air Temperature Range, T_A : S54H55 Circuits	-55	25	125	$^{\circ}C$
N74H55 Circuits	0	25	70	$^{\circ}C$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of either AND section to ensure logical 0 at output	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{load} = -500\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{sink} = 20mA$		0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{in} = 0.4V$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$	$V_{in} = 2.4V$, $V_{in} = 5.5V$	50 1	μA mA
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX}$	-40	-100	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 4.5V$	7.5	12	mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = \text{MAX}$, $V_{in} = 0$	4.5	6.4	mA

DIGITAL 54/74 TTL SERIES ■ S54H55, N74H55

ELECTRICAL CHARACTERISTICS (S54H55 circuits only) using expander inputs, $V_{CC} = 4.5V$, $T_A = -55^\circ C$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
I_{inX}	Expander-node input current	$V_{\bar{X}} = 1.4V$					-5.85	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA$,	$I_1 = 700\mu A$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -500\mu A$, $I_2 = -320\mu A$	$I_1 = 320\mu A$,		2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA$,	$I_1 = 470\mu A$,	$R_1 = 68\Omega$			0.4	V

ELECTRICAL CHARACTERISTICS (N74H55 circuits only) using expander inputs, $V_{CC} = 4.75V$, $T_A = 0^\circ C$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current	$V_{\bar{X}} = 1.4V$					-6.3	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q	$I_{sink} = 20mA$,	$I_1 = 1.1mA$,	$R_1 = 0$			1	V
$V_{out(1)}$	Logical 1 output voltage	$I_{load} = -500\mu A$, $I_2 = -570\mu A$	$I_1 = 570\mu A$,		2.4			V
$V_{out(0)}$	Logical 0 output voltage	$I_{sink} = 20mA$,	$I_1 = 600\mu A$,	$R_1 = 63\Omega$			0.4	V

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$, expander pins are open

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$			6.5	11	ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$			7	11	ns

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$, $C_X = 15pF$


PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{pd0}	Propagation delay time to logical 0 level	$C_L = 25pF$,	$R_L = 280\Omega$			7.7		ns
t_{pd1}	Propagation delay time to logical 1 level	$C_L = 25pF$,	$R_L = 280\Omega$			11.4		ns

- * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander pins are open.
- ** Duration of short circuit test should not exceed 1 second.
- † All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

S54H60—A, F, W

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each expander)



NOTES:

1. Connect to X input of S54H50, S54H53, or S54H55 circuit.
2. Connect to \bar{X} input of S54H50, S54H53, or S54H55 circuit.
3. Component values shown are nominal.

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.5V to 5.5V
Maximum number of expanders that may be fanned-in to one S54H50, S54H53, or S54H55 circuit	4

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = -55^\circ\text{C}$ to 125°C)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state	$V_{CC} = 4.5V$			V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure output is in the off state	$V_{CC} = 4.5V$		0.8	V	
V_{on}	On-state output voltage	$V_{CC} = 4.5V,$ $I_{on} = 5.85mA,$ $V_{CC} = 5.5V,$ $I_{on} = 7.85mA,$	$V_{in} = 2V,$ $T_A = -55^\circ\text{C}$ $V_{in} = 2V,$ $T_A = 125^\circ\text{C}$	$V_1 = 1V,$ $V_1 = 0.6V,$	0.4 0.4	V V
I_{off}	Off-state output current	$V_{CC} = 4.5V,$ $R = 575\Omega,$	$V_{in} = 0.8V,$ $T_A = -55^\circ\text{C}$	$V_1 = 4.5V,$	320	μA
I_{on}	On-state output current	$V_{CC} = 4.5V,$ $T_A = -55^\circ\text{C}$	$V_{in} = 2V,$	$V_1 = 1V,$	470	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = 5.5V$	$V_{in} = 0.4V$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.5V,$ $V_{CC} = 5.5V,$	$V_{in} = 2.4V,$ $V_{in} = 5.5V,$		60 1	μA mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.5V,$ $V_1 = 0.85V$	$V_{in} = 4.5V,$		1.9 3.5	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.5V,$ $V_1 = 0.85V$	$V_{in} = 0,$		3 4.5	mA

† All typical values are at $V_{CC} = 5V, T_A = 25^\circ\text{C}.$


DIGITAL 54/74 TTL SERIES ■ S54H60OUTPUT CAPACITANCE V_{CC} and GND terminals open, $T_A = 25^\circ\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_X	Effective capacitance of output transistor Q_1	$f = 1\text{ MHz}$		1.3		pF


N74H60-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each expander)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.75V to 5.25V
Maximum number of expanders that may be fanned-in to one N74H60, N74H53, or N74H55 circuit	4

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = 0^\circ\text{C}$ to 70°C)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state	$V_{CC} = 4.75\text{V}$		2	V	
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure output is in the off state	$V_{CC} = 4.75\text{V}$		0.8	V	
V_{OS}	On-state output voltage	$V_{CC} = 4.75\text{V}$, $I_{on} = 6.3\text{mA}$, $V_{in} = 2\text{V}$, $T_A = 0^\circ\text{C}$	$V_1 = 1\text{V}$,	0.4	V	
		$V_{CC} = 5.25\text{V}$, $I_{on} = 7.4\text{mA}$, $V_{in} = 2\text{V}$, $T_A = 70^\circ\text{C}$	$V_1 = 0.6\text{V}$,	0.4	V	
I_{off}	Off-state output current	$V_{CC} = 4.75\text{V}$, $R = 575\Omega$	$V_{in} = 0.8\text{V}$, $T_A = 0^\circ\text{C}$	$V_1 = 4.5\text{V}$,	570	μA
I_{on}	On-state output current	$V_{CC} = 4.75\text{V}$, $T_A = 0^\circ\text{C}$	$V_{in} = 2\text{V}$,	$V_1 = 1\text{V}$,	-600	μA
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = 5.25\text{V}$,	$V_{in} = 0.4\text{V}$		-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.25\text{V}$,	$V_{in} = 2.4\text{V}$		50	μA
		$V_{CC} = 5.25\text{V}$,	$V_{in} = 5.5\text{V}$		1	mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.25\text{V}$, $V_1 = 0.85\text{V}$	$V_{in} = 4.5\text{V}$,	1.9	3.5	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.25\text{V}$, $V_1 = 0.85\text{V}$	$V_{in} = 0$,	3	4.5	mA

DIGITAL 54/74 TTL SERIES ■ N74H60

OUTPUT CAPACITANCE V_{CC} and GND terminals open, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Cx	Effective capacitance of output transistor Q_1	f = 1 MHz		1.3		pF

f All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$


S54H61—A,F,W • N74H61—A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each expander)



PIN CONFIGURATIONS



NOTES:

- Component values shown are nominal.
- A total of six expander gates may be connected to the S54H52/N74H52 expander input.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :	S54H61 Circuits	4.5	5	5.5	V
	N74H61 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A :	S54H61 Circuits	-55	25	125	$^{\circ}$ C
	N74H61 Circuits	0	25	70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP†	MAX	UNIT
$V_{in(0)}$	Logical 0 input voltage required at any input terminal to ensure output is in the off state	$V_{CC} = \text{MIN}$				0.8	V
I_{off}	Off-state reverse current	$V_{CC} = \text{MIN},$ $V_{off} = 2.2\text{V},$	$V_{in(0)} = 0.8\text{V},$ $T_A = \text{MAX}$			50	μ A
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$			-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{MAX},$ $V_{CC} = \text{MAX},$	$V_{in} = 2.4\text{V},$ $V_{in} = 5.5\text{V}$			50 1	μ A mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = \text{MAX},$	$V_{in} = 4.5\text{V}$		11	16	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = \text{MAX},$	$V_{in} = 0$		5	7	mA

DIGITAL 54/74 TTL SERIES ■ S54H61, N74H61

ELECTRICAL CHARACTERISTICS S54H61 circuits only

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state	$V_{CC} = 4.5V$	2			V
V_{on}	On-state output voltage	$V_{CC} = 4.5V,$ $I_{on} = 4.5mA,$ $V_{in(1)} = 2V,$ $T_A = -55^{\circ}C$			1	V

ELECTRICAL CHARACTERISTICS N74H61 circuits only

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals to ensure output is in the on state	$V_{CC} = 4.75V$	2			V
V_{on}	On-state output voltage	$V_{CC} = 4.75V,$ $I_{on} = 5.35mA,$ $V_{in(1)} = 2V,$ $T_A = 0^{\circ}C$			1	V

OUTPUT CAPACITANCE, V_{CC} and GND terminals open, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_x	Effective capacitance of output transistor Q_1	$f = 1\text{ MHz}$		1.3		pF


* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

† All typical values are at $V_{CC} = 5V, T_A = 25^{\circ}C$

S54H62-A,F,W

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each gate)



NOTES:

1. Connect to X input of S54H50, S54H63, or S54H65 circuit
2. Connect to \bar{X} input of S64H50, S64H53, or S64H55 circuit
3. Component values shown are nominal.

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.5V to 5.5V
Maximum number of expanders that may be fanned-in to one S54H50, S54H53, or S54H55 circuit	1

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = -55^\circ\text{C}$ to 125°C)

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of one AND section to ensure output is in the on state	$V_{CC} = 4.5V$			2		V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure output is in the off state	$V_{CC} = 4.5V$				0.8	V
V_{on}	On-state output voltage	$V_{CC} = 4.5V$, $I_{on} = 5.85mA$	$V_{in} = 2V$, $T_A = -55^\circ\text{C}$	$V_1 = 1V$,		0.4	V
		$V_{CC} = 5.5V$, $I_{on} = 7.85mA$	$V_{in} = 2V$, $T_A = 125^\circ\text{C}$	$V_1 = 0.6V$,		0.4	V
I_{off}	Off-state output current	$V_{CC} = 4.5V$, $R = 575\Omega$	$V_{in} = 0.8V$, $T_A = -55^\circ\text{C}$	$V_1 = 4.5V$,		320	μA
I_{on}	On-state output current	$V_{CC} = 4.5V$, $T_A = -55^\circ\text{C}$	$V_{in} = 2V$,	$V_f = 1V$,	-470		μA

DIGITAL 54/74 TTL SERIES ■ S54H62

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = 5.5V,$	$V_{in} = 0.4V$			-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.5V,$	$V_{in} = 2.4V$			50	μA
		$V_{CC} = 5.5V,$	$V_{in} = 5.5V$			1	mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.5V,$	$V_{in} = 4.5V,$		3.8	7	mA
		$V_1 = 0.85V$					
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.5V,$	$V_{in} = 0,$		6	9	mA
		$V_1 = 0.85V$					

OUTPUT CAPACITANCE, V_{CC} and GND terminals open, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_x	Effective capacitance of output transistor Q_1	$f = 1$ MHz			1.3		pF

† All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.


Signetics 3-2-2-3-INPUT AND-OR EXPANDER (FOR USE WITH N74H50, N74H53, N74H55 CIRCUITS)

N74H62

N74H62-A,F

DIGITAL 54/74 TTL SERIES


SCHEMATIC (each gate)



NOTES:

1. Connect to X input of N74H50, N74H53, or N74H55 circuit.
2. Connect to \bar{X} input of N74H50, N74H53, or N74H55 circuit.
3. Component values shown are nominal.

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

Supply Voltage V_{CC}	4.75V to 5.25V
Maximum number of expanders that may be fanned-in to one N74H50, N74H53, or N74H55 circuit	1

ELECTRICAL CHARACTERISTICS (unless otherwise noted $T_A = 0^\circ\text{C}$ to 70°C)

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of one AND section to ensure output is in the on state	$V_{CC} = 4.75V$			2		V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure output is in the off state	$V_{CC} = 4.75V$				0.8	V
V_{on}	On-state output voltage	$V_{CC} = 4.75V$, $I_{on} = 6.3mA$	$V_{in} = 2V$, $T_A = 0^\circ\text{C}$	$V_1 = 1V$,		0.4	V
		$V_{CC} = 5.25V$, $I_{on} = 7.4mA$	$V_{in} = 2V$, $T_A = 70^\circ\text{C}$	$V_1 = 0.8V$,		0.4	V
I_{off}	Off-state output current	$V_{CC} = 4.75V$, $R = 575\Omega$	$V_{in} = 0.8V$, $T_A = 0^\circ\text{C}$	$V_1 = 4.5V$,		570	μA
I_{on}	On-state output current	$V_{CC} = 4.75V$, $T_A = 0^\circ\text{C}$	$V_{in} = 2V$,	$V_1 = 1V$,	-800		μA

DIGITAL 54/74 TTL SERIES ■ N74H62

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = 5.25V, V_{in} = 0.4V$			-2	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = 5.25V, V_{in} = 2.4V$ $V_{CC} = 5.25V, V_{in} = 5.5V$			50 1	μA mA
$I_{CC(on)}$	On-state supply current	$V_{CC} = 5.25V, V_{in} = 4.5V,$ $V_1 = 0.85V$		3.8	7	mA
$I_{CC(off)}$	Off-state supply current	$V_{CC} = 5.25V, V_{in} = 0,$ $V_1 = 0.85V$		6	9	mA

OUTPUT CAPACITANCE V_{CC} and GND terminals open, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_x	Effective capacitance of output transistor Q_1	$f = 1 \text{ MHz}$		1.3		pF

† All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

S54H71-A,F,W • N74H71-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These J-K flip-flops are based on the master-slave principle. The AND-OR gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND-OR gate inputs to master
3. Disable AND-OR gate inputs
4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.


TRUTH TABLE

t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. $J = (J1A \cdot J1B) + (J2A \cdot J2B)$
2. $K = (K1A \cdot K1B) + (K2A \cdot K2B)$
3. t_n = Bit time before clock pulse.
4. t_{n+1} = Bit time after clock pulse.

PIN CONFIGURATIONS



SCHEMATIC



DIGITAL 54/74 TTL SERIES ■ S54H71, N74H71

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H71 Circuits	4.5	5	5.6	V
N74H71 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H71 Circuits	-55	25	125	°C
N74H71 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	12			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	16			ns
Input Setup Time, t_{setup} (See Above)	$\geq t_{p(\text{clock})}$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -500\mu\text{A}$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 20\text{mA}$		0.4	V
$I_{in(0)}$	Logical 0 level input current at J1A, J1B, J2A, J2B, K1A, K1B, K2A, or K2B	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-2	mA
$I_{in(0)}$	Logical 0 level input current at preset	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-6	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-4	mA
$I_{in(1)}$	Logical 1 level input current at J1A, J1B, J2A, J2B, K1A, K1B, K2A, or K2B	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$		60	μA
$I_{in(1)}$	Logical 1 level input current at preset	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		1	mA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$		150	μA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		1	mA
I_{OS}	Short-circuit output current **	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$		100	μA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		1	mA
		$V_{CC} = \text{MAX}$, $V_{in} = 0$		-40	mA
			19	30	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency	25	30		MHz
t_{pd1}	Propagation delay time to logical 1 level from preset to output	$C_L = 25\text{ pF}$, $R_L = 280\Omega$	6	13	ns
t_{pd0}	Propagation delay time to logical 0 level from preset to output	$C_L = 25\text{ pF}$, $R_L = 280\Omega$	12	24	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 25\text{ pF}$, $R_L = 280\Omega$	6	14	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 25\text{ pF}$, $R_L = 280\Omega$	10	22	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

DESCRIPTION

These J-K flip-flops are based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state

TRUTH TABLE

LOGIC			
(Each Flip-Flop)			
t_n		t_{n+1}	
J	K	Q	\bar{Q}
0	0	Q_n	\bar{Q}_n
0	1	0	1
1	0	1	0
1	1	\bar{Q}_n	Q_n


NOTES:

1. $J = J_1 \cdot J_2 \cdot J_3$
2. $K = K_1 \cdot K_2 \cdot K_3$
3. t_n = bit time before clock pulse
4. t_{n+1} = bit time after clock pulse.


POSITIVE LOGIC

Low Input to preset sets Q to logical 1
 Low Input to clear sets Q to logical 0
 Preset and clear are independent of clock


SCHEMATIC DIAGRAM



PIN CONFIGURATIONS



CLOCK WAVEFORM



DIGITAL 54/74 TTL SERIES ■ S54H72, N74H72

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H72 Circuits	4.5	5	5.5	V
N74H72 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H72 Circuits	-65	25	125	°C
N74H72 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	12			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	16			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	16			ns
Input Setup Time, t_{setup} (See above)	$\geq t_{p(\text{clock})}$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS †	MIN	TYP	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -500\mu\text{A}$	2.4			V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 20\text{mA}$			0.4	V
$I_{in(0)}$ Logical 0 level input current at J1, J2, J3, K1, K2, K3, or clock	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-2	mA
$I_{in(0)}$ Logical 0 level input current at preset or clear	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-4	mA
$I_{in(1)}$ Logical 1 level input current at J1, J2, J3, K1, K2, or K3	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			50 1	μA mA
$I_{in(1)}$ Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			50 1	μA mA
$I_{in(1)}$ Logical 1 level input current at preset or clear	$V_{CC} = \text{MAX}$, $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$, $V_{in} = 5.5\text{V}$			100 1	μA mA
I_{OS} Short circuit output current**	$V_{CC} = \text{MAX}$, $V_{in} = 0$	-40		-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		16	25	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock} Maximum clock frequency	$C_L = 25\text{pF}$, $R_L = 280\Omega$	25	30		MHz
t_{pd1} Propagation delay time to logical 1 level from clear or preset to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$		6	13	ns
t_{pd0} Propagation delay time to logical 0 level from clear or preset to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$		12	24	ns
t_{pd1} Propagation delay time to logical 1 level from clock to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$		16	21	ns
t_{pd0} Propagation delay time to logical 0 level from clock to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$		22	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

S54H73-A, F, W • N74H73-A, F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These J-K flip-flops are based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

TRUTH TABLE

LOGIC

(Each Flip-Flop)		
t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. t_n = bit time before clock pulse
2. t_{n+1} = bit time after clock pulse


POSITIVE LOGIC

Low input to clear sets Q to logical 0
Clear is independent of clock


SCHEMATIC (each flip-flop)



PIN CONFIGURATIONS



CLOCK WAVEFORM



DIGITAL 54/74 TTL SERIES ■ S54H73, N74H73

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H73 Circuits	4.5	5	5.5	V
N74H73 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H73 Circuits	-55	25	125	°C
N74H73 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_p(\text{clock})$	12			ns
Width of Clear Pulse, $t_p(\text{clear})$	16			ns
Input Setup Time, t_{setup} (See above)	$\geq t_p(\text{clock})$			
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS**	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{MIN}$	2		V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{MIN}$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -500\mu\text{A}$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 20\text{mA}$		0.4	V
$I_{in(0)}$	Logical 0 level input current at J, K, or clock	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-2	mA
$I_{in(0)}$	Logical 0 level input current at clear	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-4	mA
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		50 1	μA mA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		50 1	μA mA
$I_{in(1)}$	Logical 1 level input current at clear	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		100 1	μA mA
I_{OS}	Short circuit output current**	$V_{CC} = \text{MAX}$, $V_{in} = 0$	-40	-100	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$	32	50	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency	$C_L = 25\text{pF}$, $R_L = 280\Omega$	25	30	MHz
t_{pd1}	Propagation delay time to logical 1 level from clear to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$	6	13	ns
t_{pd0}	Propagation delay time to logical 0 level from clear to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$	12	24	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$	16	21	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 25\text{pF}$, $R_L = 280\Omega$	22	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$

DESCRIPTION

These monolithic, high-speed, dual, edge-triggered flip-flops utilize TTL circuitry to perform D-type flip-flop logic. Each flip-flop has individual clear and preset inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. Input clamping diodes are provided to minimize transmission line effects and thereby simplify systems design. A full fan-out to 10 normalized Series 54H/74H loads is available from each of the outputs in the low-level condition. In the high-level state, a fan-out of 20 is available to facilitate tying unused inputs to used inputs. Maximum clock frequency is 35 megahertz, with a typical power dissipation of 75 milliwatts per flip-flop.

TRUTH TABLE

LOGIC


(Each Flip-Flop)		
t_n	t_{n+1}	
Input D	Output Q	Output \bar{Q}
L	L	H
H	H	L

H = High Level, L = Low Level

NOTES:

1. t_n = bit time before clock pulse
2. t_{n+1} = bit time after clock pulse


PIN CONFIGURATIONS



ASYNCHRONOUS INPUTS

Low input to preset sets Q to high level
 Low input to clear sets Q to low level
 Preset and clear are independent of clock

SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

DIGITAL 54/74 TTL SERIES ■ S54H74, N74H74

RECOMMENDED OPERATING CONDITIONS

	S54H74			N74H74			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N							
Low Logic Level			10			10	
High Logic Level			20			20	
Clock Frequency, f_{clock}	0		35†	0		35	MHz
Width of Clock Pulse, $t_w(\text{clock})$	15†			15†			ns
Width of Preset Pulse, $t_w(\text{preset})$	25†			25†			ns
Width of Clear Pulse, $t_w(\text{clear})$	25†			25†			ns
Input Setup Time, t_{setup} (See Note 3):							
High-level data	10†			10†			ns
Low-level data	15†			15†			ns
Input Hold Time, t_{hold} (See Note 4)	0			0			ns
Operating Free-Air Temperature Range, T_A	-55	25	125	0	25	70	°C

NOTES:

- Setup time is the interval immediately preceding the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
 - Hold time is the interval immediately following the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.
- † These conditions are recommended for use at $V_{CC} = 5V$, $T_A = 25^\circ C$.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage	2.4	3.5		V
V_{OL}	Low-level output voltage		0.22	0.4	V
I_{IH}	High-level input current into D			50	μA
I_{IH}	High-level input current into preset or clock			1	mA
I_{IH}	High-level input current into clear			100	μA
I_{IH}	High-level input current into clear			?	mA
I_{IL}	Low-level input current into preset or D			150	μA
I_{IL}	Low-level input current into clear or clock			?	mA
I_{OS}	Short circuit output current†			-4	mA
I_{CC}	Supply current	-40	30	-100	mA
			30	42	mA
			30	50	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	35	43		MHz
t_{PLH}	Propagation delay time, low-to-high-level output, from clear or preset inputs			20	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from clear or preset inputs			30	ns
t_{PLH}	Propagation delay time, low-to-high-level output from clock input	4	8.5	15	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from clock input	7	13	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

DESCRIPTION

These dual J-K flip-flops are based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

TRUTH TABLE


LOGIC

t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. t_n = bit time before clock pulse
2. t_{n+1} = bit time after clock pulse

PIN CONFIGURATIONS




CLOCK WAVEFORM



POSITIVE LOGIC

Low input to preset sets Q to logical 1
 Low input to clear sets Q to logical 0
 Clear and preset are independent of clock

SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

DIGITAL 54/74 TTL SERIES ■ S54H76 , N74H76
RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H76 Circuits	4.5	5	5.5	V
N74H76 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H76 Circuits	-55	25	125	°C
N74H76 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_p(\text{clock})$	12			ns
Width of Preset Pulse, $t_p(\text{preset})$	16			ns
Width of Clear Pulse, $t_p(\text{clear})$	$\geq t_p(\text{clock})$			
Input Setup Time, t_{setup} (See above)				
Input Hold Time, t_{hold}	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal $V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal $V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{MIN}$, $I_{\text{load}} = -500\mu\text{A}$	2.4			V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{MIN}$, $I_{\text{sink}} = 20\text{mA}$			0.4	V
$I_{in(0)}$	Logical 0 level input current at J, K, or clock $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-2	mA
$I_{in(0)}$	Logical 0 level input current at clear or preset $V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$			-4	mA
$I_{in(1)}$	Logical 1 level input current at J,K, or clock $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			50 1	μA mA
$I_{in(1)}$	Logical 1 level input current at clear or preset $V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$			100 1	μA mA
I_{OS}	Short circuit output current** $V_{CC} = \text{MAX}$, $V_{in} = 0$	-40		-100	mA
I_{CC}	Supply current $V_{CC} = \text{MAX}$, $V_{in} = 4.5\text{V}$		32	50	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum clock frequency $C_L = 25\text{pF}$, $R_L = 280\Omega$	25	30		MHz
t_{pd1}	Propagation delay time to logical 1 level from clear or preset to output $C_L = 25\text{pF}$, $R_L = 280\Omega$		6	13	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output $C_L = 25\text{pF}$, $R_L = 280\Omega$		12	24	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output $C_L = 25\text{pF}$, $R_L = 280\Omega$		16	21	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output $C_L = 25\text{pF}$, $R_L = 280\Omega$		22	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

† All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

** Not more than one output should be shorted at a time.

DESCRIPTION


These monolithic J-K flip-flops are negative-edge-triggered. The AND-OR gate inputs are inhibited while the clock input is low; when the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable-will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.

TRUTH TABLE


J	K	Q_n	Q_{n+1}
0	0	0	0
0	1	0	0
1	0	1	1
1	1	1	\overline{Q}_n

NOTES:
 1. $J = (J1A \oplus J1B) + (J2A \oplus J2B)$
 2. $K = (K1A \oplus K1B) + (K2A \oplus K2B)$
 3. t_n = Bit time before clock pulse
 4. t_{n+1} = Bit time after clock pulse


CLOCK WAVEFORM



LOGIC DIAGRAM



PIN CONFIGURATIONS



DIGITAL 54/74 TTL SERIES ■ S54H101, N74H101

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H101 Circuits	4.5	5	5.5	V
N74H101 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H101 Circuits	-55	25	125	°C
N74H101 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	10			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	16			ns
Input Setup Time, t_{setup} (See Above): Logical 1	10			ns
Logical 0	13			ns
Input Hold Time, t_{hold}	0			ns
Clock Pulse Transition Time, t_0			150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP†	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal		2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal				0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN.}$, $I_{\text{load}} = -500\mu\text{A}$	2.4	3.2		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN.}$, $I_{\text{sink}} = 20 \text{ mA}$		0.25	0.4	V
$I_{in(0)}$ Logical 0 level input current at J1A, J1B, J2A, J2B, K1A, K1B, K2A, K2B, or preset	$V_{CC} = \text{MAX.}$, $V_{in} = 0.4 \text{ V}$		-1	-2	mA
$I_{in(0)}$ Logical 0 level input current at clock	$V_{CC} = \text{MAX.}$, $V_{in} = 0.4 \text{ V}$		-3	-4.8	mA
$I_{in(1)}$ Logical 1 level input current at J or K	$V_{CC} = \text{MAX.}$, $V_{in} = 2.4 \text{ V}$			50	μA
	$V_{CC} = \text{MAX.}$, $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at preset	$V_{CC} = \text{MAX.}$, $V_{in} = 2.4 \text{ V}$			100	μA
	$V_{CC} = \text{MAX.}$, $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at clock	$V_{CC} = \text{MAX.}$, $V_{in} = 2.4 \text{ V}$	0		-1	mA
	$V_{CC} = \text{MAX.}$, $V_{in} = 5.5 \text{ V}$			1	mA
I_{OS} Short-circuit output current**	$V_{CC} = \text{MAX.}$, $V_{in} = 0$	-40		-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		20	38	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock} Maximum input clock frequency	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$	40	50		MHz
t_{pd1} Propagation delay time to logical 1 level from preset to output	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$		8	12	ns
t_{pd0} Propagation delay time to logical 0 level from preset to output (clock low)	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$		23	35	ns
t_{pd0} Propagation delay time to logical 0 level from preset to output (clock high)	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$		15	20	ns
t_{pd1} Propagation delay time to logical 1 level from clock to output	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$	5	10	15	ns
t_{pd0} Propagation delay time to logical 0 level from clock to output	$C_L = 25 \text{ pF}$, $R_L = 280 \Omega$	8	16	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

S54H102--A,F,W • N74H102--A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monolithic J-K flip-flops are negative edge-triggered. They feature gated J-K inputs and an asynchronous clear input. The AND gate inputs are inhibited while the clock input is low; when the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.

TRUTH TABLE


LOGIC

t_n		t_{n+1}	
J	K	Q	\bar{Q}
0	0	Q_n	\bar{Q}_n
0	1	0	1
1	0	1	0
1	1	\bar{Q}_n	Q_n


NOTES:

1. $J = J1 \oplus J2 \oplus J3$
2. $K = K1 \oplus K2 \oplus K3$
3. t_n = Bit time before clock pulse.
4. t_{n+1} = Bit time after clock pulse.
5. NC—No internal Connection.

CLOCK WAVEFORM




LOGIC DIAGRAM




PIN CONFIGURATIONS

W PACKAGE



A,F PACKAGE



DIGITAL 54/74 TTL SERIES ■ S54H102, N74H102

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H102 Circuits	4.5	5	5.5	V
N74H102 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H102 Circuits	-55	25	125	°C
N74H102 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	10			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	15			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	15			ns
Input Setup Time, t_{setup} (See Above): Logical 1	10			ns
Logical 0	13			ns
Input Hold Time, t_{hold}	0			ns
Clock Pulse Transition Time, t_Q			150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP†	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN.}$	3.2		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN.}$	0.25	0.4	V
$I_{in(0)}$	Logical 0 level input current at J1, J2, J3, K1, K2, K3, preset, or clear	$V_{CC} = \text{MAX.}$	-1	-2	mA
$I_{in(0)}$	Logical 0 level input current clock	$V_{CC} = \text{MAX.}$	-3	-4.8	mA
$I_{in(1)}$	Logical 1 level input current at J1, J2, J3, K1, K2, or K3	$V_{CC} = \text{MAX.}$		50	μA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX.}$	0	-1	mA
$I_{in(1)}$	Logical 1 level input current at preset or clear	$V_{CC} = \text{MAX.}$		1	mA
I_{OS}	Short-circuit output current**	$V_{CC} = \text{MAX.}$		100	μA
I_{CC}	Supply current	$V_{CC} = \text{MAX.}$	-40	-100	mA
			20	38	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum input clock frequency	40	50		MHz
t_{pd1}	Propagation delay time to logical 1 level from preset to output		8	12	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output (clock low)		23	35	ns
t_{pd0}	Propagation delay time to logical 0 level from clear or preset to output (clock high)		15	20	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output		5	15	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output		8	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$.

S54H103-A,F,W • N74H103-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, clock, and asynchronous clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable—will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.


TRUTH TABLE

J	t_n K	t_{n+1} Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. t_n = Bit time before clock pulse
2. t_{n+1} = Bit time after clock pulse

CLOCK WAVEFORM




LOGIC DIAGRAM (each flip-flop)




PIN CONFIGURATIONS

W PACKAGE



A,F PACKAGE



DIGITAL 54/74 TTL SERIES ■ S54H103, N74H103

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H103 Circuits	4.5	5	5.5	V
N74H103 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H103 Circuits	-55	25	125	°C
N74H103 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_p(\text{clock})$	10			ns
Width of Clear Pulse, $t_p(\text{clear})$	16			ns
Input Setup Time, t_{setup} : Logical 1	10			ns
Logical 0	13			ns
Input Hold Time, t_{hold}	0			ns
Clock Pulse Transition Time, t_0			150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP [†]	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal		2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal				0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{MIN}, I_{\text{load}} = -500\mu\text{A}$	2.4	3.2		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{MIN}, I_{\text{sink}} = 20\text{mA}$		0.25	0.4	V
$I_{in(0)}$ Logical 0 level input current at J, K, or clear	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$		-1	-2	mA
$I_{in(0)}$ Logical 0 level input current at clock	$V_{CC} = \text{MAX}, V_{in} = 0.4\text{V}$		-3	-4.8	mA
$I_{in(1)}$ Logical 1 level input current at J or K	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			50	μA
	$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at clock	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$	0		-1	mA
	$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at clear	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$			100	μA
	$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$			1	mA
I_{OS} Short-circuit output current **	$V_{CC} = \text{MAX}, V_{in} = 0$	-40		-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$		40	76	mA

SWITCHING CHARACTERISTICS. $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock} Maximum input clock frequency	$C_L = 25\text{pF}, R_L = 280\Omega$	40	50		MHz
t_{pd1} Propagation delay time to logical 1 level from clear to output	$C_L = 25\text{pF}, R_L = 280\Omega$		8	12	ns
t_{pd0} Propagation delay time to logical 0 level from clear to output (clock low)	$C_L = 25\text{pF}, R_L = 280\Omega$		23	35	ns
t_{pd0} Propagation delay time to logical 0 level from clear to output (clock high)	$C_L = 25\text{pF}, R_L = 280\Omega$		15	20	ns
t_{pd1} Propagation delay time to logical 1 level from clock to output	$C_L = 25\text{pF}, R_L = 280\Omega$	5	10	15	ns
t_{pd0} Propagation delay time to logical 0 level from clock to output	$C_L = 25\text{pF}, R_L = 280\Omega$	8	16	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed one second.

† All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

S54H106—B,F,W • N54H106—B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These dual monolithic J-K flip-flops are negative edge-triggered. They feature individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative edge of the clock pulse.


TRUTH TABLE

t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


NOTES:

1. t_n = Bit time before clock pulse.
2. t_{n+1} = Bit time after clock pulse.


PIN CONFIGURATION




CLOCK WAVEFORM



BLOCK DIAGRAM (each flip-flop)



SCHEMATIC DIAGRAM (each flip-flop)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H106 Circuits	4.5	5	5.5	V
N74H106 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H106 Circuits	-55	25	125	$^{\circ}C$
N74H106 Circuits	0	25	70	$^{\circ}C$
Normalized Fan-Out From Each Output, N			10	
Width of Clock Pulse, $t_{p(\text{clock})}$	10			ns
Width of Preset Pulse, $t_{p(\text{preset})}$	16			ns
Width of Clear Pulse, $t_{p(\text{clear})}$	16			ns
Input Setup Time, t_{setup} (See Above): Logical 1	10			ns
Logical 0	13			ns
Input Hold Time, t_{hold}	0			ns
Clock Pulse Transition Time, t_{Q}			150	ns

DIGITAL 54/74 TLL SERIES ■ S54H106, N74H106

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT		
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	2			V		
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal			0.8	V		
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}, I_{load} = 500 \mu\text{A}$	2.4	3.2	V		
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}, I_{sink} = 20 \text{ mA}$		0.25	V		
$I_{in(0)}$	Logical 0 level input current at J, K, preset, or clear	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$		-1	-2	mA	
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$		-3	-4.8	mA	
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			50	μA	
$I_{in(1)}$	Logical 1 level input current at present or clear	$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA	
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			100	μA	
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA	
I_{OS}	Short-circuit output current‡	$V_{CC} = \text{MAX}, V_{in} = 0$	0		-1	mA	
I_{CC}	Supply current	$V_{CC} = \text{MAX}$			40	76	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

§All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f_{clock}	Maximum input clock frequency	$C_L = 25 \text{ pF}, R_L = 280 \Omega$	40	50	MHz	
t_{pd1}	Propagation delay time to logical 1 level from preset or clear to output	$C_L = 25 \text{ pF}, R_L = 280 \Omega$		8	12	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock low)	$C_L = 25 \text{ pF}, R_L = 280 \Omega$		23	35	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock high)	$C_L = 25 \text{ pF}, R_L = 280 \Omega$		15	20	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 25 \text{ pF}, R_L = 280 \Omega$	5	10	15	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 25 \text{ pF}, R_L = 280 \Omega$	8	16	20	ns

DESCRIPTION

These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, and asynchronous preset inputs to each flip-flop as well as common clock and asynchronous clear inputs. When the clock goes high, the inputs are enabled and data is accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable performs according to the truth table as long as minimum set-up times are observed. Data input is transferred to the outputs on the negative edges of the clock pulse.

TRUTH TABLE


LOGIC

t_n		t_{n+1}
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

NOTES:

- t_n = bit time before clock pulse
- t_{n+1} = bit time after clock pulse

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} : S54H108 Circuits	4.5	5	5.5	V
N74H108 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T_A : S54H108 Circuits	-55	25	125	$^{\circ}$ C
N74H108 Circuits	0	25	70	$^{\circ}$ C
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, $t_p(\text{clock})$	10			ns
Width of Preset Pulse, $t_p(\text{preset})$	15			ns
Width of Clear Pulse, $t_p(\text{clear})$	16			ns
Input Setup Time, t_{setup} : Logical 1	10			ns
Logical 0	13			ns
Input Hold Time, t_{hold}	0			ns
Clock Pulse Transition Time, t_Q			150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP ^T	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal		2		V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{load}} = -500\mu\text{A}$	2.4	3.2	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$, $I_{\text{sink}} = 20\text{mA}$		0.25	V
$I_{in(0)}$	Logical 0 level input current at J, K, or preset	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-1	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-6	mA
$I_{in(0)}$	Logical 0 level input current at clear	$V_{CC} = \text{MAX}$, $V_{in} = 0.4\text{V}$		-2	mA
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$		50	μA
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		1	mA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 2.4\text{V}$	0	-1	mA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$, $V_{in} = 5.5\text{V}$		1	mA

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{in(1)}$	Logical 1 level input current at preset	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				100	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
$I_{in(1)}$	Logical 1 level input current at clear	$V_{CC} = \text{MAX}, V_{in} = 2.4\text{V}$				200	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5\text{V}$				1	mA
I_{OS}	Short-circuit output current **	$V_{CC} = \text{MAX}, V_{in} = 0$		-40		-100	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$			40	76	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f_{clock}	Maximum input clock frequency	$C_L = 25\text{pF}, R_L = 280\Omega$		40	50		MHz
t_{pd1}	Propagation delay time to logical 1 level from preset or clear to output	$C_L = 25\text{pF}, R_L = 280\Omega$			8	12	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock low)	$C_L = 25\text{pF}, R_L = 280\Omega$			23	35	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock high)	$C_L = 25\text{pF}, R_L = 280\Omega$			15	20	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 25\text{pF}, R_L = 280\Omega$		6	10	15	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 25\text{pF}, R_L = 280\Omega$		8	16	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

DIGITAL 54/74 TTL SERIES

DESCRIPTION

Series 54S/74S Schottky TTL circuits are implemented with full Schottky-barrier-diode clamping to achieve ultra-high speeds previously obtainable only with emitter-coupled logic, yet they retain the desirable features of, and are completely compatible with, most of the popular saturated logic circuits. Schottky TTL circuits currently offer the best speed-power product of any high-speed logic family.

Schottky-barrier-diode clamping prevents transistors from achieving classic saturation and thereby effectively eliminates excess charge storage and subsequent recovery times. These recovery times contribute significantly to overall propagation delays experienced with saturated digital-logic circuits.

Series 54S/74S circuits are completely compatible with the Series 54/74, Series 54H/74H, and Series 54L/74L TTL logic families. Ease of use and compatibility with other TTL families result in flexibility of choice within the four speed-power ranges offered (Series 54/74, 54H/74H, 54L/74L, 54S/74S) to achieve highly efficient system grading to specific performance requirements.

Definitive specifications are provided for operating characteristics over the full military temperature range of -55°C to 125°C for Series 54S circuits and over the temperature range of 0°C to 70°C for Series 74S circuits.

FEATURES

VERY-HIGH-SPEED, LOW-POWER OPERATION

- 3-ns typical gate propagation delay time
- 19-mW-per-gate power dissipation at 50% duty cycle—speed-power product = 57pJ
- 125-MHz typical J-K flip-flop maximum input clock frequency (d-c coupled)

EASE OF SYSTEM DESIGN

- fully compatible with Series 54/74, 54H/74H, and 54L/74L TTL (including MSI/LSI), and most DTL
- Schottky-diode-clamped inputs simplify system design
- terminated, controlled-impedance lines not normally required
- low output impedance: provides low AC noise susceptibility drives highly capacitive loads

IMPROVED CIRCUIT PERFORMANCE

- switching times virtually insensitive to power supply and/or temperature variations
- power dissipation remains relatively low at operating frequencies up to 100 MHz
- high-fan-out: 20 54S/74S loads at the high logic level 10 54S/74S loads at the low logic level
- high DC noise margin—typically 1 volt

RECOMMENDED OPERATING CONDITIONS

	SERIES 54S CIRCUITS			SERIES 74S CIRCUITS			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Operating Free-Air Temperature, T_A	-55		125	0		70	$^{\circ}\text{C}$

ABSOLUTE MAXIMUM RATINGS (over operating free-air temperature range unless otherwise noted)

Supply Voltage V_{CC}	7V
Input Voltage	5.5V
Interrmitter Voltage	5.5V
Output Voltage	7V
Operating Free-Air Temperature Range:	
Series 54S Circuits	-55°C to 125°C
Series 74S Circuits	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

NOTES:

1. Voltage values, except interrmitter voltage, are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor.
3. This is the maximum voltage which should be applied to any open-collector output when it is in the off state.

UNUSED INPUTS OF POSITIVE-AND/NAND GATES

For optimum switching times and minimum noise susceptibility, unused inputs of AND or NAND gates should be maintained at a voltage greater than 2.7V, but not to exceed the absolute maximum rating of 5.5V. This eliminates the distributed capacitance associated with the floating input emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- a. Connect unused inputs to an independent supply voltage. Preferably, this voltage should be between 2.7V and 3.5V.
- b. Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each additional input presents a full load to the driving output at a high-level voltage but adds no loading at a low-level voltage.
- c. Connect unused inputs to V_{CC} through a 1-k Ω resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One to 25 unused inputs may be connected to each 1-k Ω resistor.

INPUT-CURRENT REQUIREMENTS

Input-current requirements reflect worst-case V_{CC} and temperature conditions. Each input of the multiple-emitter input transistors requires a maximum of 2mA out of the input at a low logic level which is defined as 1 normalized load. Each input requires current into the input at a high logic level. This current is 50 μA maximum for each emitter. Currents into the input terminals are specified as positive values.

FAN-OUT CAPABILITY

Fan-out (N) reflects the ability of an output to supply current to a number of normalized loads at a high logic level and to sink current at the low logic level. At the high logic level, each standard output is capable of supplying current to drive 20 Series 54H, 74H, 54S, or 74S loads ($N_H = 20$). Currents out of the output are specified as negative values. At the low logic level, each standard output is capable of sinking current from 10 Series 54H, 74H, 54S, or 74S loads ($N_L = 10$).


S54S00/503—A,F,W • N74S00/503—A,F

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



SCHEMATIC (each gate)



RECOMMENDED OPERATING CONDITIONS

	S54S00			N74S00			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:							
High logic level			20			20	
Low logic level			10			10	
Operating Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18\text{mA}$			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, I_{OH} = -1\text{mA}$	2.5	3.4		V
		2.7	3.4		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 20\text{mA}$			0.5	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1	mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			50	μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-2	mA
I_{OS} Short-circuit output current†	$V_{CC} = \text{MAX}$	-40		-100	mA
I_{CCH} Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 0V		2.5	4	mA
I_{CCL} Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 5V		5	9	mA

DIGITAL 54/74 TTL SERIES ■ S54S00, N74S00, S54S03, N74S03

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$, $R_L = 280\Omega$	NOTE 1	2	3	4.5	ns
		$C_L = 50pF$, $R_L = 280\Omega$			4.5		
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$, $R_L = 280\Omega$		2	3	5	ns
		$C_L = 50pF$, $R_L = 280\Omega$			5		

S64/N74S03

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			0.8	V	
V_I	Input clamp voltage			-1.2	V	
I_{OH}	High-level output current	$V_{CC} = \text{MIN}$, $V_{OH} = 5.5V$	$I_I = -18mA$ $V_{IL} = 0.8V$	250	μA	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $I_{OL} = 20mA$	$V_{IH} = 2V$	0.5	V	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5V$	1	mA	
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX}$	$V_I = 2.7V$	50	μA	
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX}$	$V_I = 0.5V$	-2	mA	
I_{CCH}	Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX}$	All inputs at 0V	1.5	3.3	mA
I_{CCL}	Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX}$	All inputs at 5V	5	9	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$, $R_L = 280\Omega$	NOTE 1	2	5	7.5	ns
		$C_L = 50pF$, $R_L = 280\Omega$			7.5		
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$, $R_L = 280\Omega$		2	4.5	7	ns
		$C_L = 50pF$, $R_L = 280\Omega$			7		

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTE 1: Load circuit and waveforms are shown on page 2-293


S54S04-A, F, W • S54S05-A, F, W • N74S04-A, F, W • N74S05-A, F, W

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



SCHEMATIC (each gate)



RECOMMENDED OPERATING CONDITIONS

	S54S04			N74S04			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:	High logic level		20	Low logic level		10	
Operating Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			0.8	V	
V_I	Input clamp voltage			-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, I_{OH} = -1\text{mA}$	2.5	3.4	V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 20\text{mA}$	2.7	3.4	V	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$		1	mA	
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$		50	μA	
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$		-2	mA	
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX}$	-40	-100	mA	
I_{CCH}	Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 0V		2.5	4	mA
I_{CCL}	Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 5V		5	9	mA

DIGITAL 54/74 TTL SERIES = S54S04, S54S05, N74S04, N74S05

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15\text{ pF}$, $R_L = 280\ \Omega$	NOTE 1	2	3	4.5	ns	
		$C_L = 50\text{ pF}$, $R_L = 280\ \Omega$			4.5			
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15\text{ pF}$, $R_L = 280\ \Omega$		2	3	5		ns
		$C_L = 50\text{ pF}$, $R_L = 280\ \Omega$			5*			

S54/N74S05

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_I	Input clamp voltage			-1.2	V
I_{OH}	High-level output current			250	μA
V_{OL}	Low-level output voltage			0.5	V
I_I	Input current at maximum input voltage			1	mA
I_{IH}	High-level input current (each input)			50	μA
I_{IL}	Low-level input current (each input)			-2	mA
I_{CCH}	Supply current, high-level output (average per gate)		1.5	3.3	mA
I_{CCL}	Supply current, low-level output (average per gate)		5	9	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t_{PLH}	$C_L = 15\text{ pF}$, $R_L = 280\ \Omega$	NOTE 1	2	5	7.5	ns	
	$C_L = 50\text{ pF}$, $R_L = 280\ \Omega$			7.5			
t_{PHL}	$C_L = 15\text{ pF}$, $R_L = 280\ \Omega$		2	4.5	7		ns
	$C_L = 50\text{ pF}$, $R_L = 280\ \Omega$			7			

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTES:

- A. The pulse generator has the following characteristics: $V_{in(1)} = 3V$, $V_{in(0)} = 0V$, $t_1 = t_0 = 2.5\text{ ns}$, $PRR = 1\text{ MHz}$, duty cycle = 50%, and $Z_{out} \approx 50\ \Omega$.
- B. Inputs not under test are at 2.7V.
- C. C_L includes probe and jig capacitance.

NOTE 1: Load circuit and waveforms are shown on page 2-293

SCHEMATIC DIAGRAM



Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

		S54S10			S74S10			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level	20			20			
	Low logic level	10			10			
Operating free-air, T_A		-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
V _{IH}	High-level input voltage			2			V
V _{IL}	Low-level input voltage					0.8	V
V _I	Input Clamp Voltage	V _{CC} = MIN,	I _I = -18 mA			-1.2	V
V _{OH}	High-level output voltage	V _{CC} = MIN, I _{OH} = -1 mA	V _{IL} = 0.8 V,	Series 54S	2.5	3.4	V
				Series 74S	2.7	3.4	V
V _{OL}	Low-level output voltage	V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,			0.5	V
I _I	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1	mA
I _{IH}	High-level input current (each input)	V _{CC} = MAX,	V _I = 2.7 V			50	μA
I _{IL}	Low-level input current (each input)	V _{CC} = MAX,	V _I = 0.5 V			-2	mA
I _{OS}	Short-circuit output current ‡	V _{CC} = MAX		-40		-100	mA
I _{CCH}	Supply current, high-level output (average per gate)	V _{CC} = MAX,	All inputs at 0 V		2.5	4	mA
I _{CCL}	Supply current, low-level output (average per gate)	V _{CC} = MAX,	All inputs at 5 V		5	9	mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS, V_{CC} = 5 V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	C _L = 15 pF, R _L = 280 Ω	N O T E	2	3	4.5	ns
		C _L = 50 pF, R _L = 280 Ω			4.5		
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 15 pF, R _L = 280 Ω	1	2	3	5	ns
		C _L = 50 pF, R _L = 280 Ω			5		

NOTE 1: Load circuit and waveforms are shown on page 2-293

DIGITAL 54/74 TTL SERIES

FEATURES

N74S11 ACTIVE PULL-UP


- TYPICAL PROPAGATION TIME
- TYPICAL POWER DISSIPATION AT 50% DUTY CYCLE

5 ns at $C_L = \text{pF}$
32 mW PER GATE


N74S15 OPEN-COLLECTOR

- TYPICAL PROPAGATION TIME
- TYPICAL POWER DISSIPATION AT 50% DUTY CYCLE

6 ns at $C_L = 15 \text{ pF}$
29 mW PER GATE



SCHEMATIC (each gate)



RECOMMENDED MAXIMUM FAN-OUT FROM EACH OUTPUT

	N74S11	N74S15
Loads at a high logic level	20	
Loads at a low logic level	10	10

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	N74S11			N74S15			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -1 \text{ mA}$	2.7	3.4					V
I_{OH} High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{OH} = 5.5 \text{ V}$					250		μA
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5		0.5		V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1		1		mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50		50		μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2		-2		mA
I_{OS} Short-circuit output current ‡	$V_{CC} = \text{MAX}$	-40		-100				mA
I_{CCH} Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX}, \text{ All inputs at } 5 \text{ V}$	4.5		8	3.5	6.5		mA
I_{CCL} Supply current, low-level output (Average per gate)	$V_{CC} = \text{MAX}, \text{ All inputs at } 0 \text{ V}$	8		14	8	14		mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable series on the second page of this section.

** All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$


PARAMETER	TEST CONDITIONS NOTE 1	N74S11			N74S15			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH} Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2.5	4.5	7	2.5	5.5	8.5	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		6			8.5		
t_{PHL} Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2.5	5	7.5	2.5	6	9	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		7.5			8		

NOTE 1: Load circuits and waveforms are shown on page 2-293


S54S20-A,F,W • N74S20-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	S54S20			N74S20			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out (from each Output, N: High logic level Low logic level)			20			20	
Operating Free-Air Temperature, T_A	-55		125	0		70	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *		MIN	TYP **	MAX	UNIT
V_{IH} High-level input voltage			2			V
V_{IL} Low-level input voltage					0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN.}$	$I_I = -18\text{mA}$			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN.}$ $I_{OH} = -1\text{mA}$	$V_{IL} = 0.8\text{V.}$	Series 54S	2.5	3.4	V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN.}$ $I_{OL} = 20\text{mA}$	$V_{IH} = 2\text{V.}$	Series 74S	2.7	3.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX.}$	$V_I = 5.5\text{V}$			1	mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX.}$	$V_I = 2.7\text{V}$			50	μ A
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX.}$	$V_I = 0.6\text{V}$			-2	mA
I_{OS} Short-circuit output current †	$V_{CC} = \text{MAX.}$		-40		-100	mA
ICCH Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX.}$	All inputs at 0V		2.5	4	mA
ICCL Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX.}$	All inputs at 5V		5	9	mA

DIGITAL 54/74 TTL SERIES ■ S54S20, N74S20

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$,	$R_L = 280\Omega$	NOTE 1	2	3	4.5	ns
		$C_L = 50pF$,	$R_L = 280\Omega$			4.5		
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$,	$R_L = 280\Omega$		2	3	5	ns
		$C_L = 50pF$,	$R_L = 280\Omega$			5		

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


NOTE 1: Load circuits and waveforms are shown on page 2-293




S54S22-A, F, W • N74S22-A, F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

	S54S22			N74S22			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from any Output, N			10			10	
Operating Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN TYP ** MAX			UNIT
		MIN	TYP	MAX	
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18\text{mA}$			-1.2	V
I_{OH} High-level output current	$V_{CC} = \text{MIN}, V_{OH} = 5.5\text{V}$			250	μA
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 20\text{mA}$			0.5	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1	mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			50	μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-2	mA
I_{CCH} Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 0V		1.5	3.3	mA
I_{CCL} Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX},$ All inputs at 5V		5	9	mA

DIGITAL 54/74 TTL SERIES ■ S54S22, N74S22


SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 15pF$, $R_L = 280\Omega$	NOTE 1	2	5	7.5	ns	
		$C_L = 50pF$, $R_L = 280\Omega$			7.5			
t_{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15pF$, $R_L = 280\Omega$		2	4.5	7	ns	
		$C_L = 50pF$, $R_L = 280\Omega$			7			

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.


NOTE 1: Load circuit and waveforms are shown on page 2-293




S54S40-A,F,W • S54S140-A,F,W • N74S40-A,F • N74S140-A,F

DIGITAL 54/74 TTL SERIES

SCHEMATIC (each gate)



PIN CONFIGURATIONS



RECOMMENDED MAXIMUM FAN-OUT FROM EACH OUTPUT

Loads at a high logic level	60
Load at a low logic level	30

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			0.8	V	
V_I	input clamp voltage			-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN.}$ $I_{OH} = -3\text{mA}$	$V_{IL} = 0.8\text{V.}$		V	
		Series 54S	2.5	3.4		
		Series 74S	2.7	3.4		
		S54S140	2		V	
		N74S140			V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN.}$ $I_{OL} = 60\text{mA}$	$V_{IH} = 2\text{V.}$	0.5	V	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX.}$	$V_I = 5.5\text{V}$	1	mA	
I_{IH}	High-level input current (each input)	$V_{CC} = \text{MAX.}$	$V_I = 2.7\text{V}$	100	μA	
I_{IL}	Low-level input current (each input)	$V_{CC} = \text{MAX.}$	$V_I = 0.5\text{V}$	-4	mA	
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX.}$		-50	-225	mA
I_{CCH}	Supply current, high-level output (average per gate)	$V_{CC} = \text{MAX.}$	All inputs at 0V	5	9	mA
I_{CCL}	Supply current, low-level output (average per gate)	$V_{CC} = \text{MAX.}$	All inputs at 5V	12.5	22	mA

DIGITAL 54/74 TTL SERIES ■ S54S40, N74S40, S54S140, N74S140

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 30$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	C _L = 50pF, R _L = 93Ω	NOTE 1	2	4	6.5	ns
		C _L = 150pF, R _L = 93Ω			6		ns
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 50pF, R _L = 93Ω		2	4	6.5	ns
		C _L = 150pF, R _L = 93Ω			6		ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable series on the second page of this section.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed 100 milliseconds.

NOTE 1: Load circuit and waveforms are shown on page 2-293



DIGITAL 54/74 TTL SERIES


N74S64 ACTIVE PULL-UP

- TYPICAL PROPAGATION TIME 3.5 ns at $C_L = 15 \text{ pF}$
- TYPICAL POWER DISSIPATION 39 mW AT 60% DUTY CYCLE

N74S65 OPEN COLLECTOR

- TYPICAL PROPAGATION TIME 5 ns at $C_L = 15 \text{ pF}$
- TYPICAL POWER DISSIPATION 36 mW AT 50% DUTY CYCLE

PIN CONFIGURATIONS



RECOMMENDED MAXIMUM FAN-OUT FROM EACH OUTPUT

	N74S64	N74S65
Loads at a high logic level	20	
Loads at a low logic level	10	10

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	N74S64			N74S65			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$ (N74S64)	2.7	3.4					V
I_{OH} High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$						250	μA
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 2 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50			50	μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2			-2	mA
I_{OS} Short-circuit output current ‡	$V_{CC} = \text{MAX}$	-40		-100				mA
I_{CCH} Supply current, high-level output	$V_{CC} = \text{MAX}$, See Note 1		7	12.5		6	11	mA
I_{CCL} Supply current, low-level output	$V_{CC} = \text{MAX}$, See Note 2		8.5	16		8.5	16	mA

* All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTES: 1. I_{CCH} is measured with all inputs grounded, and the outputs open.


2. I_{CCL} is measured with all inputs of one gate at 5 V, the remaining inputs grounded, and the outputs open.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS NOTE 3	N74S64			N74S65			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH} Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$ $C_L = 50 \text{ pF}, R_L = 280 \Omega$	2	3.5	5.5	2	5	7.5	ns
t_{PHL} Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$ $C_L = 50 \text{ pF}, R_L = 280 \Omega$	2	3.5	5.5	2	5.5	3.5	ns

NOTE 3: Load circuit and waveforms are shown on page 2-283

SCHMATIC



DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monolithic dual edge-triggered flip-flops utilize Schottky TTL circuitry to produce very high speed D-type flip-flops. Each flip-flop has individual clear and preset inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. A full fan-out to 10-normalized series 54S/74S loads is available from each of the outputs at low logic level. At a high logic level, a fan-out of 20 is available to facilitate tying unused inputs to used inputs. Maximum clock frequency is 75 megahertz, with a typical power dissipation of .75 milliwatts per flip-flop.

The N74S74 is characterized for operation from 0°C to 70°C.

Typical Maximum Input Clock Frequency 90 MHz
Typical Power Dissipation 75 mW per Flip-Flop

TRUTH TABLE (Each Flip-Flop)

t_n	t_{n+1}	
INPUT	OUTPUT	
D	Q	\bar{Q}
L	L	H
H	H	L


H = High level, L = Low level

NOTES: A. t_n = bit time before clock pulse
B. t_{n+1} = bit time after clock pulse


RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level		20	
	Low logic level		10	
Clock frequency, f_{clock}		70		MHz
Width of clock pulse, t_w (clock)		7		ns
Width of preset pulse, t_w (preset)		7		ns
Width of clear pulse, t_w (clear)		7		ns
Input set-up time, t_{setup}	High level data	10		ns
	Low level data	12		ns
Input hold time, t_{hold}	0			ns
Operating free-air temperature, T_A	0		70	°C

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM (EACH FLIP-FLOP)



ELECTRICAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH}	High level input voltage		2			V
V_{IL}	Low level input voltage				0.8	V
V_I	Input clamp voltage	$V_{CC} = \text{MIN}, I_I^* = -18 \text{ mA}$			-1.2	V
V_{OH}	High level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8, I_{OL} = 20 \text{ mA}$	2.7	3.4		V
V_{OL}	Low level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8, I_{OL} = 20 \text{ mA}$			0.5	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
I_{IH}	High level input current	$V_{CC} = \text{MAX}, D$ input $V_I = 2.7 \text{ V}$ Clock or Preset Clear			50 100 150	μA
I_{IL}	Low level input current	$V_{CC} = \text{MAX}, D$ input $V_I = 0.5 \text{ V}$ Clock or Preset Clear			-2 -4 -6	mA
I_{OS}	Short circuit output current ‡	$V_{CC} = \text{MAX}$	-40		-100	mA
I_{CC}	Supply Current	$V_{CC} = \text{MAX},$ See Note 1		30		mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

‡Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	$C_L = 15 \text{ pF}, R_L = 280 \Omega$ NOTE 1		90		MHz
t_{PLH}	Propagation delay time, low-to-high level output, from clear or preset			5		ns
t_{PHL}	Propagation delay time, high-to-low level output, from clear or preset			8		ns
t_{PLH}	Propagation delay time, low-to-high level output, from clock			7		ns
t_{PHL}	Propagation delay time, high-to-low level output, from clock			7		ns

NOTE 1: Load circuit and test waveforms are shown on page 2-293

S54S112-B,F,W • N74S112-B

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monolithic dual J-K flip-flops feature individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. When the clock goes high the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup and hold times are observed. Input data are transferred to the outputs on the negative-going edge of the clock pulse.


TRUTH TABLE

t_n		t_{n+1}
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	\bar{Q}_n

NOTES:


- A. t_n = bit time before clock pulse
 B. t_{n+1} = bit time after clock pulse

LOGIC DIAGRAM (each flip-flop)



PIN CONFIGURATIONS


B,F,W PACKAGE



POSITIVE LOGIC

positive logic: Low input to preset sets Q to high level,
 Low input to clear resets Q to low level.
 Clear and preset are independent of clock.

SCHEMATIC (each flip-flop)



DIGITAL 54/74 TTL SERIES ■ S54S112, N74S112

RECOMMENDED OPERATING CONDITIONS

	S54S112			N74S112			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: High logic level Low logic level			20			20	
			10			10	
Input Clock Frequency, f_{clock}	0		80	0		80	MHz
Width of Clock Pulse, $t_{w(clock)}$	6			6			ns
Width of Preset Pulse, $t_{w(preset)}$	8			8			ns
Width of Clear Pulse, $t_{w(clear)}$	8			8			ns
Input Setup Time, t_{setup} (See Note 1)	3			3			ns
Input Hold Time, t_{hold} (See Note 2)	0			0			ns
Operating Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	MIN	TYP **	MAX	UNIT
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_I	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18\text{mA}$		-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, S54S112$	2.6	3.4	V
		$V_{IL} = 0.8\text{V}, I_{OH} = -1\text{mA}, N74S112$	2.7	3.4	V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 20\text{mA}$		0.5	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$		1	mA
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$		50 100	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$		-1.6 -4	mA
		J or K input Clock, preset, or clear		-7	
I_{OS}	Short-circuit output current†	$V_{CC} = \text{MAX},$	-40	-100	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX},$ See Note 3	30	50	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum clock frequency	80	125		MHz
t_{PLH}	Propagation delay time, low-to-high-level output, from clear or preset	2	4	7	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from clear or preset	$C_L = 15\text{pF}, R_L = 280\Omega$	5	7	ns
t_{PLH}	Propagation delay time, low-to-high-level output, from clock	NOTE 4	4	7	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from clock		5	7	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


NOTES:

- Setup time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
- Hold time is the interval immediately following the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.
- I_{CC} is measured with outputs open, clock grounded, and J-K preset and clear at 4.5V.
- Load circuit and waveforms are shown on page 2-293


S54S113—A,F,W • S54S114—A,F,W • N74S113—A,F • N74S114—A,F

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



PIN CONFIGURATIONS



DESCRIPTION

The S54S113 and N74S113 offer individual J, K, preset, and clock inputs. The S54S114 and N74S114 offer common clock and common clear inputs and individual J, K, and preset inputs.

These monolithic dual flip-flops are designed so that when the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative-going edge of the clock pulse.


TRUTH TABLE

t_n		t_{n+1}
J	K	Q
L	L	\bar{Q}_n
L	H	L
H	L	H
H	H	\bar{Q}_n

NOTES:

- A. t_n = bit time before clock pulse
- B. t_{n+1} = bit time after clock pulse

LOGIC DIAGRAM (each flip-flop)



DIGITAL 54/74 TTL SERIES ■ S54S113, N74S113, S54S114, N74S114

RECOMMENDED OPERATING CONDITIONS

	S54S113, S54S114			N74S113, N74S114			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N:	High logic level			20			MHz
	Low logic level			10			
Input Clock Frequency, f_{clock}	0		80	0		80	
Width of Clock Pulse, $t_w(\text{clock})$	6			6			ns
Width of Preset Pulse, $t_w(\text{preset})$	8			8			ns
Width of Clear Pulse, $t_w(\text{clear})$:	8			8			ns
Input Setup Time, t_{setup}	3			3			ns
Input Hold Time, t_{hold}	0			0			ns
Operating-Free-Air Temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54S113 N74S113			S54S114 N74S114			UNIT
		MIN	TYP**	MAX	MIN	TYP**	MAX	
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input clamp voltage			-1.2			-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, I_I = -18\text{mA}$	2.5	3.4		2.5	3.4	V
		Series 54S						
V_{OL}	Low-level output voltage	$V_{IL} = 0.8\text{V}, I_{OH} = -1\text{mA}$	2.7	3.4		2.7	3.4	V
		Series 74S						
I_I	Input current at maximum input voltage	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = 0.8\text{V}, I_{OL} = 20\text{mA}$			0.5		0.5	mA
		Series 54S						
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1		1	mA
		J or K input			50		50	
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			100		100	μA
		Clock			100		100	
I_{OS}	Short circuit output current†	Clear			200		200	mA
		J or K input			-1.6		-1.6	
I_{CC}	Supply current	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-4		-8	mA
		Clock			-7		-7	
		Clear			-7		-14	
		$V_{CC} = \text{MAX}$	-40		-100		-100	
		$V_{CC} = \text{MAX}, \text{ See Note 1}$		30	50		30	50

SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
		f_{max}	Maximum clock frequency	80		125	
t_{PLH}	Propagation delay time, low-to-high-level output, from clear or preset	2	4	7	ns		
t_{PHL}	Propagation delay time, high-to-low-level output, from clear or preset	$C_L = 15\text{pF}, R_L = 280\Omega$	NOTE 2	2	5	7	ns
t_{PLH}	Propagation delay time, low-to-high-level output, from clock			2	4	7	ns
t_{PHL}	Propagation delay time, high-to-low-level output, from clock			2	5	7	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. See Figures 84 through 89 of the Series 54H/74H section for test circuits.


** All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


NOTE 1: I_{CC} is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5V.

2. Load circuit and waveforms are shown on page 2-293

SCHEMATIC



PIN CONFIGURATION



RECOMMENDED OPERATING CONDITIONS

	S54S133			N74S133			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level		20	Low logic level		10	
	Low logic level		10	High logic level		20	
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	S54S133	2.5	3.4	V
		N74S133	2.7	3.4	V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
I_{IH} High-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	μA
I_{IL} Low-level input current (each input)	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA
I_{OS} Short-circuit output current †	$V_{CC} = \text{MAX}$	-40		-100	mA
I_{CCH} Supply current, high-level output	$V_{CC} = \text{MAX},$ All inputs at 0 V		3	5	mA
I_{CCL} Supply current, low-level output	$V_{CC} = \text{MAX},$ All inputs at 5 V		5.5	10	mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$.

†The duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pLH} Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2	4	6	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		5.5		
t_{pHL} Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2	4.5	7	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		6.5		

See Note 1


NOTE 1: Load circuit and waveforms are shown on page 2-293

FUNCTION TABLE

INPUTS												OUTPUT CONTROL	OUTPUT Y
A	B	C	D	E	F	G	H	I	J	K	L		
H	H	H	H	H	H	H	H	H	H	H	H	L	L
ANY NUMBER OF INPUTS LOW												L	H
X	X	X	X	X	X	X	X	X	X	X	X	H	Z

H = high logic level, L = low logic level, X = irrelevant
Z = high-impedance (output off)

PIN CONFIGURATION



RECOMMENDED OPERATING CONDITIONS

	S54S134			N74S134			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			40			130
	Low logic level			10			10
Operating free-air temperature, T_A	-55			125			0
				70			$^{\circ}C$

ELECTRICAL CHARACTERISTICS over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54S134		N74S134		UNIT	
		MIN	TYP** MAX	MIN	TYP** MAX		
V_{IH} High-level input voltage		2		2		V	
V_{IL} Low-level input voltage			0.8		0.8	V	
V_I Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.2		-1.2	V	
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OH} = -2 \text{ mA}$	2.4	3.4			V	
	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OH} = -6.5 \text{ mA}$			2.4	3.2	V	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OL} = 20 \text{ mA}$		0.5		0.5	V	
$I_{O(\text{off})}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}, V_O = 2.4 \text{ V}$		50		50	μA	
	$V_{CC} = \text{MAX}, V_O = 0.5 \text{ V}$		-50		-50	μA	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1		1	mA	
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		50		50	μA	
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$		-2		-2	mA	
I_{OS} Short-circuit output current \ddagger	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA	
I_{CC} Supply current	Output high	$V_{CC} = \text{MAX}$	All inputs at 0 V	7	13	7	13
	Output low		Output control at 0 V, Other inputs at 5 V	9	16	9	16
	Output off		All inputs at 5 V	14	25	14	25

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C$.

\ddagger Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS. $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C, N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2	4	6	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		5.5		
t_{PHL} Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	2	5	7.5	ns
	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		7		
t_{ZH} Output enable time to high level	$C_L = 50 \text{ pF}, R_L = 280 \Omega$		13	19.5	ns
t_{ZL} Output enable time to low level			14	21	ns
t_{HZ} Output disable time from high level			5.5	8.5	ns
t_{LZ} Output disable time from low level		$C_L = 5 \text{ pF}$		9	14

NOTE 1: Load circuit and waveforms are shown on page 2-293

DESCRIPTION

The S54S151, S54S251, N74S151, and N74S251 Schottky-clamped, high-performance, eight-input data selectors/multiplexers are designed for use in very high-speed data routing applications. These multiplexers select one of eight data sources when so directed by the binary address inputs. Both true and complementary data are presented when the strobe input goes low.

The S54S151 and N74S151 are functionally and mechanically interchangeable with the S54151 and N74151 respectively, and in most TTL systems can be utilized to upgrade the performance of existing designs as delay times are typically half that of the S54151 or N74151.


The S54S251 and N74S251 have three-state outputs which permit the outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output can neither drive nor load the bus. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

Typical power dissipation is 225 milliwatts for the S54S151 or N74S151 and 275 milliwatts for the S54S251 and N74S251, or approximately 14 and 17 milliwatts respectively per equivalent gate. The S54S151 and S54S251 are characterized for operation over the full military temperature range of -55°C to 125°C ; the N74S151 and N74S251 are characterized for operation from 0°C to 70°C .

RECOMMENDED OPERATING CONDITIONS

	S54S151			S54S251			N74S151			N74S251			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
Normalized fan-out from each output, N (at a low logic level)	10			10			10			10			
High-level output current, I_{OH}	-1			-2			-1			-6.5			mA
Operating free-air temperature, T_A	-55			125			0			70			$^{\circ}\text{C}$

PIN CONFIGURATION



FEATURES

- S54S151/N74S151 INTERCHANGEABLE WITH S54151/N74151 IN MOST SYSTEMS
- SCHOTTKY CLAMPED FOR SIGNIFICANT REDUCTION IN DELAY TIMES... 4.5 ns TYPICAL, DATA INPUT TO W OUTPUT
- HIGH-SPEED SELECTION FOR ONE OF EIGHT DATA SOURCES
- PERMITS MULTIPLEXING FROM N LINES TO ONE LINE
- S54S251 AND N74S251 HAVE TRI-STATE OUTPUTS
- FULLY COMPATIBLE WITH SERIES 54/74 AND OTHER TTL MSI CIRCUITS

DIGITAL 54/74 TTL ■ S54S151, S54S251, N74S151, N74S251

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54S151 N74S151		S54S251 N74S251		UNIT
		MIN	TYP** MAX	MIN	TYP** MAX	
V _{IH} High-level input voltage		2		2		V
V _{IL} Low-level input voltage			0.8		0.8	V
V _I Input clamp voltage	V _{CC} = MIN, I _I = -18 mA		-1.2		-1.2	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX	Series 54S 2.5	3.4	2.4	3.2	V
		Series 74S 2.7	3.4	2.4	3.2	
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA		0.5		0.5	V
I _{O(off)} Off-state (high-impedance-state) output current	V _{CC} = MAX, V _O = 2.7 V V _{CC} = MAX, V _O = 0.4 V				50 -50	μA
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1		1	mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.7 V		50		50	μA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.5 V		-2		-2	mA
I _{OS} Short-circuit output current‡	V _{CC} = MAX	-40	-100	-40	-100	mA
I _{CC} Supply current	V _{CC} = MAX, All inputs at 4.5 V, All outputs open	45	70	55	85	mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	S54S151, N74S151			S54S251, N74S251			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	A, B, or C (4 levels)	Y	C _L = 15 pF, R _L = 280 Ω, See Note 1	12	18		12	18	ns	
t _{PHL}				12	18		13	19.5		
t _{PLH}	A, B, or C (3 levels)	W		10	15		10	15	ns	
t _{PHL}				9	13.5		9	13.5		
t _{PLH}	Any D	Y		8	12		8	12	ns	
t _{PHL}				8	12		8	12		
t _{PLH}	Any D	W		4.5	7		4.5	7	ns	
t _{PHL}				4.5	7		4.5	7		
t _{PLH}	Strobe	Y		11	16.5				ns	
t _{PHL}				12	18					
t _{PLH}	Strobe	W	9	13				ns		
t _{PHL}			8.5	12						
t _{ZH}	Strobe	Y	C _L = 50 pF, R _L = 280 Ω, See Note 1				13	19.5	ns	
t _{ZL}							14	21		
t _{ZH}	Strobe	W					13	19.5	ns	
t _{ZL}							14	21		
t _{HZ}	Strobe	Y		C _L = 5 pF, R _L = 280 Ω, See Note 1				5.5	8.5	ns
t _{LZ}								9	14	
t _{HZ}	Strobe	W						5.5	8.5	ns
t _{LZ}								9	14	

- t_{PLH} ≡ Propagation delay time, low-to-high-level output
- t_{PHL} ≡ Propagation delay time, high-to-low-level output
- t_{ZH} ≡ Output enable time to high level
- t_{ZL} ≡ Output enable time to low level
- t_{HZ} ≡ Output disable time from high level
- t_{LZ} ≡ Output disable time from low level

NOTE 1: See load circuits and waveforms on page 2-293

DIGITAL 54/74 TTL ■ S54S151, S54S251, N74S151, N74S251

FUNCTION TABLE

SELECT			STROBE S	INPUTS									OUTPUTS			
C	B	A		DATA									S54S151, N74S151		S54S251, N74S251	
				D0	D1	D2	D3	D4	D5	D6	D7	Y	W	Y	W	
X	X	X	H	X	X	X	X	X	X	X	X	L	H	Z	Z	
L	L	L	L	L	X	X	X	X	X	X	X	L	H	L	H	
L	L	L	L	L	H	X	X	X	X	X	X	H	L	H	L	
L	L	H	L	L	X	L	X	X	X	X	X	L	H	L	H	
L	L	H	L	L	X	H	X	X	X	X	X	H	L	H	L	
L	H	L	L	L	X	X	L	X	X	X	X	L	H	L	H	
L	H	L	L	L	X	X	H	X	X	X	X	H	L	H	L	
L	H	H	L	L	X	X	X	L	X	X	X	L	H	L	H	
L	H	H	L	L	X	X	X	H	X	X	X	H	L	H	L	
H	L	L	L	L	X	X	X	X	L	X	X	L	H	L	H	
H	L	L	L	L	X	X	X	X	H	X	X	H	L	H	L	
H	L	H	L	L	X	X	X	X	X	L	X	L	H	L	H	
H	L	H	L	L	X	X	X	X	X	H	X	H	L	H	L	
H	H	L	L	L	X	X	X	X	X	X	L	L	H	L	H	
H	H	L	L	L	X	X	X	X	X	H	X	H	L	H	L	
H	H	H	L	L	X	X	X	X	X	X	L	L	H	L	H	
H	H	H	L	L	X	X	X	X	X	X	H	H	L	H	L	

H = high logic level, L = low logic level, Z = high impedance, X = irrelevant

DESCRIPTION

These monolithic Schottky-barrier-diode-clamped TTL circuits are high-performance multiplexers which are significantly faster than the S54153/N74153. As an example, the two-gate-level delay from the data inputs to the output is only 8.5 nanoseconds maximum compared to 18 or 23 nanoseconds maximum for the standard-speed part. Overall, the guaranteed delay times for the S54S153/N74S153 represent approximately a 100% improvement over standard TTL with only a 12% increase in maximum d-c power consumption. In many cases, the S54S153 or N74S153 can plug into existing systems designed for S54153 or N74153.


These data selectors/multiplexers are fully compatible for use with most standard, high-speed, and low-power TTL and DTL circuits. Each diode-clamped input represents only one normalized Series 54S/74S load, and full fan-out to 10 normalized Series 54S/74S loads is available from each of the outputs at low logic levels. A fan-out to 20 normalized Series 54S/74S loads is provided at high logic levels to facilitate connection of unused inputs to used inputs. Typical power dissipation is 225 milliwatts.

The S54S153 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74S153 is characterized for operation from 0°C to 70°C .

FEATURES

- FULL SCHOTTKY-BARRIER-DIODE CLAMPING FOR VERY HIGH SPEEDS
- PERMITS MULTIPLEXING FROM N LINES TO 1 LINE
- SAME PIN ASSIGNMENTS AS S54153 AND N74153
- STROBE (ENABLE) LINE PROVIDED FOR CASCADING (N LINES TO n LINES)
- TYPICAL AVERAGE PROPAGATION DELAY TIMES:
 - DATA INPUT TO OUTPUT (2 GATE LEVELS) 6 ns
 - STROBE INPUT TO OUTPUT (3 GATE LEVELS) 9.5 ns
 - SELECT INPUT TO OUTPUT (4 GATE LEVELS) 12 ns
- HIGH FAN-OUT LOW-IMPEDANCE TOTEM-POLE OUTPUTS
- FULLY COMPATIBLE WITH MOST TTL AND DTL CIRCUITS

PIN CONFIGURATION



FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Address Inputs A and B are common to both sections.
H = High level, L = Low level, X = Irrelevant

DIGITAL 54/74 TTL SERIES ■ S54S153, N74S153

RECOMMENDED OPERATING CONDITIONS

	S54S153			N74S153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level	20			20		
	Low logic level	10			10		
Operating free-air temperature range, T_A	-55		125	0	70		°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage		0.8			V
V_I Input clamp Voltage	$V_{CC} = \text{MIN.}$, $I_I = -18 \text{ mA}$	-1.2			V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$, $I_{OH} = -1 \text{ mA}$	Series 54S	2.5	3.4	V
		Series 74S	2.7	3.4	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$, $I_{OL} = 20 \text{ mA}$	0.5			V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX.}$, $V_I = 5.5 \text{ V}$	1			mA
I_{IH} High-level input current	$V_{CC} = \text{MAX.}$, $V_I = 2.7 \text{ V}$	50			μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX.}$, $V_I = 0.5 \text{ V}$	-2			mA
I_{OS} Short-circuit output current †	$V_{CC} = \text{MAX.}$	-40	-100		mA
I_{CCL} Supply current, low level output	$V_{CC} = \text{MAX.}$, See Note 1	45			70 mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

†Not more than one output should be shorted at a time.

NOTE 1: I_{CCL} is measured with the outputs open and all inputs grounded.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$, N = 10


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Data	Y	$C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, See Note 2		6	9	ns
t_{PHL}	Data	Y			6	9	ns
t_{PLH}	Select	Y			11.5	18	ns
t_{PHL}	Select	Y			12	18	ns
t_{PLH}	Strobe	Y			10	15	ns
t_{PHL}	Strobe	Y			9	13.5	ns

t_{PLH} = Propagation delay time, low-to-high-level output.

t_{PHL} = Propagation delay time, high-to-low-level output.

NOTE 2: Load circuit and test waveforms are shown on page 2-293

FUNCTIONAL BLOCK DIAGRAM



TEST TABLE FOR NOTE 2

INPUTS							OUTPUT Y WAVEFORM
B	A	C0	C1	C2	C3	G	
GND	GND	INPUT	X	X	X	GND	A
GND	4.5 V	X	INPUT	X	X	GND	A
4.5 V	GND	X	X	INPUT	X	GND	A
4.5 V	4.5 V	X	X	X	INPUT	GND	A
GND	INPUT	GND	4.5 V	X	X	GND	A
INPUT	GND	GND	X	4.5 V	X	GND	A
GND	GND	4.5 V	X	X	X	INPUT	B

X = Irrelevant A=IN-PHASE OUTPUT
B=OUT-OF-PHASE

DESCRIPTION

The Schottky-clamped S54S157, S54S158, N74S157, and N74S158 are ultra-high-speed data selectors/multiplexers which can be employed in high-performance designs. These circuits select a 4-bit word from one of two sources and route it to the four outputs. The S54S157/N74S157 present true data whereas the S54S158/N74S158 present inverted data to minimize propagation delay time.

The S54S157/N74S157 can be used to replace the S64167/N74157 in existing designs to upgrade performance substantially.

The S54S157 and S54S158 are characterized for operation over the full military temperature range of -55°C to 125°C . The N74S157 and N74S158 are characterized for operation from 0°C to 70°C .

FEATURES



- SCHOTTKY-CLAMPING REDUCES DELAY TIME TO 4 ns TYPICAL (S54S158, N74S158 DATA-TO-OUTPUT)
- S54S157, N74S157 CAN UPGRADE EXISTING SYSTEM PERFORMANCE AS THEY ARE PIN-FOR-PIN REPLACEMENTS FOR S64167, N74157
- S54S157, S54S158 OPERATE THROUGHOUT -55°C TO 125°C FREE-AIR TEMPERATURE RANGE
- FULLY COMPATIBLE WITH MOST TTL AND TTL MSI CIRCUITS

FUNCTION TABLE

INPUTS		OUTPUT Y		
STROBE	SELECT	A B	S54S157 N74S157	S54S158 N74S158
H	X	X X	L	H
L	L	L X	L	H
L	L	H X	H	L
L	H	X L	L	H
L	H	X H	H	L

H = high level, L = low level, X = irrelevant

PIN CONFIGURATION



DIGITAL 54/74 TTL SERIES ■ S54157, S54158, N74157, N74S158

RECOMMENDED OPERATING CONDITIONS

		S54S157, S54S158			N74S157, N74S158			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V		
Normalized fan-out from each output, N	High logic level	20			20					
	Low logic level	10			10					
Operating free-air temperature, T_A		-55			125			0	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	S54S157 N74S157		S54S158 N74S158		UNIT	
		MIN	TYP** MAX	MIN	TYP** MAX		
V_{IH} High-level input voltage		2		2		V	
V_{IL} Low-level input voltage		0.8		0.8		V	
V_I Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$	-1.2		-1.2		V	
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -1 \text{ mA}$	Series 54S	2.5	3.4	2.5	3.4	V
		Series 74S	2.7	3.4	2.7	3.4	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 20 \text{ mA}$	0.5		0.5		V	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$	1		1		mA	
I_{IH} High-level input current	S or G input	100		100		μA	
	A or B input	50		50			
I_{IL} Low-level input current	S or G input	-4		-4		mA	
	A or B input	-2		-2			
I_{OS} Short-circuit output current‡	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA	
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 1	50	78	39	61	mA	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTE 1: I_{CC} is measured with 4.5 V applied to all inputs and all outputs open.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, N = 10

PARAMETER	FROM (INPUT)	TEST CONDITIONS	S54S157, N74S157			S54S158, N74S158			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	Data	$C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, See Note 2	5	7.5		4	6	ns	
t_{PHL}			4.5	6.5		4	6		
t_{PLH}	Strobe		8.5	12.5		6.5		ns	
t_{PHL}			7.5	12		7			
t_{PLH}	Select		9.5	16		8	12	ns	
t_{PHL}			9.5	16		8	12		

t_{PLH} = Propagation delay time, low-to-high-level output

t_{PHL} = Propagation delay time, high-to-low-level output

NOTE 2: Load circuits and waveforms are shown on page 2-293

DESCRIPTION

These high-performance monolithic, positive-edge-triggered flip-flops utilize Schottky TTL technology to implement D-type flip-flop logic. All have a direct clear input, and the S54S175 and N74S175 feature complementary outputs from each flip-flop. Pin assignments for these Schottky flip-flops are identical to the standard TTL versions meaning that these Schottky versions can be utilized to upgrade existing system performance in most cases.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

FEATURES


- FULL SCHOTTKY CLAMPING TO ACHIEVE TYPICAL MAXIMUM TOGGLE RATES OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO THE SERIES 54/74 COUNTERPARTS AND CAN BE USED TO UPGRADE EXISTING SYSTEMS WITH SIGNIFICANT IMPROVEMENT IN SPEED
- FULLY COMPATIBLE WITH OTHER TTL CIRCUITS
- S54S174 AND S54S175 OPERATE OVER FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C
- FOR USE IN HIGH-PERFORMANCE:
 - BUFFER/STORAGE REGISTERS
 - SHIFT REGISTERS
 - COUNTERS
 - PATTERN GENERATORS

FUNCTION TABLE (EACH FLIP-FLOP)


INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	\bar{Q} †
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q_0	\bar{Q}_0

- H = High level (steady state)
 L = Low level (steady state)
 X = Irrelevant
 ↑ = Transition from low to high level
 Q_0 = The level of Q before the indicated steady-state input conditions were established
 † = S54S175 and N74S175 only

PIN CONFIGURATION



PIN CONFIGURATION



DIGITAL 54/74 TTL SERIES ■ S54S174, S54S175, N74S174, N74S175

RECOMMENDED OPERATING CONDITIONS

	S54S174, S54S175			N74S174, N74S175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Input clock frequency, f_{clock}	0		75	0		75	MHz
Width of clock or clear pulse, t_W	12			12			ns
Setup time, t_{setup}	Data input			8			ns
	Clear inactive-state			15			
Data hold time, t_{hold}	2			2			ns
Operating free-air temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage				0.8	V
V_I Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.2	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -1 \text{ mA}$	Series 54S	2.5	3.4	V
		Series 74S	2.7	3.4	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 20 \text{ mA}$			0.5	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			50	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.5 \text{ V}$			-2	mA
I_{OS} Short-circuit output current ‡	$V_{CC} = \text{MAX}$	-40		-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 1	S54S174, N74S174	90		mA
		S54S175, N74S175	60		

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

‡Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 1: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.


SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$, N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum input clock frequency		75	110		MHz
t_{PLH} Propagation delay time, low-to-high-level \bar{Q} output from clear (S54S175, N74S175 only)	$C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, See Note 2		13		ns
t_{PHL} Propagation delay time, high-to-low-level Q output from clear			13		ns
t_{PLH} Propagation delay time, low-to-high-level output from clock			9		ns
t_{PHL} Propagation time, high-to-low-level output from clock			11		ns


NOTE 2: See load circuit and waveforms shown on page 2-293

FUNCTIONAL BLOCK DIAGRAMS

S54S174, N74S174



S54S175, N74S175



Dynamic input activated by a transition from a high level to a low level.

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These Schottky-clamped high-speed arithmetic/logic units, functionally identical to the S54181 and N74181, perform 16 binary arithmetic operations on two 4-bit words with a full look-ahead carry scheme as propagate and generate terms are available at the P and G outputs. Typical performance is 19 nanoseconds add time for a 16-bit word when used with the S54S182 or N74S182 carry look-ahead.

Typical addition times are shown in Table III. The S54S181/N74S181 can replace the S54181/N74181 in most existing systems for significant performance upgrading as they are functionally and mechanically interchangeable.

The S54S181 and N74S181 will also perform the 16 possible functions on two Boolean variables without the use of external circuitry. The carry circuit is inhibited for logic functions.

The S54S181 and N74S181 will accommodate active-high or active-low data if the pin designations are interpreted as shown below:


Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A-B-1$ which requires an end-around or forced carry to provide $A-B$.

Mode of operation (arithmetic or logic) is controlled by the mode-control (M) input. Complete functions for active-high and active-low data are shown in Tables I and II.

Typical average power dissipation is 600 milliwatts, or approximately 8 milliwatts per equivalent gate. The S54S181 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74S181 is characterized for operation from 0°C to 70°C .

For additional descriptive information and typical connection schemes, see the S54181/N74181 data sheet.

PIN CONFIGURATION



FEATURES

- SIGNIFICANT IMPROVEMENT IN ADD TIMES OVER S54181/N74181
- TYPICAL ADD TIME FOR 16 BITS OF 19 ns USING S54S182, N74S182 LOOK-AHEAD
- S54S181 IS GUARANTEED FOR OPERATION OVER THE FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C
- FULLY COMPATIBLE WITH MOST TTL FUNCTIONS INCLUDING MSI

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-high data (Table I)	A_0	B_0	A_1	B_1	A_2	B_2	A_3	B_3	F_0	F_1	F_2	F_3	\overline{C}_n	\overline{C}_{n+4}	X	Y
Active-low data (Table II)	\overline{A}_0	\overline{B}_0	\overline{A}_1	\overline{B}_1	\overline{A}_2	\overline{B}_2	\overline{A}_3	\overline{B}_3	\overline{F}_0	\overline{F}_1	\overline{F}_2	\overline{F}_3	C_n	C_{n+4}	\overline{P}	\overline{G}

TABLE I

SELECTION				ACTIVE-HIGH DATA		
				M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
					C _n = 0 = H (no carry)	C _n = 1 = L (with carry)
S ₃	S ₂	S ₁	S ₀			
L	L	L	L	$F = \bar{A}$	F = A	F = A plus 1
L	L	L	H	$F = \overline{A + B}$	F = A + B	F = (A + B) plus 1
L	L	H	L	$F = \overline{AB}$	$F = A + \bar{B}$	F = (A + \bar{B}) plus 1
L	L	H	H	F = 0	F = minus 1 (2's complement)	F = zero
L	H	L	L	$F = \overline{AB}$	F = A plus \overline{AB}	F = A plus \overline{AB} plus 1
L	H	L	H	$F = \bar{B}$	F = (A + B) plus \overline{AB}	F = (A + B) plus \overline{AB} plus 1
L	H	H	L	$F = A \oplus B$	F = A minus B minus 1	F = A minus B
L	H	H	H	$F = A\bar{B}$	F = \overline{AB} minus 1	F = \overline{AB}
H	L	L	L	$F = \bar{A} + B$	F = A plus AB	F = A plus AB plus 1
H	L	L	H	$F = \bar{A} \oplus \bar{B}$	F = A plus B	F = A plus B plus 1
H	L	H	L	F = \bar{B}	F = (A + \bar{B}) plus AB	F = (A + \bar{B}) plus AB plus 1
H	L	H	H	F = AB	F = AB minus 1	F = AB
H	H	L	L	F = 1	F = A plus A*	F = A plus A plus 1
H	H	L	H	$F = A + \bar{B}$	F = (A + B) plus A	F = (A + B) plus A plus 1
H	H	H	L	$F = A + B$	F = (A + \bar{B}) plus A	F = (A + \bar{B}) plus A plus 1
H	H	H	H	F = A	F = A minus 1	F = A

* Each bit is shifted to the next more significant position.

TABLE II

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
					C _n = 0 = L (no carry)	C _n = 1 = H (with carry)
S ₃	S ₂	S ₁	S ₀			
L	L	L	L	$F = \bar{A}$	F = A minus 1	F = A
L	L	L	H	$F = \overline{AB}$	F = AB minus 1	F = AB
L	L	H	L	$F = \bar{A} + B$	F = \overline{AB} minus 1	F = \overline{AB}
L	L	H	H	F = 1	F = minus 1 (2's complement)	F = zero
L	H	L	L	$F = A + B$	F = A plus (A + \bar{B})	F = A plus (A + \bar{B}) plus 1
L	H	L	H	$F = \bar{B}$	F = AB plus (A + \bar{B})	F = AB plus (A + \bar{B}) plus 1
L	H	H	L	$F = \bar{A} \oplus B$	F = A minus B minus 1	F = A minus B
L	H	H	H	$F = A + \bar{B}$	F = A + \bar{B}	F = (A + \bar{B}) plus 1
H	L	L	L	$F = \overline{AB}$	F = A plus (A + B)	F = A plus (A + B) plus 1
H	L	L	H	$F = A \oplus B$	F = A plus B	F = A plus B plus 1
H	L	H	L	F = B	F = \overline{AB} plus (A + B)	F = \overline{AB} plus (A + B) plus 1
H	L	H	H	$F = A + B$	F = A + B	F = (A + B) plus 1
H	H	L	L	F = 0	F = A plus A*	F = A plus A plus 1
H	H	L	H	$F = A\bar{B}$	F = AB plus A	F = AB plus A plus 1
H	H	H	L	F = AB	F = \overline{AB} plus A	F = \overline{AB} plus A plus 1
H	H	H	H	F = A	F = A	F = A plus 1

* Each bit is shifted to the next more significant position.

RECOMMENDED OPERATING CONDITIONS

	S54S181			N74S181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Operating free-air temperature, T _A	-55			125			°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
V _I	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.2	V
V _{OH}	High-level output voltage, any output except A = B	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	N54S181	2.5	3.4	V
			S74S181	2.7	3.4	
I _{OH}	High-level output current, A = B output only	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, V _{OH} = 5.5 V			250	μA
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5	V
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA
I _{IH}	High-level input current	mode input	V _{CC} = MAX, V _I = 2.4 V		50	μA
		any A or B input		150		
		any S input		200		
		carry input		250		
I _{IL}	Low-level input current	mode input	V _{CC} = MAX, V _I = 0.4 V		-2	mA
		any A or B input		-6		
		any S input		-8		
		carry input		-10		
I _{OS}	Short-circuit output current, any output except A = B	V _{CC} = MAX	-40		-100	mA
I _{CC}	Supply current	V _{CC} = MAX, T _A = 125°C See Note 1	N54S181 N pkg only		135	mA
		V _{CC} = MAX, See Note 1	N54S181	120	160	
			S74S181	120	220	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡Not more than one output should be shorted at a time.

NOTE 1: I_{CC} is measured for the following conditions:

- S₀ through S₃, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.
- S₀ through S₃ and M are at 4.5 V, all other inputs are grounded, and all outputs are open.

SWITCHING CHARACTERISTICS, V_{CC} = 5 V, T_A = 25°C, N = 10, I_{OL} = 15 pF, R_L = 280 Ω (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	C _{in}	C _{out}			7	10.8	ns
t _{PHL}					7	10.8	ns
t _{PLH}	Any A or B	C _{in} 4	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM model)		12.5	18.5	ns
t _{PHL}	Any A or B	C _{in} 4	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF model)		16.0	23	ns
t _{PLH}	C _{in}	any F	M = 0 V (SUM or DIFF model)		7	12	ns
t _{PHL}	Any A or B	G	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM Model)		8	12	ns
t _{PHL}	Any A or B	G	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF model)		10.5	15	ns
t _{PLH}	Any A or B	F	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM model)		7.5	12	ns
t _{PHL}	Any A or B	F	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF model)		10.5	15	ns
t _{PLH}	Any A or B	Any F	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM model)		11	16.5	ns
t _{PHL}	Any A or B	Any F	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF model)		14	22	ns
t _{PLH}	Any A or B	Any F	M = 4.5 V (logic model)		14	20	ns
t _{PHL}	Any A or B	A = B	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF model)		15	23	ns

t_{PLH} = propagation delay time, low to high level output

t_{PHL} = propagation delay time, high to low level output

NOTE 2: Load circuits and waveforms are shown on p. 2-293.

*Typical addition times for various configurations are given in the table below. Subtraction times are typically 3 nanoseconds longer than sum region times. For typical look-ahead configurations, see the S54S181/N74S181 data sheet in this catalog.

TABLE 411
TYPICAL ADDITION TIMES

NUMBER OF BITS	USING S54S181 AND S54S182	ADDITION TIMES		PACKAGE COUNT		CARRY METHOD BETWEEN ALUS
		USING S54S181 AND S54S182	USING S54S181 AND S54S182	ARITHMETIC/LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	
1 to 4	11 ns	11 ns	24 ns	1	1	NONE
5 to 8	18 ns	18 ns	38 ns	2	1	RIPPLE
9 to 16	19 ns	24 ns	38 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	26 ns	45 ns	60 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

DESCRIPTION

These high-performance bidirectional shift registers are functionally and mechanically identical to the N54194 and S74194, however, with a typical shift frequency of 110 megahertz the Schottky-clamped versions can be used in very high-speed systems, or can be substituted for the N54194/S74194 to upgrade the performance of most existing systems. The universal shift register has four distinct modes of operation, namely:


	MODE CONTROL	
	S1	S0
Parallel (Broadside) Load	H	H
Shift Right (In the direction Q_A toward Q_D)	L	H
Shift Left (In the direction Q_D toward Q_A)	H	L
Hold (recirculate) data	L	L

In the parallel-load mode, data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Data is recirculated when both mode control inputs are low. For added flexibility the mode controls can be changed independently of the clock.

These four-bit shift registers are compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54S/74S load, and input clamping diodes minimize switching transients to simplify system design. With the equivalent of 46 gates on the monolithic chip, typical power dissipation is less than 10 milliwatts per equivalent gate.

The N54S194 is characterized for operation over the full military temperature range of -55°C to 125°C ; the S74S194 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATION



FEATURES

- SCHOTTKY-CLAMPED TO ACHIEVE TYPICAL MAXIMUM SHIFT FREQUENCY OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO N54194, S74194 AND CAN BE USED TO UPGRADE EXISTING SYSTEMS WITH SIGNIFICANT IMPROVEMENT IN SPEED
- FULLY COMPATIBLE WITH MOST OTHER TTL AND DTL CIRCUITS
- N54S194 OPERATES OVER FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C
- FOR USE IN HIGH-PERFORMANCE: ACCUMULATORS/PROCESSORS, SERIAL-TO-PARALLEL AND PARALLEL-TO-SERIAL CONVERTERS

RECOMMENDED OPERATING CONDITIONS

	N54S194,			S74S194			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Input clock frequency, f_{clock}	0		75	0		75	MHz
Width of clock or clear pulse, t_w	12			12			ns
Setup time, t_{setup} (NOTE 2)	Mode control			12			ns
	Serial and parallel data			10			
	Clear inactive-state			15			
Hold time at any input, t_{hold}	2			2			ns
Operating free-air temperature, T_A	-55		125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V_{IH} High-level input voltage		2			V	
V_{IL} Low-level input voltage				0.8	V	
V_I Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.2	V	
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -1 \text{ mA}$	N54S194		2.5	3.4	V
		S74S194		2.7	3.4	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 20 \text{ mA}$			0.5	V	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			1	mA	
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$			50	μA	
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.5 \text{ V}$			-2	mA	
I_{OS} Short-circuit output current‡	$V_{CC} = \text{MAX}$	-40		-100	mA	
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 1	N54S194		90	mA	
		S74S194		90		

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.


NOTE 1: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary ground, then 4.5 V, applied to clock.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, $N = 10$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum input clock frequency	$C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, See Note 2	75	110		MHz
t_{PHL} Propagation delay time, high-to-low-level output from clear			11		ns
t_{PLH} Propagation delay time, low-to-high-level output from clock		4	9		ns
t_{PHL} Propagation delay time, high-to-low-level output from clock		4	10		ns

NOTE 2: Waveforms and load circuits on page 2-283 with the following additions: $t_w(\text{clock}) \geq 12 \text{ ns}$, $t_w(\text{clear}) \geq 12 \text{ ns}$.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CLEAR, LOAD, RIGHT-SHIFT, INHIBIT, AND CLEAR SEQUENCES



DESCRIPTION

These high-performance 4-bit registers feature a 110-megahertz typical maximum shift-frequency which makes them particularly attractive for very high-speed data processing systems. As the pin assignments are the same as the S54195 and N74195, existing systems can in most cases be upgraded merely by utilizing the Schottky-clamped versions. The registers have two modes of operation:


Parallel (Broadside) Load
Shift (In the direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

These shift registers are fully compatible with other TTL families. All inputs are buffered to lower the drive requirements to one normalized Series 54S/74S load, including the clock input. The S54S195 is characterized for operation over the full military temperature range of -55°C to 125°C ; the N74S195 is characterized for operation from 0°C to 70°C .

PIN CONFIGURATION



FEATURES

- SCHOTTKY-CLAMPED TO ACHIEVE TYPICAL MAXIMUM SHIFT FREQUENCY OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO N54195, S74195 AND CAN BE USED TO UPGRADE EXISTING DESIGNS WITH SIGNIFICANT IMPROVEMENT IN SPEED
- FULLY COMPATIBLE WITH OTHER TTL CIRCUITS
- N54S195 OPERATES OVER FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C
- USE IN HIGH-PERFORMANCE:
ACCUMULATORS/PROCESSORS
SERIAL-TO-PARALLEL,
PARALLEL-TO-SERIAL CONVERTERS

FUNCTION TABLE

CLEAR	SHIFT/ LOAD	CLOCK	INPUTS						OUTPUTS				
			SERIAL		PARALLEL				Q_A	Q_B	Q_C	Q_D	\bar{Q}_D
			J	K	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	A	B	C	D	A	B	C	D	\bar{D}
H	H	L	X	X	X	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	\bar{Q}_{D0}
H	H	↑	L	H	X	X	X	X	Q_{A0}	Q_{A0}	Q_{B0}	Q_{C0}	\bar{Q}_{C0}
H	H	↑	L	L	X	X	X	X	L	Q_{A0}	Q_{B0}	Q_{C0}	\bar{Q}_{C0}
H	H	↑	H	H	X	X	X	X	H	Q_{A0}	Q_{B0}	Q_{C0}	\bar{Q}_{C0}
H	H	↑	H	L	X	X	X	X	Q_{A0}	Q_{A0}	Q_{B0}	Q_{B0}	\bar{Q}_{C0}

H = High level (steady state)

L = Low level (steady state)

X = Irrelevant (any input, including transitions)

↑ = Transition from low to high level

A, B, C, D, = The level of steady state input at A, B, C, or D respectively

Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C , or Q_D respectively before the indicated steady state input conditions were established.

DIGITAL 54/74 TTL ■ S54S195, N74S195

RECOMMENDED OPERATING CONDITIONS

		S54S195			N74S195			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V	
Normalized fan-out from each output, N	High logic level	20			20				
	Low logic level	10			10				
Input clock frequency, f_{clock}		0		75	0		75	MHz	
Width of clock input pulse, $t_w(\text{clock})$		12			12			ns	
Width of clear input pulse, $t_w(\text{clear})$		12			12			ns	
Setup time, t_{setup}	Shift/load	12			12			ns	
	Serial and parallel data	10			10				
	Clear inactive-state	15			15				
Shift/load release time, $t_{release}$		7			7			ns	
Serial and parallel data hold time, t_{hold}		2			2			ns	
Operating free-air temperature, T_A		-55			125			0	70 °C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*			MIN	TYP**	MAX	UNIT
V_{IH}	High-level input voltage				2			V
V_{IL}	Low-level input voltage						0.8	V
V_I	Input clamp voltage	$V_{CC} = \text{MIN.}, I_I = -18 \text{ mA}$					-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN.}, V_{IH} = 2 \text{ V.}$	S54S195	2.5	3.4		V	
		$V_{IL} = 0.8 \text{ V.}, I_{OH} = -1 \text{ mA}$	N74S195	2.7	3.4			
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN.}, V_{IH} = 2 \text{ V.}$				0.5	V	
		$V_{IL} = 0.8 \text{ V.}, I_{OL} = 20 \text{ mA}$						
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX.}, V_I = 5.5 \text{ V}$					1	mA
I_{IH}	High-level input current	$V_{CC} = \text{MAX.}, V_I = 2.7 \text{ V}$					50	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX.}, V_I = 0.5 \text{ V}$					-2	mA
I_{OS}	Short-circuit output current ‡	$V_{CC} = \text{MAX.}$			-40		-100	mA
I_{CC}	Supply current	$V_{CC} = \text{MAX.},$	See Note 1	S54S195	75	99	mA	
				N74S195	75	109		

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V.}, T_A = 25^\circ \text{C.}, N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}	Maximum input clock frequency	$C_L = 15 \text{ pF,}$ $R_L = 280 \Omega,$ See Note 2	75	110		MHz
t_{PHL}	Propagation delay time, high-to-low-level output from clear			11		ns
t_{PLH}	Propagation delay time, low-to-high-level output from clock			9		ns
t_{PHL}	Propagation delay time, high-to-low-level output from clock			10		ns

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


** All typical values are at $V_{CC} = 5 \text{ V.}, T_A = 25^\circ \text{C.}$

‡ Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


NOTES: 1. With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

2. Load circuit and waveforms are shown on page 2-293 with the following additions: $t_w(\text{clock}) \geq 12 \text{ ns}, t_w(\text{clear}) \geq 12 \text{ ns}.$

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CLEAR, SHIFT, AND LOAD SEQUENCES



DESCRIPTION

These Schottky-clamped high-performance multiplexers feature three-state outputs which can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low logic level.

This three-state output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

The typical propagation delay times from data input to output average only 4.8 nanoseconds for the S54S257, N74S157 and only 4 nanoseconds for the S54S258, N74S258. Also, to minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-enable circuitry is designed such that the output disable times are shorter than the output enable times.

FEATURES

- TRI-STATE OUTPUTS INTERFACE DIRECTLY WITH SYSTEM BUS
- SCHOTTKY-CLAMPED FOR SIGNIFICANT IMPROVEMENT IN A-C PERFORMANCE
- FULLY COMPATIBLE WITH MOST TTL FUNCTIONS INCLUDING MSI
- SAME PIN ASSIGNMENTS AS S54S157, N74S157 AND S54S158, N74S158
- PROVIDES BUS INTERFACE FROM MULTIPLE SOURCES IN HIGH-PERFORMANCE SYSTEMS
- N54S267 AND N54S268 ARE GUARANTEED FOR OPERATION OVER THE FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C

FUNCTION TABLE


INPUTS		OUTPUT Y			
OUTPUT CONTROL	SELECT	A	B	N54S257 S74S257	N54S258 S74S258
H	X	X	X	Z	Z
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L

H = High level, L = Low level, X = Irrelevant, Z = High impedance (off)

PIN CONFIGURATION


J OR N DUAL IN-LINE OR W FLAT PACKAGE
(TOP VIEW)

S54S257, N74S257



Positive Logic: See function table

S54S258, N74S258



Positive Logic: See function table

RECOMMENDED OPERATING CONDITIONS

		S54S257, S54S258			N74S257, N74S258			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V	
Normalized fan-out from each output, N	High logic level	40			130				
	Low logic level	10			10				
High-level output current, I_{OH}		2			6.5			mA	
Operating free-air temperature, T_A		-55			125			0	$^{\circ}$ C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	S54S257, S54S258		N74S257, N74S258		UNIT
			MIN	TYP**	MAX	MIN	
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage		0.8		0.8		V
V_I	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.2		-1.2		V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, \text{ Series } 54\text{S}$	2.5	3.4	2.5	3.4	V
		$V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}, \text{ Series } 74\text{S}$	2.4	3.2	2.4	3.2	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$	0.5		0.5		V
$I_{O(\text{off})}$	Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}, V_O = 2.4 \text{ V}$	50		50		μ A
		$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}$	-50		-50		
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1		1		mA
I_{IH}	High-level input current	S input	100		100		μ A
		Any other	50		50		
I_{IL}	Low-level input current	S input	-4		-4		mA
		Any other	-2		-2		
I_{OS}	Short circuit output current \ddagger	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA
I_{CC}	Supply current	All outputs high	44	68	36	56	mA
		All outputs low	60	93	52	81	
		All outputs off	64	99	56	87	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$.

\ddagger Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second.

NOTE 1: I_{CC} is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	S54S257, N74S257			S54S258, N74S258			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	Data	Any	$C_L = 15 \text{ pF}, R_L = 280 \Omega, \text{ See Note 4}$	5	7.5		4	6	ns	
t_{PHL}				4.5	6.5		4	6		
t_{PLH}	Select	Any		8.5			8	12	ns	
t_{PHL}				8.6			7.5	12		
t_{ZH}	Output	Any		13	19.5		13	19.5	ns	
t_{ZL}	Control			14	21		14	21		
t_{HZ}	Output	Any	$C_L = 5 \text{ pF}, \text{ See Note 2}$	5.5	8.5		5.5	8.5	ns	
t_{LZ}	Control			9	14		9	14		

t_{PLH} = Propagation delay time, low-to-high-level output

t_{PHL} = Propagation delay time, high-to-low-level output

t_{ZH} = Output enable time to high level

t_{ZL} = Output enable time to low level


t_{HZ} = Output disable time from high level

t_{LZ} = Output disable time from low level


NOTE 2: Load circuit and waveforms are shown on page 2-293

FUNCTIONAL BLOCK DIAGRAMS

S54S257, N74S257




S54S258, N74S258




54/74S Typical A.C. Loads And Waveforms

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS



LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR TRI-STATE OUTPUTS




NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3084.

TYPICAL AC WAVEFORMS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, TRI-STATE OUTPUTS



NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns, PRR ≤ 1 MHz, and $Z_{out} \approx 50 \Omega$.

MSI Functional Index

ARITHMETIC ELEMENTS

8260	Arithmetic Logic Element	3-43
8261	Fast Carry Extender	3-49
8268	Gate Full Adder	3-67

COUNTERS

8280	Presetable Decade Counter	3-90
8281	Presetable Binary Counter	3-90
8284	Binary Up/Down Counter	3-96
8285	Decade Up/Down Counter	3-96
8288	Divide-by-12 Counter	3-100
8290	High Speed Presetable Decade Counter	3-106
8291	High Speed Presetable Binary Counter	3-106
8292	Low Power Presetable Decade Counter	3-112
8293	Low Power Presetable Binary Counter	3-112

DECODERS/DISPLAY DRIVERS

8250	Binary-to-Octal Decoder	3-39
8251	BCD-to-Decimal Decoder	3-39
8252	BCD-to-Decimal Decoder	3-39
8T01	Nixie* Decoder/Driver (68V, 5mA)	3-118
8T04	Seven-Segment Decoder/Driver (Active low -40mA current sink)	3-120
8T06	Seven-Segment Decoder/Driver (Active high -2.5mA current source)	3-124
8T06	Seven-Segment Decoder/Driver (Active high -bare collector)	3-128

INTERFACE ELEMENTS

8T01	Nixie* Decoded/Driver (68V, 5mA)	3-118
8T04	Seven-Segment Decoder/Display Driver (Active low -40mA current sink)	3-120
8T05	Seven-Segment Decoder/Display Driver (Active high -2.5mA current source)	3-124
8T06	Seven-Segment Decoder/Display Driver (Active high -bare collector)	3-128
8T09	Quad Bus Driver (Tri-State Outputs)	3-132
8T10	Quad D-Type Bus Flip-Flop (Tri-State Outputs)	3-136
8T13	Dual Line Driver	3-140
8T14	Triple Line Receiver/Schmitt Trigger	3-143
8T15	Dual Communications EIA/MIL Line Driver	3-147
8T16	Dual Communications EIA/MIL Line Receiver	3-150
8T20	Bidirectional Monostable Multivibrator (Differential Input)	3-154
8T22	Retriggerable Monostable Multivibrator	3-159
8T23	Dual Line Driver for IBM 360/370 Interface	3-161
8T24	Triple Line Driver for IBM 360/370 Interface	3-165
8T25	Dual MOS Sense Amplifier with Latch (Tri-State Outputs)	3-169
8T26	Quad Bus Driver/Receiver (Tri-State Outputs)	3-173

MULTIPLEXERS

8230	8-Input Digital Multiplexer	3-22
8231	8-Input Digital Multiplexer	3-22
8232	8-Input Digital Multiplexer	3-22
8233	2-Input, 4-Bit Digital Multiplexer	3-26
8234	2-Input, 4-Bit Digital Multiplexer	3-26
8235	2-Input, 4-Bit Digital Multiplexer	3-26
8263	3-Input, 4-Bit Digital Multiplexer	3-57
8264	3-Input, 4-Bit Digital Multiplexer	3-57
8266	2-Input, 4-Bit Digital Multiplexer	3-63
8267	2-Input, 4-Bit Digital Multiplexer	3-63

PARITY FUNCTIONS

8241	Quad Exclusive OR	3-31
8242	Quad Exclusive NOR	3-31
8262	9-Bit Parity Generator and Checker	3-53
8269	4-Bit Comparator	3-71

REGISTERS/LATCHES

8200	Dual 5-Bit Buffer Register	3-16
8201	Dual 5-Bit Buffer Register with D Complement	3-16
8202	10-Bit Buffer Register	3-16
8203	10-Bit Buffer Register with D Complement	3-16
8270	4-Bit Shift Register	3-73
8271	4-Bit Shift Register	3-73
8273	10-Bit Serial-In, Parallel-Out Shift Register	3-79
8274	10-Bit Parallel-In, Serial-Out Shift Register	3-80
8275	Quad Bistable Latch	3-82
8276	8-Bit Shift Register	3-85
8277	Dual 8-Bit Shift Register	3-88

SCALER (Asynchronous Shift Register)

8243	8-Bit Position Scaler	3-35
------	-----------------------	------

SCHOTTKY 82S MSI

82S30	8-Input Digital Multiplexer	3-178
82S31	8-Input Digital Multiplexer	3-180
82S32	8-Input Digital Multiplexer	3-180
82S33	2-Input, 4-Bit Digital Multiplexer	3-181
82S34	2-Input, 4-Bit Digital Multiplexer	3-181
82S41	Quad Exclusive-OR Element	3-183
82S42	4-Bit Quad Exclusive-NOR	3-185
82S50	Binary-to-Octal Decoder	3-186
82S52	BCD-to-Decimal Decoder	3-186
82S62	9-Bit Parity Generator and Checker	3-188
82S66	2-Input, 4-Bit Digital Multiplexer	3-190
82S67	2-Input, 4-Bit Digital Multiplexer	3-190
82S70	4-Bit Shift Register	3-192
82S71	4-Bit Shift Register	3-192
82S82/83	BCD Arithmetic Unit/BCD Adder	3-198
82S90	Presettable Very High Speed Decade Counter	3-193
82S91	Presettable Very High Speed Binary Counter	3-193

INTRODUCTION

The 8200 Series MSI, 82S Schottky MSI and 8T interface circuits are described in this section. These devices are directly compatible with other TTL circuits such as the bipolar memories covered in Section 4 and the 54/74 series described in Section 2.

Other 8000 Series circuits such as gates, binaries and several interface elements are described in Volume 1 of the 8000 Series that may be obtained from your nearest Signetics representative.

The electrical specifications given for the IC's in this section are designed to serve as an exact guide for procurement documents. Detailed test conditions and test limits are given for each integrated circuit. Whenever possible, worst case limits for the electrical parameters have been provided.

Ordering information for the circuits described in this section can be found below. For the designers convenience, package outlines for each device are given on pages 3-8 through 3-15. This information should be received in conjunction with detailed package descriptions given in Section 8 where physical dimensions as well as thermal impedance data are given.

Reliability information that details production screens, acceptance tests and qualification tests is given in Section 8 as well. The users attention is also directed to the optional high reliability programs described in Section 8. These are the Signetics SUPR DIP Program for plastic packages and the Signetics SURE 883 program.

Application ideas are provided with the product electrical specifications. Additional applications information may be obtained from the nearest Signetics representative or local Signetics field applications engineer. The user may also find the general systems design considerations helpful which are given on pages 3-2 through 3-7.


ORDERING INFORMATION

Unless otherwise specified all devices are available in the "S" and "N" temperature ranges:

"S" = -55°C to +125°C

"N" = 0°C to + 75°C

The package type designators below, in conjunction with detailed package information given in section 8, may be used for procurement purposes.



SYSTEMS DESIGN CONSIDERATIONS

ABSOLUTE MAXIMUM RATINGS

Over Operating Free-Air Temperature Range (unless otherwise noted)

The absolute maximum ratings constitute limiting values above which serviceability of the device may be impaired. Provisions should be made in system design and testing to limit voltages in accordance with Table 1. These ratings apply to both 82XX and 8TXX MSI devices unless otherwise specified.

TABLE 1

Input Voltage	+5.5V
Output Voltage	+7.0V
V _{CC} (Note 2)	+7.0V
Storage Temperature Range	
A,B,N packages	-65°C to +175°C
F,I,Q,W packages	-65°C to +200°C

NOTES:

- All devices must be derated at elevated temperatures based on maximum allowable junction temperature. (See maximum storage temperature above and the thermal resistance of the package, given in section 8).
- Operating V_{CC} for the 8200 Series is specified at +5V ± 5%. None of the Signetics MSI elements will be damaged by supply voltages of 7 volts or less; however, in some of the more complex functions, power dissipation at such voltages could become excessive. It is recommended therefore, that such over-voltages be limited to a maximum of 1 second duration.

SYSTEMS DESIGN CONSIDERATIONS

DC Fan-Out and Noise Margin

Because of the growing complexity of new MSI and memory products, loading and noise margin tables are not

included in this section. The numbers are easily generated for individual cases as shown below. The lower of the two numbers is the DC fan-out.

DC FAN OUT ("0" Output Condition)

$$= \frac{\text{"0" maximum output current of driving element}}{\text{"0" maximum input current requirement of driven element}}$$

DC FAN OUT ("1" Output Condition)

$$= \frac{\text{"1" maximum output current of driving element}}{\text{"1" maximum input current requirement of driven element}}$$

DC Noise Margin ("0" state) is obtained by subtracting the maximum "0" level output voltage for the driving gate from the minimum "0" threshold for the driven gate.

DC Noise Margin ("1" state) is obtained by subtracting the maximum "1" level input threshold of the driven gate from the minimum "1" output voltage level of the driving gate.

OUTPUT STRUCTURES

Certain guidelines should be observed to ensure optimum system performance. Systems incorporating TTL elements such as gates, binaries and MSI circuits have inherent V_{CC} and GROUND transients attributable to the current spike produced by "totem pole" output structures.

Figure 1 shows totem pole structures commonly used in MSI designs as output buffers to increase fan-out and provide adequate switching speeds.

COMMON TOTEM POLE OUTPUT STRUCTURES




FIGURE 1

DECOUPLING MSI

The current spike produced by the totem pole output structure during switching transitions can cause MSI sub-systems to malfunction if V_{CC} is not adequately decoupled to GROUND. With the large number of SSI and MSI devices available it is almost impossible to establish a general rule for decoupling. When in doubt, a capacitor of 2000pF or more, for each totem pole structure should be connected from V_{CC} to GROUND. The non-inductive capacitor (ceramic disc, tantalum slug, etc.) should be mounted with leads as short as possible and should be placed in close proximity to the MSI package to minimize lead length inductance. A properly designed printed circuit board should have the total required capacitance evenly distributed throughout the board. Example: A printed circuit board contains 25 packages averaging four totem pole structures per package. The total capacitance required is 25 packages x 4 totem pole structures x 2000pF or 0.2 μ F ceramic disc capacitors evenly distributed, satisfy the V_{CC} to GROUND decoupling requirements.


POWER SUPPLY AND GROUND DISTRIBUTION SYSTEMS

High-frequency distribution techniques should be used for V_{CC} and GROUND. These techniques should include a

large ground plane to minimize DC offsets and to provide an extremely low impedance path to reduce transient voltage signals on the printed circuit board. The power supply should be +5V \pm 5% with R-F (1GHz) bypassing. Catastrophic damage can occur if V_{CC} is not properly regulated.

Power distributed from the main supply must, by necessity, come through a path which displays finite resistance (R_{ps}), inductance (L_{ps}) and capacitance (C_{ps}), as illustrated in Figure 2. The resistive component of the power lines is

small, producing very little DC voltage drop at the V_{CC} and GROUND inputs to the printed circuit board. However, the inductance in the power lines can cause the noise generated by current spiking to be transmitted throughout the system on the V_{CC} and GROUND lines. If the printed circuit boards are adequately decoupled, the power line noise will be reduced significantly. In order to repel power line noise transmitted to a printed circuit board, ferrite beads may be placed on the incoming V_{CC} and GROUND lines as shown in Figure 3. A 10 μ f tantalum capacitor, per 25 packages, connected from V_{CC} to GROUND should be placed on the printed circuit board in the position shown. In conjunction with the distributed ceramic disc capacitors, this approach will prevent most system malfunctions attributable to internally generated noise.



FERRITE BEAD ISOLATION OF GENERATED NOISE




FIGURE 3

ISOLATION DIODES

NEVER REVERSE THE V_{CC} AND GROUND POTENTIALS. Catastrophic failure can occur if more than 100mA is conducted through a forward biased substrate (isolation) diode.

DISPOSITION OF UNUSED INPUTS

Electrically open inputs degrade AC noise immunity as well as the switching speed of an MSI circuit. To optimize performance, each input must be connected to a low impedance source. Depending on their logical activating level, unused inputs should be tied to V_{CC} , GROUND or a driving source. When paralleling an unused input with a driven input of the same multiple emitter transistor (MET), care should be taken to remain within the "1" level fan-out specifications for the driving source. The AND or NAND structures do not affect the "0" level fan-out of the driving source. When an unused input of an OR or NOR structure is commoned with a driven input, both the "1" and "0" level fan-out of the driving source are affected.

If fan-out of the driving source will be exceeded or if there is no convenient connection to an appropriate driven input, a second method of avoiding open inputs is useful. Inputs which activate on "0" (AND and NAND) may be tied directly to V_{CC} or tied to V_{CC} through a current limiting resistor of 1 K Ω or more.

The current limiting resistor is required if power supply transients can exceed 5.5V for longer than 1µsec; since the power dissipated in the emitter junction under these conditions can destroy the junction.

More than one unused input can be tied to V_{CC} through a single resistor.

INPUT CLAMP DIODES

MSI circuits contain input clamp diodes as shown in Figure 4. At the input, these diodes limit negative excursions which exceed -1V by providing a low impedance current source from GROUND through the forward biased diode clamp. The clamps are designed to minimize ringing which may result from interconnect wires in excess of six inches in length.

INPUT CLAMP DIODES




FIGURE 4

SIGNAL PROCESSING

The rise and fall times of all incoming data signals should be less than 200ns. The amplitude of incoming data signals should be 2.4V or greater. Figure 5 shows the transfer characteristic of the classic TTL gate. In the input threshold region, from point one to point two, the gate has approximately 25dB of gain. In this region, any discontinuity of the input waveform will be amplified more than 10 times at the output of the gate.

TTL TRANSFER CHARACTERISTIC




FIGURE 5

Should the input voltage remain in the threshold region (approximately 200mV wide) for more than 15ns, a typical TTL gate tends to oscillate as shown in Figure 6. The equivalent circuit in Figure 7 illustrates the potential oscillatory feed-back paths. The primary contributor to oscillation is the changing power supply voltage with the chip, caused by the current spiking which occurs during switching transitions. Since output voltage is directly proportional to V_{CC} and threshold voltage tends also to drop with lower supply voltage, the net effect is a positive feedback loop from output to input.

TYPICAL TTL GATE OSCILLATION WITH SLOW INPUT TRANSITIONS



FIGURE 6

POTENTIAL OSCILLATORY FEEDBACK PATHS




FIGURE 7

WIRED-AND APPLICATIONS OF OPEN-COLLECTOR MSI

Open-collector MSI, when supplied with a proper load resistor (R_L) can be paralleled with other similar MSI or open collector TTL gates to perform the WIRED-AND function, and simultaneously, will drive several TTL loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. The user may choose a load resistor that must be between the following limits: A maximum resistor value must be determined which will ensure that sufficient load current to the TTL loads to be driven, as well as leakage current to the paralleled outputs, is available during the logical "1" state at the output. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the logical "0" level even if one of the paralleled outputs is sinking all the current.

SYSTEMS DESIGN CONSIDERATIONS


LOGICAL "1" (off level) CALCULATIONS FOR R_L MAX

The maximum value of load resistance (R_L MAX) is determined by the maximum voltage drop across R_L caused by the total leakage current which will still ensure a minimum logical "1" at the common collector node. As shown in Figure 8:

Total leakage current $I(1)_{total} = n I(1)_{OFF} + m I(1)_{IN}$

n = Number of commoned collectors (driving gates)


m = Number of fan-outs (driven gates)



LOGICAL "0" (on level) CALCULATIONS FOR R_L MIN

The minimum value of load resistance (R_L MIN) is determined from the worst case maximum logical "0" state in which only one element is sinking current. This condition is illustrated in Figure 9:

3-6





PROPAGATION DELAY

Propagation delay for the 8000 Series elements is specified in terms of t_{ON} and t_{OFF} switching times which provides a figure of merit by which comparison can be made with similar products. The guaranteed delay times given in the electrical characteristics section take into consideration the logical "1" and logical "0" input current and load capacitance as shown in the AC test figures. Inverting and non-inverting paths are measured as shown in Figure 10.

PROPAGATION DELAY WAVEFORMS

NON-INVERTING PATHS



INVERTING PATHS







FIGURE 10


PIN CONFIGURATIONS




N,F,Q PACKAGES




N,F,Q PACKAGES




N,F,Q PACKAGES



N,F,Q PACKAGES




B,F,W PACKAGES




B,F,W PACKAGES

PIN CONFIGURATIONS (Cont'd)

8241/42




A,F PACKAGES




W PACKAGE

8243




N,F,Q PACKAGES

8250




A,F PACKAGES




W PACKAGE

8251/52




B,F,W PACKAGES

8260




N,F,Q PACKAGES

8261




A,F PACKAGES



W PACKAGE

PIN CONFIGURATIONS (Cont'd)


8262



A,F PACKAGES


W PACKAGE

8263/64




N,F,Q PACKAGES

8266/67




B,F,W PACKAGES

8268




A,F PACKAGES




W PACKAGE

8269



A,F,W PACKAGES

8270




A,F PACKAGES

W PACKAGE


PIN CONFIGURATIONS (Cont'd)

8271




B,F,W PACKAGES

8273




B,F,W PACKAGES

8274




B,F,W PACKAGES

8275




B,F,W PACKAGES

8276




A,F PACKAGES

8277



B,F PACKAGES


8280/81



A,F PACKAGES

W PACKAGE

8284/85




A,F PACKAGES


W PACKAGE

PIN CONFIGURATIONS (Cont'd)

8288




A,F PACKAGES




W PACKAGE

8290/91




A,F PACKAGES




W PACKAGE

8292/93




A,F PACKAGES



W PACKAGE


PIN CONFIGURATIONS (Cont'd)

82S30/31/32




B,F PACKAGES

82S33/34




B,F PACKAGES

82S41/42




A,F PACKAGES

82S50




A,F PACKAGES

82S52




B,F PACKAGES

82S62




A,F PACKAGES

82S66/67




B,I PACKAGES

82S70



A,F PACKAGES


82S71



B,F PACKAGES


PIN CONFIGURATIONS (Cont'd)

82S90/91




A,F PACKAGES

8T01




B,F PACKAGES

8T04/05/06




B,F,W PACKAGES

8T09




A,F PACKAGES




W PACKAGE

8T10




B,F,W PACKAGE

8T13



B,F,W PACKAGES


8T14



B,F,W PACKAGES


PIN CONFIGURATION (Cont'd)

8T15




A,F PACKAGES

8T16




A,F PACKAGES

8T20



B,F PACKAGES


8T22



*Pins for External Timing Components


A,F PACKAGES

8T23




B,W PACKAGES

8T24




B,W PACKAGES

8T25



V PACKAGE

8T26



B,F PACKAGES

DESCRIPTION

The 8200/8201/8202/8203 MSI Buffer Registers are arrays of ten clocked "D" flip-flops especially suited for parallel-in parallel-out register applications. They are also suitable for general purpose applications as parallel-in serial-out, serial-in parallel-out registers.


The flip-flops are arranged as dual 5 arrays, (8200 & 8201) and single 10 arrays with reset, (8202 & 8203). The true output of each bit is made available to the user.

The 8200 and 8202 feature true "D" inputs. The logic state presented at these "D" inputs will appear at the Q outputs after a negative transition of the clock.

The 8201 and 8203 feature complementing "D" inputs ("D-bar"). The logic state presented at these "D-bar" inputs will invert and appear at the Q outputs after a negative going transition of the clock. This complementing input feature ("D-bar") permits the use of standard AND-OR-INVERT gates to achieve the AND-OR function without additional gate delays.

LOGIC DIAGRAMS AND TRUTH TABLES

DUAL 5-BIT BUFFER REGISTER




D_n	Q_{n+1}
1	1
0	0

V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

8200

DUAL 5-BIT BUFFER REGISTER—INVERTED INPUTS




\bar{D}_n	Q_{n+1}
1	0
0	1

V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

8201

10-BIT BUFFER REGISTER




D_n	RESET	Q_{n+1}
1	1	1
0	1	0

V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

8202

RESET = 0 ⇒ Q = 0
(OVERRIDES CLOCK)
n IS TIME PRIOR TO CLOCK
n+1 IS TIME FOLLOWING CLOCK

LOGIC DIAGRAMS AND TRUTH TABLES (Cont'd)



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES	
	MIN.	TYP.	MAX.	UNITS	D_n 8200 8202	\overline{D}_n 8201 8203	CLOCK	RESET 8202 8203		OUTPUTS
"1" Output Voltage	2.6	3.5		V	2.0V	0.8V	Pulse		- 800 μ A	6
"0" Output Voltage			0.4	V	0.8V	2.0V	Pulse		9.6mA	7
"0" Input Current D_n (8200, 8202) \overline{D}_n (8201, 8203) Clock Reset (8202, 8203)	-0.1 -0.1 -0.1 -0.1		-1.6 -1.6 -1.6 -1.6	mA	0.4V	0.4V	0.4V	0.4V		
"1" Input Current D_n (8200, 8202) \overline{D}_n (8201, 8203) Clock Reset (8202, 8203)			40 40 40 40	μ A	4.5V	4.5V	4.5V	4.5V		
Input Voltage Rating (All inputs)	5.5			V	10mA	10mA	10mA	10mA		
Power/Current Consumption		409/77.7	580/110	mW/mA	0V	0V	0V	0V		11,13

 $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$


CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Propagation Delay t_{on} Clock to Q t_{off} Clock to \overline{Q} t_{on} Reset to Q		30 28 30	45 40 45	ns		8 8 8
Set Up Time		6	15	ns		10
Hold Time		0	5	ns		12
Minimum Clock Pulse Width		12	17	ns		
Transfer Rate	15	36		MHz		8
Output Short Circuit Current	-20		-70	mA		9, 13

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to V_{CC} .
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figures.
- Not more than one output should be shorted at a time.
- Set Up Time defined as data presence before clock.
- Outputs are in the low state for this test.
- Hold time defined as data presence after clock.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAMS

DUAL 5-BIT BUFFER REGISTER 8200
SINGLE 10-BIT BUFFER REGISTER 8202





DUAL 5-BIT BUFFER REGISTER
INVERTED INPUTS 8201
SINGLE 10-BIT BUFFER REGISTER
INVERTED INPUTS 8203



AC TEST FIGURES AND WAVEFORMS



t_{pd} FROM CLOCK TO Q



INPUT PULSE:
 Data = P.R.R. = 7.5 MHz
 Clock = P.R.R. = 15 MHz
 PW = 17 ns (at 50% point)
 $t_r = t_f = 5$ ns Max.
 Amplitude = 2.6V.

* Refer to the Pin-Outs for the 8200/01/03 AC Testing.

t_{on} FROM RESET TO Q




INPUT PULSE:
 Amplitude = 2.6V
 Clock: P.R.R. = 5 MHz
 Reset: P.R.R. = 5 MHz
 PW = 30 ns (at 50% point)
 $t_r = t_f = 5$ ns

* Refer to the Pin-Outs for the 8200/01/02/03 AC Testing.


TYPICAL APPLICATIONS

20 BIT (4 WORDS X 5 BITS EACH) MEMORY CELL



Total Package Count = 2-8200's


ONE OUT OF TEN – COUNTER/DISPLAY (SELF-CORRECTING)



Total Package Count = 1-8202; 1-8880


TYPICAL APPLICATIONS (Cont'd)

MULTIPLICATION AT 10MHz OF A 20-BIT BINARY WORD



$P_n = (X_n)M$ WHERE $X_n \equiv$ MULTIPLICAND
 $M \equiv$ MULTIPLIER

TOTAL PACKAGE COUNT = 9 PACKAGES (4-8202'S AND 5-8260'S)



DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 8230 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, the f output is unconditionally low and the \bar{f} output is unconditionally high. The 8230 is a functional and pin-for-pin replacement for the 9312.


The 8231 is a variation of the 8230 that provides open collector output \bar{f} for expansion of input terms. The 8232 is similar to the 8230 except in the effect of the INHIBIT input on the \bar{f} output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, both the f and the \bar{f} output are unconditionally low.

TRUTH TABLE

ADDRESS			DATA INPUTS								OUTPUT			
A ₂	A ₁	A ₀	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	INH	f	8230 8231 \bar{f}	8232 \bar{f}
0	0	0	x	x	x	x	x	x	x	1	0	1	0	0
0	0	1	x	x	x	x	x	x	1	x	0	1	0	0
0	1	0	x	x	x	x	x	1	x	x	0	1	0	0
0	1	1	x	x	x	x	1	x	x	x	0	1	0	0
1	0	0	x	x	x	1	x	x	x	x	0	1	0	0
1	0	1	x	x	1	x	x	x	x	x	0	1	0	0
1	1	0	x	1	x	x	x	x	x	x	0	1	0	0
1	1	1	1	x	x	x	x	x	x	x	0	1	0	0
1	1	1	1	1	x	x	x	x	x	x	0	1	0	0
0	0	0	x	x	x	x	x	x	x	0	0	0	1	1
0	0	1	x	x	x	x	x	x	0	x	0	0	1	1
0	1	0	x	x	x	x	0	x	x	x	0	0	1	1
0	1	1	x	x	x	0	x	x	x	x	0	0	1	1
1	0	0	x	x	x	0	x	x	x	x	0	0	1	1
1	0	1	x	x	0	x	x	x	x	x	0	0	1	1
1	1	0	x	0	x	x	x	x	x	x	0	0	1	1
1	1	1	0	x	x	x	x	x	x	x	0	0	1	1
x	x	x	x	x	x	x	x	x	x	x	1	0	1	0

x = don't care

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	A ₁	A ₂	A ₃	INH	DATA INPUT I _n	OUTPUTS		
"1" Output Voltage, Output f	2.6	3.5		V	*	*	*	0.8V	2.0V	-800μA	6, 9	
Output \bar{f} (8230, 8232)	2.6	3.5		V	*	*	*	2.0V	*	-800μA	6, 9	
"1" Output Leakage Current, Output \bar{f} (8231)			150	μA	0.8V	2.0V	2.0V	2.0V	0.6V		11	
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V	0.8V	0.8V	16mA	7, 9	
"1" Input Current												
Inputs A _n , I _n			40	μA	4.5V	4.5V	4.5V		4.5V			
Input INH, 8230 & 8231			80	μA				4.5V				
Input INH, 8232			80	μA				4.5V				
"0" Input Current												
A _n , I _n , INH (8230 & 8231)	-0.1		-1.6	mA	0.4V	0.4V	0.4V		0.4V			
INH, (8232)	-0.1		-3.2	mA				0.4V				

T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	A	A	A	INH	DATA INPUT I _n	OUTPUTS f \bar{f}		
Propagation Delay												
A _n to \bar{f} (8230, 8232)		19	30	ns							8	
A _n to \bar{f} (8231)		17	30	ns							8	
I _n to \bar{f} (8230, 8232)		11	20	ns							8	
\bar{f} to f		10	15	ns							8	
I _n to \bar{f} (8231)		13	24	ns							8	
INH to \bar{f} (8230, 8231)		18	30	ns							8	
INH to f or \bar{f} (8232)		11	20	ns							8	
Power Consumption/Supply Current												
8230, 8231		184/35	250/47.7	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		10	
8232		173/33	262/50.0	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		10	
Output Short Circuit Current												
Output f	-20		-70	mA	0V	0V	0V	0V	4.5V	0V	10, 12	
Output \bar{f} (8230, 8232)	-20		-70	mA	0V	0V	0V	0V	0V	0V	10, 12	
Input Voltage Rating	5.5			V	10mA	10mA	10mA	10mA	10mA			


*See Truth Table for Logical Conditions

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figures.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- All I_n data inputs are at 0V. V_{CC} = 5.25V.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.
- Not more than one output should be shorted at a time.

SCHEMATIC DIAGRAMS

8230 AND 8231




8232



*500 Resistor on 8231 only.
 Note: All inputs have diode clamping. All outputs have isolation diodes.

Note: All inputs have diode clamping. All outputs have isolation diodes.

AC TEST FIGURE AND WAVEFORMS




	8320/32	8231
R ₁	∞	360Ω
R ₂	84.5Ω	440Ω


NOTES:

- 5K, 30pF load includes test jigs and scope impedance.
- Scope terminals to be $\leq 1\frac{1}{2}$ " from package pins.
- See truth table for logical conditions.

NON-INVERTING PATHS



INVERTING PATHS




AC TEST CONDITIONS

STEP NO.	TYPE/S	DELAY FROM-TO	INPUTS				WAVE-FORM TYPE
			I ₀	I ₁	A ₀	INH	
1	ALL	A ₀ to \bar{f}	0 V	V _{CC}	P.G.	0 V	C, D
2	ALL	I ₀ to \bar{f}	P.G.	0 V	0 V	0 V	C, D
3	ALL	f to \bar{f}^*	P.G.	0 V	0 V	0 V	C, D
4	8230 8231	INH to \bar{f}	V _{CC}	0 V	0 V	P.G.	A, B
5	8232	INH to \bar{f}	0 V	0 V	0 V	P.G.	C, D
6	8232	INH to f	V _{CC}	0 V	0 V	P.G.	C, D

NOTE: 1. P. G. = Pulse Generator
*Both f and \bar{f} are simultaneously loaded.

TYPICAL APPLICATIONS

EXPANSION OF 8231 TO MULTIPLEXER 64 LINES



*f_n = f₀ + f₁ + f₂ f₇
True Output
All Outputs may be tied together to drive 8x16mA (eight 1.6mA F.O.) or each Output may drive separately ten 1.6mA F.O.

Note:
Each 8231 has 8 data inputs which are not shown.

DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 8233 features *non-inverting* data paths; and, the 8234 features *inverting* data paths.

The 8235 is designed for input to adders, registers and general paralleled data handling due to its capability to perform **CONDITIONAL COMPLEMENTING (TRUE/COMPLEMENT)**. When the two inputs for each bit position (A_i, B_i) are connected together, the *f* output will provide either the *True* or *Complement* of the input data. This


capability is especially useful for transferring data into parallel adders where both true data for adding or multiplying and also complemented data for subtracting or dividing are needed.

The 8234 and 8235 designs have open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty 8234/8235s in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

LOGIC DIAGRAM AND TRUTH TABLES


8233 (ACTIVE PULL-UP)



S_0	S_1	f_n
0	0	B
1	0	A
0	1	B
1	1	0

V_{CC} = (16)
 GND = (8)
 () = Denotes Pin Numbers


8234 (OPEN COLLECTOR)



S_0	S_1	f_n
0	0	\overline{B}
1	0	\overline{A}
0	1	\overline{B}
1	1	1

V_{CC} = (16)
 GND = (8)
 () = Denotes Pin Numbers

8235 (OPEN COLLECTOR)



S_0	S_1	f_n
0	0	$\overline{A_n B_n}$
0	1	B_n
1	0	$\overline{A_n}$
1	1	1

V_{CC} = (16)
 GND = (8)
 () = Denotes Pin Numbers

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (8233)	2.6	3.5		V	2.0V	2.0V	0.8V	0.8V	-800μA	6
"0" Output Voltage (8233)			0.4	V	0.8V	2.0V	2.0V	0.8V	16mA	7
"0" Output Voltage (8234)			0.4	V	0V	2.0V	0.8V	0.8V	16mA	7
"0" Output Voltage (8235)			0.4	V	2.0V	2.0V	2.0V	0.8V	16mA	7
"1" Output Leakage Current (8234)			100	μA	2.0V	2.0V	2.0V	2.0V	5.0V	8
"1" Output Leakage Current (8235)			100	μA	2.0V	2.0V	2.0V	2.0V	5.0V	8
"0" Input Current										
A _n	-0.1		-1.6	mA	0.4V	4.5V		0V		
B _n	-0.1		-1.6	mA	4.5V	0.4V		0V		
S ₀	-0.1		-1.6	mA			0.4V			
S ₁	-0.1		-1.6	mA				0.4V		
"1" Input Current										
A _n			40	μA	4.5V	0V				
B _n			40	μA	0V	4.5V				
S ₀			40	μA			4.5V			
S ₁			40	μA				4.5V		
Input Voltage Rating										
A _n	5.5			V	10mA	0V				
B _n	5.5			V	0V	10mA				
S ₀	5.5			V			10mA			
S ₁	5.5			V				10mA		
Output Short Circuit Current (8233)	-20		-70	mA	5V	5V	0V	0V	0V	10, 11
Input Clamp Voltage										
A _n			-1.5	V	-12mA					
B _n			-1.5	V		-12mA				
S ₀			-1.5	V			-12mA			
S ₁			-1.5	V				-12mA		


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN.	TYP.	MAX.	UNITS	A_n	B_n	S_0	S_1		
Power/Current										
Consumption:										
8233		200/38	252/48	mW/mA		0V		0V		10
8234		160/31	210/40	mW/mA		0V		0V		10
8235		230/44	310/69	mW/mA		4.5V		4.5V		10
8233 Turn-On Times, t_{ON}										
A_n, B_n to f_n		16	25	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9
8233 Turn-Off Times, t_{OFF}										
A_n, B_n to f_n		16	25	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9
8234 Turn-On Times, t_{ON}										
A_n, B_n to f_n		16	25	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9
8234 Turn-Off Times, t_{OFF}										
A_n, B_n to f_n		16	25	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9
8235 Turn-On Times, t_{ON}										
A_n to f_n		16	25	ns						9
B_n to f_n		24	35	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9
8235 Turn-Off Times, t_{OFF}										
A_n to f_n		16	25	ns						9
B_n to f_n		24	35	ns						9
S_0 to f_n		27	38	ns						9
S_1 to f_n		27	38	ns						9


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Connect an external 1k $\pm 1\%$ resistor from V_{CC} to the output for this test.
- Reference AC Test Circuits, Waveforms and Test Tables.
- $V_{CC} = 6.25\text{V}$.
- Not more than one output should be shorted at a time.

SCHEMATIC DIAGRAMS




SCHEMATIC DIAGRAMS (Cont'd)




PROPAGATION DELAY TEST TABLE

PRODUCT	PATH	PARAMETER	S ₁	S ₂	S ₃	S ₄
ALL	A ₀ to f ₀	t _{on} t _{off}	a	b	b	c
8233 8234	B ₀ to f ₀	t _{on} t _{off}	c	a	c	b
8233 8234	S ₀ to f ₀	t _{on} t _{off}	b	b	a	b
8233 8234	S ₀ to f ₀	t _{on} t _{off}	b	c	a	c
8235	B ₀ to f ₀	t _{on} t _{off}	c	a	c	b
8235	B ₀ to f ₀	t _{on} t _{off}	b	c	a	b
8235	S ₁ to f ₀	t _{on} t _{off}	b	b	c	a
8233 8234	S ₁ to f ₀	t _{on} t _{off}	b	c	b	a

AC TEST FIGURE AND WAVEFORMS



PULSE REQUIREMENTS



DESCRIPTION


The 8241 contains four independent gating structures to perform the Exclusive-OR function on two input variables. The output of the 8241 employs the totem-pole structure characteristic of TTL devices.

The 8242 contains four independent Exclusive-NOR gates

which may be used to implement digital comparison functions. The 8242 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.

LOGIC DIAGRAMS AND TRUTH TABLES


8241 QUAD EXCLUSIVE - OR



A	B	f
0	0	0
1	0	1
0	1	1
1	1	0

V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers for 14 Pin Dual-in-Line Package

8242 4-BIT DIGITAL COMPARATOR
(OPEN COLLECTOR)



A	B	f
0	0	1
1	0	0
0	1	0
1	1	1

V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers for 14 Pin Dual-in-Line Package

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage) (8241)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS	
					A	B		
Output "1" Voltage	2.6	3.5		V	2.0	0.8	-800 μ A	7
Output "0" Voltage			0.4	V	2.0	2.0	16mA	8
Input "1" Current			80	μ A	4.5	4.5V		11
Input "0" Current	-0.1		-3.2	mA	0.4	0.4		12
Power/Current Consumption		225/42.4	300/57.1	mW/mA				13
Output Short Circuit Current	-20		-70	mA			0V	6, 13
Input Voltage Rating								
A Input	5.5			V	10mA	0V		
B Input	5.5			V	0V	10mA		

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$ (8241)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS	
					A	B		
Propagation Delay t_{on}		17	23	ns				9
t_{off}		11	17	ns				

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage) (8242)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUT	
					A	B		
Output "1" Leakage Current			25	μ A	2.0	2.0	25mA	10
Output "0" Voltage			0.4	V	2.0	0.8		8
Input "1" Current			80	μ A	4.5	4.5V		11
Input "0" Current	-0.1		-3.2	mA	0.4	0.4		12
Power/Current Consumption		170/32	250/47.5	mW/mA	0.4	0.4		13
Input Voltage Rating								
A Input	5.5			V	10mA	0V		
B Input	5.5			V	0V	10mA		10


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$ (8242)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			INPUTS
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS	
					A	B		
Inverting Path t_{on}		12	20	ns			9	
t_{off}		14	23	ns				
Propagation Delay Non-Inverting Path t_{on}		14	21	ns				
t_{off}		20	28	ns				


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current-limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Not more than one output should be shorted at a time.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC} .
9. Refer to AC Test Figure and waveforms.
10. Connect an external $1K \pm 1\%$ resistor from V_{CC} to the output terminal for this test.
11. A and B are tested separately. When A is 4.5V, B is 0V, and vice versa.
12. A and B are tested separately. When A is 0.4V, B is 5.25V, and vice versa.
13. $V_{CC} = 5.25V$.

SCHEMATIC DIAGRAMS




AC TEST FIGURE AND WAVEFORMS




PROPAGATION DELAY WAVEFORMS

NON-INVERTING PATHS




INVERTING PATHS




TYPICAL APPLICATIONS

EQUALITY GATE USED FOR COMPARISON



PARITY GENERATOR/TESTER



DESCRIPTION

The 8243 8-Bit Position Scaler is an MSI array of approximately 70 gate complexity. The primary function of the 8243 is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.


The most significant bit input (I_7) may be shifted 8 positions to the least significant bit output (O_0). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, (I_0 to O_0 , I_1 to O_1 , I_2 to O_2 , etc.) At a shift, or scale select, of one, each input bit (I_n) will shift to the next lower output bit (O_{n-1}). See truth table for other shift codes.

The 8243's advantages over shift registers are the speed of operation and lower complexity of external logic required to effect a scale function. The speed of the 8243 Scaler is a function of gate propagation delays—the speed of equivalent shift registers is the time for clock periods plus the propagation delay to effect a scale function.

The 8243 is provided with open collector outputs to provide expansion to larger scaling functions. Data input logic zero loading is reduced to less than $-100\mu\text{A}$ when the unit is disabled.

LOGIC DIAGRAM AND TRUTH TABLE

VCC = (24)
GND = (12)
() = Denotes Pin Numbers



NOTE: All inputs have diode clamps.

INHIBIT	ENABLE 1 & 2	S ₀	S ₁	S ₂	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	1	0	0	0	\bar{I}_0	\bar{I}_1	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7
0	1	1	0	0	\bar{I}_1	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1
0	1	0	1	0	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1
0	1	1	1	0	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1
0	1	0	0	1	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1	1
0	1	1	0	1	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1	1	1
0	1	0	1	1	\bar{I}_6	\bar{I}_7	1	1	1	1	1	1
0	1	1	1	1	\bar{I}_7	1	1	1	1	1	1	1
1	X	X	X	X	1	1	1	1	1	1	1	1
X	0	X	X	X	1	1	1	1	1	1	1	1

X Indicates either logic "1" or logic "0" may be present.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
"1" Output Leakage Current			150	μA	0.8V	*	*	*	2.0V	0.8V		7
"0" Output Voltage			0.4	V	2.0V	*	*	*	2.0V	0.8V	12.8mA	7
"0" Input Current												
Data In (Disabled)			-100	μA	0.4V				0.8V	2.0V		
Data In (Enabled)	-0.1		-1.6	mA	0.4V	0.8V			2.0V	0.8V		
Select S _n	-0.1		-1.6	mA		0.4V	0.4V	0.4V				
Inhibit	-0.1		-1.6	mA					0.4V	0.4V		
Enable 1 & 2	-0.1		-1.6	mA					0.4V	4.5V		11
"1" Input Current												
Data In			80	μA	4.5V	2.0V					2.0V	
Select S _n			40	μA		4.6V	4.5V	4.5V				
Inhibit			40	μA					2.0V	4.5V		
Enable 1 & 2			40	μA					4.5V			12


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
Propagation Delay												
Data In		20	32	ns								9, 10
Select S _n		30	40	ns								
Inhibit		25	35	ns								
Enable 1 & 2		30	45	ns								
Power/Current		315/	500/	mW/								13
Consumption		60	75.2	mA								
Input Voltage Rating	5.5				10mA	10mA	10mA	10mA	10mA	10mA		

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC}. Connect an external 1k resistor from V_{CC} to the output terminal for this test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Refer to AC Test figures.
- I_n "0" threshold 0.7 volts for S8243.
- Input under test at 0.4V, other Enable input tied to V_{CC}.
- Input under test at 4.5V, other Enable input, 0 volts.
- V_{CC} = 5.25V.

AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

PROPAGATION DELAY, DATA INPUT TO DATA OUTPUT




FIGURE 2

PROPAGATION DELAY, DATA SELECT TO OUTPUT




FIGURE 3

PROPAGATION DELAY, DATA SELECT TO OUTPUT





FIGURE 4


TYPICAL APPLICATIONS

ONE TO EIGHT LINE DEMULTIPLEXER



SCALE SELECT	3 BIT BINARY CODE			OUTPUTS							
	S ₂	S ₁	S ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	0	0	0	Data	Data	Data	Data	Data	Data	Data	Data
1	0	0	1	Data	Data	Data	Data	Data	Data	Data	1
2	0	1	0	Data	Data	Data	Data	Data	Data	1	1
3	0	1	1	Data	Data	Data	Data	Data	1	1	1
4	1	0	0	Data	Data	Data	Data	1	1	1	1
5	1	0	1	Data	Data	Data	1	1	1	1	1
6	1	1	0	Data	Data	1	1	1	1	1	1
7	1	1	1	Data	1	1	1	1	1	1	1

BI-DIRECTIONAL 8-POSITION SHIFTER



SCALE FACTOR	OUTPUTS							SCALE RIGHT
0	A	B	C	D	E	F	G	
1	1	A	B	C	D	E	F	
2	1	1	A	B	C	D	E	
3	1	1	1	A	B	C	D	
4	1	1	1	1	A	B	C	
5	1	1	1	1	1	A	B	
6	1	1	1	1	1	1	A	
7	1	1	1	1	1	1	1	

SCALE FACTOR	OUTPUTS							SCALE LEFT
0	A	B	C	D	E	F	G	
1	B	C	D	E	F	G	1	
2	C	D	E	F	G	1	1	
3	D	E	F	G	1	1	1	
4	E	F	G	1	1	1	1	
5	F	G	1	1	1	1	1	
6	G	1	1	1	1	1	1	
7	1	1	1	1	1	1	1	

SCALE FACTOR	OUTPUTS							SCALE RIGHT & AROUND
0	A	B	C	D	E	F	G	
1	G	A	B	C	D	E	F	
2	F	G	A	B	C	D	E	
3	E	F	G	A	B	C	D	
4	D	E	F	G	A	B	C	
5	C	D	E	F	G	A	B	
6	B	C	D	E	F	G	A	
7	A	B	C	D	E	F	G	

SCALE FACTOR	OUTPUTS							SCALE LEFT & AROUND
0	A	B	C	D	E	F	G	
1	B	C	D	E	F	G	A	
2	C	D	E	F	G	A	B	
3	D	E	F	G	A	B	C	
4	E	F	G	A	B	C	D	
5	F	G	A	B	C	D	E	
6	G	A	B	C	D	E	F	
7	A	B	C	D	E	F	G	

A,F,W PACKAGES FOR 8250
B,F,W PACKAGES FOR 8251

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8250, 8251 and 8252 are gate arrays for decoding and logic conversion applications.

The 8250 converts 3 lines of input to a one-of-eight output. The fourth input line (D) is utilized as an inhibit to allow use in larger decoding networks.


The 8251 and 8252 convert a 4 line input code (with

1-2-4-8 weighting) to a one-of-ten output as shown in the Truth Table.

The 8252 is a direct replacement for the 9301 with all outputs being forced high when a binary code greater than nine is applied to the inputs.

The selected output is a logic "0"

LOGIC DIAGRAMS



TRUTH TABLE

INPUT STATE				OUTPUT STATES											
				8250								8251		8252	
A	B	C	D	0	1	2*	3	4	5	6	7	8	9	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1
0	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1
1	1	0	0	0	1	1	1	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	1	1	0	1	1	1	1	1	1
1	0	1	0	0	1	1	1	1	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1
1	1	1	0	0	1	1	1	1	1	1	1	0	1	1	1
0	0	0	1	0	1	1	1	1	1	1	1	1	0	1	1
1	0	0	1	0	1	1	1	1	1	1	1	1	0	1	1
0	1	0	1	0	1	1	1	1	1	1	1	1	0	1	1
1	1	0	1	0	1	1	1	1	1	1	1	1	0	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1	0	1
1	0	1	1	0	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS						
"1" Output Voltage	2.6	3.5		V					-800 μ A	6, 10
"0" Output Voltage			0.4	V					16mA	7, 10
"1" Input Current A, B, C, D			40	μ A	4.5V	4.5V	4.5V	4.5V		
"0" Input Current A, B, C (8250, 8251)	-0.1		-1.2	mA	0.4V	0.4V	0.4V			
A, B, C, D (8252)	-0.1		-1.6	mA	0.4V	0.4V	0.4V	0.4V		
D (8251 Only)	-0.1		-1.2	mA				0.4V		
D (8250 Only)	-0.1		-1.0	mA				0.4V		


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS						
Turn-on Delay t_{on}		20	35	ns						8
Turn-off Delay t_{off}		20	35	ns						8
Power/Current Consumption (8251 Only)			135/25.7	mW/mA	5.25V	5.25V	5.25V	0V		11
(8250 Only)			125/23.8	mW/mA	5.25V	5.25V	5.25V	0V		11
Input Voltage Rating	5.5			V	10mA	10mA	10mA	10mA		
Output Short Circuit Current Outputs 1 thru 9	-10		-55	mA	0V	0V	0V	0V	0V	9, 11
Output 0	-10		-55	mA	5.0V	0V	0V	0V	0V	9, 11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0"
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figures and waveforms.
- Manufacturer reserves the right to make design and process changes and improvements.
- Inputs for "1" and "0" output voltage test is per TRUTH table with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM




AC TEST FIGURE AND WAVEFORMS




TYPICAL APPLICATIONS

ONE-OF-10 DECODER



ONE-OF-64 DECODER



DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8260 Arithmetic Logic Element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.


As a four-bit adder, the 8260 permits high speed parallel addition of four sets of data and features both simultaneous addition on a character to character and on a bit to bit basis

within the package.

When true input variables are used, the true sum is formed at the f output. Inverted input variables produce the complement of the sum of the true variables.

The carry-outs available are: Internally Generated (C_G); Propagated (C_P); and Ripple (C_R). This gives the 8260 complete flexibility when used in Ripple Carry or Anticipated Carry Adder Systems.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS				NOTES	
					INPUT TERMINALS					C_p	C_G	C_R	f_n		
	MIN.	TYP.	MAX.	UNITS	X_n	Y_n	C_{IN}	C_{INH}	E_{INH}						
"1" Output Voltage	2.6	3.5		V	2.0	2.0	2.0	2.0	2.0			-800 μA	-800 μA	-800 μA	1
"0" Output Voltage															
f_n , C_G and C_R			0.4	V	0.8	0.8	0.8	0.8	0.8			9.6	9.6	9.6	2
"0" Input Current			0.4	V	2.0	2.0	2.0	2.0	2.0	16 mA					2
X_n and C_{INH}	-0.1		-3.2	mA	0.4	5.25		0.4							
Y_n	-0.1		-3.2	mA	5.25	0.4									
E_{INH} & C_{IN1} , through C_{IN5}	-0.1		-1.6	mA			0.4		0.4						3
"1" Input Current															
X_n and C_{INH}			80	μA	4.5	0V		4.5							
Y_n			80	μA	0V	4.5									
E_{INH} & C_{IN1} , through C_{IN5}			40	μA			4.5		4.5						4
Input Voltage Flating															
X_n and C_{INH}	5.5			V	10mA	0V		10mA							
Y_n	5.5			V	0V	10mA									
E_{INH} & C_{IN1} , through C_{IN5}	5.5			V			10mA		10mA						4
Power/Current Consumption			400/ 76.2	600/ 114.1	mW/ mA										11


 $T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS				NOTES	
					INPUT TERMINALS					C_p	C_G	C_R	f_n		
	MIN.	TYP.	MAX.	UNITS	X_n	Y_n	C_{IN}	C_{INH}	E_{INH}						
Propagation Delay															
X_n , Y_n and C_{IN} to C_R		14	20	ns											12
X_n and Y_n to C_p and C_G		14	20	ns											12
X_n and Y_n to f_n		24	33	ns											12
C_{IN} to f_n		14	22	ns											12
Output Short Circuit Current															
f_n , C_G and C_R	-20		-70	mA	5.0	5.0	5.0	5.0	5.0		0V	0V	0V		10, 11
C_p	-30		-90	mA	0V						0V				10, 11

NOTES:

- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to V_{CC} .
- When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to ground.
- Keep unused inputs tied to V_{CC} unless otherwise specified.
- All voltage measurements are referenced to the ground terminal.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25V$.
- Refer to AC test figure and waveforms.

SCHEMATIC DIAGRAM



8260 - 4 BIT ADDER
 V_{CC} = Pin 24
 GND = Pin 12
 All inputs have clamp diodes.


C_{IN6}
 C_{IN4}
 C_{IN3}
 C_{IN2}
 C_{IN1}

MODE OF OPERATION

INPUTS	Least Significant C _{1N} Inputs to be *	CONTROLS		f	
		C _{1NH}	E _{1NH}		
X _n , Y _n	0	0	0	Σ _n	Add
	0	0	1	--	Not Used
	0	1	0	X _n Y _n +X _n Y _n	Coincidence
	0	1	1	X _n Y _n	AND
X̄ _n , Ȳ _n	1	0	0	Σ _n	Add
	1	0	1	--	Not Used
	1	1	0	X̄ _n Ȳ _n +X _n Y _n	Coincidence
	1	1	1	X̄ _n Ȳ _n	AND

*Least significant of a "Multiple Package" adder system.

FUNCTIONAL BLOCK DIAGRAM




TRUTH TABLES

C _{1N}	A ₁	A ₁	X ₁	Y ₁	A ₂	A ₂	X ₂	Y ₂	A ₃	A ₃	X ₃	Y ₃	A ₄
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1	0	0	0	1	0
		0	1	0	0	0	1	0	0	0	1	0	0
		0	1	1	1	0	1	1	1	0	1	1	1
		1	0	0	1	0	0	0	0	1	0	0	0
		1	0	1	1	1	0	1	1	1	0	1	1
		1	1	0	1	1	1	0	1	1	1	0	1
		1	1	1	1	1	1	1	1	1	1	1	1


A _n	B _n	f _n
0	0	1
0	1	0
1	0	0
1	1	1

E _{1NH}	X _n	Y _n	B _n
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

AC TEST FIGURE AND WAVEFORMS



NOTE: Scope terminals to be $\leq \frac{1}{4}$ " from Package Pins.




STEP NO.	DELAY FROM TO	SWITCH POSITION											WAVEFORM TYPE			
		DRIVEN INPUTS	OTHER INPUTS													
			X ₁	Y ₁	X ₂	Y ₂	X ₃	Y ₃	X ₄	Y ₄	C _{1N}	E _{1NH}		C _{1NH}		
1	X _n to C _{1H} or X _n to C _p	2	2	1	2	1	2	1	2	1	2	1	2	2	2	A, B C, D
2	Y _n to C _{1R} or Y _n to C _p	2	1	2	1	2	1	2	1	2	1	2	2	2	2	A, B C, D
3	X _n , Y _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1	1	A, B
4	C _{1N} to C _{1R}	2	2	2	2	2	2	2	2	2	2	2	2	2	2	A, B
5	C _{1N} to f _n	2	1	2	1	2	1	2	1	2	1	2	2	2	2	C, D

TYPICAL APPLICATIONS

The 8260 contains the control logic necessary to allow operation as a general purpose arithmetic logic device. Below, the internal carries are inhibited to effect Exclusive-NOR or coincidence operation. The 8260 may also be operated as four independent


AND gates to implement masking and similar requirements of micro-programming.

The Ripple Adder System is the simplest but also the slowest application of the 8260. The typical total addition time (input to sum output for 12-bit ripple adder is 42ns).



The Fast Adder System provides complete carry look-ahead addition for words to 24 bits in length and is the fastest application of

the 8260 units. The typical total addition time for a 24 bit fast adder is 42ns.




A,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
"1" Output Voltage	2.6	3.5		V	2.0V				-800 μ A	6
"0" Output Voltage			0.4	V	0.8V		4.75V	4.75V	9.6mA	7
"1" Input Current										
G Input			40	μ A	4.5V		A = 0V			
A and B Inputs			40	μ A	4.5V		G ₁ = 0V			
P ₁ Input			40	μ A		4.5V		0V		
P ₂ Input			80	μ A		4.5V		0V		
P ₃ Input			120	μ A		4.5V		0V		
P ₄ and P ₅ Inputs			160	μ A		4.5V		0V		
"0" Input Current										
G, A and B			-1.6	mA	0.4V			5.25V		
P ₁ Input			-1.6	mA		0.4V	0V	5.25V		
P ₂ Input			-3.2	mA		0.4V	0V	5.25V		
P ₃ Input			-4.8	mA		0.4V	0V	5.25V		
P ₄ and P ₅ Inputs			-6.4	mA		0.4V	0V	5.25V		
Power/Current Consumption				mW/mA			5.25V	0V		10
input Voltage Rating	5.5	115/22	158/30	V	10mA	10mA	0V	0V		


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
Turn-on Delay, t _{on} G to C _E		16	25	ns						8
P to C _E		13	25	ns						8
Turn-off Delay, t _{off} G to C _E		16	23	ns						8
P to C _E		9	15	ns						8
Output Short Circuit Current	-20		-70	mA	5.0V	0V			0V	10


NOTES:

1. All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to V_{CC} .
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figure.
8. Input "0" thresholds for P_1 through P_5 inputs are guaranteed to be 0.7 volts.
10. $V_{CC} = 5.25V$.

SCHEMATIC DIAGRAM






AC TEST FIGURE AND WAVEFORMS



TEST TABLE


PIN DESIGNATION	INPUT							WAVEFORM
	A	B	G ₁	G ₂	G ₃	G ₄	P ₄	
1	PULSE	1	1	1	1	1	1	A,B
2	1	PULSE	1	1	1	1	1	
3	1	1	PULSE	1	1	1	1	
4	1	1	1	PULSE	1	1	1	
5	1	1	1	1	PULSE	1	1	
6	1	1	1	1	1	PULSE	1	
7	1	2	2	2	2	2	PULSE	



NOTES:

- A. Position 1 on all switches provides a logical "1", Position 2 on all switches provides a logical "0" when input signal is not present.
- B. All measurements are made at 1.5 volts level.

TYPICAL APPLICATION



16 BIT, $T_A = 42ns$, typical Fast Adder System (5 packages)

*Tied to V_{CC} if not-true inputs are used, otherwise to ground. Unused 8261 pins should be tied to V_{CC} .

A,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8262 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 8262. (A logic 1 on the INHIBIT input forces both outputs to a logic 0).

When used as a Parity Generator, the 8262 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 8262 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

LOGIC DIAGRAM



V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers for
14-Pin Dual-in-Line Package

LOGIC EQUATIONS:

Odd =

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

Even =

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT UNDER TEST			
"1" Output Voltage								
Even	2.6	3.5		V	0V	.8V	-800 μ A	6
Odd	2.6	3.5		V	2.0V	.8V	-800 μ A	6
"0" Output Voltage								
Even			0.40	V	2.0V	.8V	16mA	7
Odd			0.40	V	0V	.8V	16mA	7
"0" Input Current								
Data Inputs	-0.1		-1.6	mA	0.4V			
Inhibit	-0.1		-3.2	mA		0.4V		
"1" Input Current								
Data Inputs			80	μ A	4.5V			
Inhibit			160	μ A		4.5V		
Input Voltage Rating								
Data Inputs	5.5			V	10mA			
Inhibit	5.5			V		10mA		
Power/Current Consumption		300/57	370/70	mW/mA				9
Output Short Circuit Current								
Even	-20		-70	mA	0V	0V	0V	9, 10
Odd	-20		-70	mA	4.5V	0V	0V	9, 10


 $T_A = 25^\circ \text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN.	TYP.	MAX.	UNITS	UNDER TEST			
Turn-On Times								
$P_1 - P_8$ to Even		35	50	ns	Pulse			8
$P_1 - P_8$ to Odd		30	45	ns	Pulse			8
P_9 to Even		20	35	ns	Pulse			8
P_9 to Odd		15	30	ns	Pulse			8
Inhibit to Even		8	15	ns		Pulse		8
Inhibit to Odd		8	15	ns		Pulse		8
Turn-Off Times								
$P_1 - P_8$ to Even		38	55	ns	Pulse			8
$P_1 - P_8$ to Odd		32	45	ns	Pulse			8
P_9 to Even		23	40	ns	Pulse			8
P_9 to Odd		20	35	ns	Pulse			8
Inhibit to Even		10	18	ns		Pulse		8
Inhibit to Odd		10	18	ns		Pulse		8


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- $V_{CC} = 5.25$ volts.
- Not more than one output should be shorted at a time.

SCHEMATIC DIAGRAM




AC TEST FIGURE AND WAVEFORMS



TRUTH TABLE

MEASURE DELAY FROM	SWITCH POSITION			WAVEFORM	
	INH	P ₈	P ₉	EVEN	ODD
P ₈ to ODD	1	2	1		1
P ₉ to ODD	1	1	2		2
P ₈ to EVEN	1	2	1	2	
P ₉ to EVEN	1	1	2	1	
INH to EVEN	2	1	1	2	

TYPICAL APPLICATIONS



DESCRIPTION

The 8263/8264 3-Input, 4-Bit Multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The Data Complement input controls the conditional complement circuit at the Multiplexer output to effect either inverting or non-inverting data flow.

The 8263 employs active output structures to effect minimum delays; the 8264 utilizes bare collector outputs for expansion of input terms.

The 8264 may be expanded by connecting its outputs to the outputs of another 8264. Provision is made for use of a 3-bit code to determine which Multiplexer is selected; thus,


eight Multiplexers may be commoned to effect a 4-pole, 24-position switch.

TRUTH TABLE

Data Input	Channel Select	Data Complement	Output Enable (8264)	Data Outputs
$A_n B_n C_n$	$S_0 S_1$			$A_n B_n C_n$
A_n x x	1 1	0	1	A_n
x B_n x	0 1	0	1	B_n
x x C_n	1 0	0	1	C_n
x x x	0 0	0	1	0
A_n x x	1 1	1	1	\bar{A}_n
x B_n x	0 1	1	1	\bar{B}_n
x x C_n	1 0	1	1	\bar{C}_n
x x x	0 0	1	1	1
x x x	x x	x	0	1

X = Either State

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	C _n	S ₀	S ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	
"1" Output Voltage (8263)	2.6	3.5		V	2.0V	2.0V	2.0V	2.0V	2.0V	0.8V		-800μA	6
"1" Output Leakage Current (8264)			200	μA	2.0V	2.0V	2.0V	2.0V	2.0V	0.8V	2.0V		8
"0" Output Voltage (8263)			0.4	V	0.8V	0.8V	0.8V	2.0V	2.0V	0.8V		9.6mA	7
"0" Output Voltage (8264)			0.4	V	0.8V							16.0mA	7
"0" Input Current													
A _n	-0.1		-1.6	mA	0.4V								
B _n	-0.1		-1.6	mA		0.4V		0.4V					
C _n	-0.1		-1.6	mA			0.4V		0.4V				
OE, DC	-0.1		-1.6	mA						0.4V	0.4V		
S ₀ , S ₁	-0.1		-3.2	mA				0.4V	0.4V				
"1" Input Current													
A _n			40	μA	4.5V			0V	0V				
B _n			40	μA		4.5V		0V	0V				
C _n			40	μA			4.5V	0V					
OE, DC			40	μA						4.5V	4.5V		
S ₀ , S ₁			80	μA				4.5V	4.5V				


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	C _n	S ₀	S ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	
Propagation Delay (8263)													
A _n to f _n		17	26	ns									10
S ₀ , S ₁ to f _n		25	36	ns									10
DC to f _n		17	26	ns									10
Propagation Delay (8264)													
A _n to f _n		25	36	ns									10
S ₀ , S ₁ to f _n		25	36	ns									10
DC to f _n		20	30	ns									10
OE to f _n		20	30	ns									10
Input Voltage Rating													
A _n	5.5			V	10mA			0V	0V				
B _n	5.5			V		10mA		0V	0V				
C _n	5.5			V			10mA	0V					
S ₀	5.5			V				10mA					
S ₁	5.5			V					10mA				
DC	5.5			V						10mA			
OE	5.5			V							10mA		
Output Short Circuit Current (8263)	-20		-70	mA								0V	9, 11
Power/Current Consumption													9
(8263)		378/	420/	mW/				0V					
		72	80	mA									
(8264)		400/	475/	mW/				0V					
		76	90.4	mA									


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Connect an external 1k ±1% resistor from V_{CC} to the output for this test.
- V_{CC} = 5.25V.
- Refer to AC test figure.
- Not more than one output should be shorted at a time.

SCHEMATIC DIAGRAMS



SCHEMATIC DIAGRAMS (Cont'd)




AC TESTING

Step No.	Delay From-To	Driven Inputs	Switching Positions																	Waveform Types		
			Other Inputs																			
			A ₀	B ₀	C ₀	A ₁	B ₁	C ₁	A ₂	B ₂	C ₂	A ₃	B ₃	C ₃	OE	OE	OE	S ₀	S ₁	DC		
1	A _n to f _n	2	2	1	1	2	1	1	2	1	1	2	1	1	1	1	1	1	1	1	1	C, D
2	S ₀ to f _n	2	3	1	1	3	1	1	3	1	1	3	1	1	1	1	1	1	2	1	1	A, B
3	S ₀ to f _n	2	1	3	1	1	3	1	1	3	1	1	3	1	1	1	1	1	2	1	1	C, D
4	S ₁ to f _n	2	1	1	3	1	1	3	1	1	3	1	1	3	1	1	1	1	1	2	1	C, D
5	DC to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	C, D
6	OE _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1	*	*	*	*	1	1	1	C, D

NOTE: Step number 6 is for 8264 only.

* Test one input at a time - others remain at "1".

AC TEST FIGURE AND WAVEFORMS




NOTE:

1. Scope terminals to be < 1/2" from package pins.
2. Position 1 on switch provides a logical "1".


Position 2 on switch provides pulse.

3. All measurements are made at 1.5V level.
4. See truth table for logical conditions.



NON-INVERTING PATHS



$t_r = t_f \leq 3ns$
 Amplitude = 2.6V
 PW = 200ns
 PRR = 1MHz



INVERTING PATHS




TYPICAL APPLICATIONS

An approach to expanding the 8264 (bare collector output) is shown in Figure 1. The idea is to use common collectors with external pull-up resistors (one resistor for each of the four outputs) and make use of the output enable code.

As can be seen, the channel select lines are tied common, while a different enable code would be used to select a particular 8264. All non-selected 8264's have their outputs in the logic "1" condition, thus allowing the selected multiplexer to predominate.

Figure 2 illustrates a typical example using the 8263 (totem pole output) along with the 8281 (4-bit binary counter) and the 8270/71 (4-bit shift register), to implement a variable modulus counter. The 8270's act as a 3-register memory. The outputs of the 8270's are fed to the corresponding inputs of the 8263. Now there are three different presettable 4-bit words that can be chosen by the 8264. By alternating the channel select codes, the 8281 counter is preset with one of three words and produces an output whose repetition rate is dependent on the inputs from the multiplexer.



DESCRIPTION


The 8266/8267 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing familiar TTL circuit structures. The 8267 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: A = (A₀, A₁, A₂, A₃), B = (B₀, B₁, B₂, B₃). The selection is controlled by the input S₀, while the second control input, S₁, is held at zero.

For conditional complementing, the two inputs (A_n, B_n) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform ADDITION/SUBTRACTION. Further, the inhibit state S₀ = S₁ = 1 can be used to facilitate transfer operations in an arithmetic section.


LOGIC DIAGRAM



TRUTH TABLE

SELECT LINES		OUTPUTS
S ₀	S ₁	f _n (0, 1, 2, 3)
0	0	B _n
0	1	B _n
1	0	A _n
1	1	1

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁	OUTPUTS	
"1" Output Voltage (8266)	2.6	3.5		V	0.8V	2.0V	0.8V	0.8V	-800 μ A	7
"0" Output Voltage			0.40	V	2.0V	2.0V	2.0V	0.8V	16mA	8
"1" Output Leakage Current (8267)			25	μ A	0.6V	2.0V	2.0V	0.8V		10
"0" Input Current										
A _n , B _n	-0.1		-1.6	mA	0.4V	0.4V	0V	0V		
S ₀ , S ₁	-0.1		-1.6	mA			0.4V	0.4V		
"1" Input Current										
A _n , B _n			40	μ A	4.5V	4.5V		2.0V		
S ₀ , S ₁			40	μ A			4.5V	4.5V		
Input Voltage Rating										
S ₀ , A _n , B _n	5.5			V	10mA	10mA	10mA	2.0V		
S ₁	5.5			V			2.0V	10mA		
Output Short Circuit										
Current (8266)	-20		-70	mA					0V	11, 12


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁	OUTPUTS	
Propagation Delay (8266)										
S ₀ to f _n (short path)		18	28	ns						9
S ₀ to f _n (long path)		20	30	ns						9
A _n to f _n		13	20	ns						9
B _n , S ₁ to f _n		14	25	ns						9
Propagation Delay (8267)										
S ₀ to f _n		27	36	ns						9
A _n to f _n		15	20	ns						9
B _n , S ₁ to f _n		21	28	ns						9
S ₀ to f _n (short path)		18	28	ns						9
Power/Current Consumption		200/ 38.1	275/ 52.4	mW/ mA	4.5V	0V	4.5V	0V		12

NOTES:




- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Connect an external 1k \pm 1% resistor from V_{CC} to the output for this test.
- Not more than one output should be shorted at a time.
- V_{CC} = 5.25 volts.

AC TEST FIGURE AND WAVEFORMS





	8266	8267
R ₁	∞	330Ω
R ₂	84.5Ω	470Ω

NON-INVERTING PATHS




t_r = t_f < 5ns
 Amplitude = 2.6V
 PW = 200ns
 PRR = 1MHz

INVERTING PATHS



TYPICAL APPLICATIONS



The 8266 can be used in conjunction with the 8260 (Look-Ahead Carry Adder) to form an adder-subtractor.

A,F,W PACKAGES


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8268 is a single-bit full adder with gated true and complementary inputs, complementary sum (Σ and $\bar{\Sigma}$) outputs and an inverted carry output. By taking advantage of the unique true or inverted inputs and true or inverted outputs, parallel addition speed is greatly enhanced (by eliminating unnecessary inversions).

The device is designed for medium speed parallel and serial adder systems.

LOGIC DIAGRAM



TRUTH TABLE (See Notes 1, 2 and 3)

C _{IN}	Y	X	$\overline{C_{OUT}}$	Σ	$\bar{\Sigma}$
0	0	0	1	0	1
0	0	1	1	1	0
0	1	0	1	1	0
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	0	1
1	1	0	0	0	1
1	1	1	0	1	0

NOTES:

- $X = \bar{X} \cdot X_c$; $Y = \bar{Y} \cdot Y_c$
where $\bar{X} = X_1 \cdot Y_2$; $\bar{Y} = Y_1 \cdot Y_2$
- When \bar{X} or \bar{Y} are used as inputs, X_1 and X_2 or Y_1 and Y_2 respectively must be tied to GND.
- When X_1 and X_2 or Y_1 and Y_2 are used as inputs, \bar{X} or \bar{Y} respectively must be left open or used to perform the WIRED-AND function.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS										NOTES
	MIN.	TYP.	MAX.	UNITS	X ₁	X ₂	X	X _c	Y ₁	Y ₂	Y	Y _c	C _{IN}	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	0.8V	0.8V	2.0V	2.0V	0.8V	0.8V	0.8V	2.0V	0.8V	-600μA	6
"0" Output Voltage			0.4	V	0.8V	0.8V	2.0V	2.0V	0.8V	0.8V	2.0V	2.0V	0.8V	16mA	7
"0" Input Current															
X ₁	-0.1		-1.8	mA	0.4V	4.5V									
X ₂	-0.1		-1.8	mA	4.5V	0.4V									
X _c	-0.1		-2.6	mA	0.0V	0.0V	0.4V	4.5V							
Y ₁	-0.1		-1.8	mA	0.0V	0.0V		0.4V	0.4V	4.5V					
Y ₂	-0.1		-1.6	mA					4.5V	0.4V					
Y _c	-0.1		-2.6	mA					0.0V	0.0V	0.4V	4.5V			
C _{IN}	-0.1		-1.6	mA					0.0V	0.0V		0.4V			
C _{IN}	-0.1		-8.0	mA									0.4V		
"1" Input Current															
X ₁			40	μA	4.5V										
X ₂			40	μA	0.0V										
X _c			40	μA			0.0V	4.5V							
Y ₁			40	μA					4.5V	4.5V					
Y ₂			40	μA					0.0V	0.4V					
Y _c			40	μA							0.0V	4.5V			
C _{IN}			160	μA	0.0V	0.0V			0.0V	0.0V			4.5V		
Input Voltage Rating															12
X ₁	5.5			V	10mA	0.0V									
X ₂	5.5			V	0.0V	10mA									
X _c	5.5			V			0.0V	10mA							
Y ₁	5.5			V					10mA	0.0V					
Y ₂	5.5			V					0.0V	10mA					
Y _c	5.5			V							0.0V	10mA			
C _{IN}	5.5			V									10mA		

T_A = 25° C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS										NOTES
	MIN.	TYP.	MAX.	UNITS	X ₁	X ₂	X	X _C	Y ₁	Y ₂	Y	Y _C	C _{IN}	OUTPUTS	
Power/Current Consumption		152/29	185/35	mW/ mA											11
Output Short															
Circuit Current (Σ)	-18		-57	mA	0.0V	0.0V			0.0V	0.0V	0.0V		2.0V	0.0V	10, 11
Output Short															
Circuit Current (Σ̄)	-18		-57	mA	0.0V	0.0V			0.0V	0.0V			0.0V	0.0V	10, 11
Output Short															
Circuit Current (C̄ _{out})	-18		-70	mA	0.0V	0.0V			0.0V	0.0V			0.0V	0.0V	10, 11
t _{pd} 1 C _{in} to C _{out}		8	13	ns											8
t _{pd} 0 C _{in} to C _{out}		8	13	ns											8
t _{pd} 1 Y _C to C _{out}		20	25	ns											8
t _{pd} 0 Y _C to C _{out}		20	25	ns											8
t _{pd} 1 X _C to Σ		35	45	ns											8
t _{pd} 0 X _C to Σ		35	45	ns											8
t _{pd} 1 Y _C to Σ		25	35	ns											8
t _{pd} 0 Y _C to Σ		25	35	ns											8
t _{pd} X ₁ , X ₂ to X̄		30	40	ns											8, 9
t _{pd} 0 X ₁ , X ₂ to X̄		15	20	ns											8, 9
t _{pd} 1 Y ₁ , Y ₂ to Ȳ		30	40	ns											8, 9
t _{pd} 0 Y ₁ , Y ₂ to Ȳ		15	20	ns											8, 9

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}

- Refer to AC Test Figure.
- This test is a measure of the required worst-case data set-up time.
- Not more than one output should be shorted at a time.
- V_{CC} = 5.25 volts.
- The total time required to perform the ADD function may be determined by summing the delays from X₁, X₂ to X̄ or Y, Y₂ to Ȳ with the delay from X_C or Y_C to Σ or Σ̄.


AC TEST FIGURE AND WAVE FORMS



NOTES:

- Perform test in accordance with test table.
- Each output is tested separately.
- Voltage values are with respect to network GND terminal.
- The generator has the following characteristics:
V_{gen} = 2.6V, tr = tf ≤ 15ns, PW = 0.5ns, FRR = 1MHz.
- Inputs and outputs not otherwise specified are open.
- Capacitance shown include probe and jig capacitance.
- All resistances are in ohms.

SCHEMATIC DIAGRAM




TEST TABLE (See Note 5)


TEST NO.	OUTPUTS UNDER TEST	APPLY INPUT A TO	APPLY INPUT B TO	APPLY +2.6V TO	APPLY GND TO	APPLY OUTPUT LOADING TO
1	C _{out}	None	C _{in}	None	Y ₁	C _{out}
2	C _{out}	None	C _{in}	None	Y ₁	C _{out}
3	C _{out}	Y _c	None	C _{in}	X ₁ , Y ₁	C _{out}
4	C _{out}	Y _c	None	C _{in}	X ₁ , Y ₁	C _{out}
5	Σ	X _c	None	C _{in}	X ₁ , Y ₁	Σ Σ C _{out} Σ Σ
6	Σ	X _c	None	C _{in}	X ₁ , Y ₁	C _{out} Σ Σ C _{out} Σ
7	Σ	Y _c	None	C _{in}	Y ₁	Σ
8	Σ	Y _c	None	C _{in}	Y ₁	Σ
9	X	None	X ₁	X ₂	None	X (CL = 15 pF)
10	X	None	X ₁	X ₂	None	X (CL = 15 pF)
11	Y	None	Y ₁	Y ₂	None	Y (CL = 15 pF)
12	Y	None	Y ₁	Y ₂	None	Y (CL = 15 pF)

TYPICAL APPLICATIONS

4-BIT SERIAL ADD/SUBTRACTOR



N-BIT PARALLEL ADDER



NOTES:

To expand storage register for serial/parallel operation, connect D₀ to D₅ of next stage and common the mode control lines and the clock line of the first stage to their respective second stage equivalents.

*NOTE:

To expand output register for parallel outputs common clock, shift and load lines with their respective counterparts. For serial data output, also connect D₀ of first register to D₅ of next register.

A,F,W PACKAGE

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8269, a 4 BIT COMPARATOR, is an array of gates designed to perform the numerical comparison of two four-bit binary numbers. The outputs indicate whether the two numbers are equal in value, or which number is the greater. The 8269 is a functional and pin-for-pin replacement for the DM8200.

TRUTH TABLE

INPUT				OUTPUT	
A _n	B _n	STROBE	X	Y	
A > B		0	1	0	
A < B		0	0	1	
A = B		0	1	1	
A ≠ B		1	0	0	

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"1" Output Voltage	2.8	3.5		V	I _{out} = 800μA I _{out} = 16mA V _{in} = 4.5V V _{in} = 0.4V V _{CC} = 5.25V V _{out} = 0V, V _{CC} = 5.25V I _{in} = 10mA	6
"0" Output Voltage		0.2	0.4	V		7
"1" Input Current			80	μA		
"0" Input Current	-0.1		-3.2	mA		
Power Consumption			278/53	mW/mA		
Short Circuit Output Current	-18		-55	mA		8
Input Voltage Rating	5.5			V		

T_A = 25° C and V_{CC} = 5.0V



CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
Propagation Delay					
tpd1 (Data Input to Output)			40	ns	Test Figure 1
tpd0 (Data Input to Output)			30	ns	Test Figure 1
tpd1 (Strobe to Output)			27	ns	Test Figure 2
tpd0 (Strobe to Output)			18	ns	Test Figure 2

NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal.
Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition: "UP" Level = "1", "DOWN" Level = "0"

5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} .
8. Not more than one output should be shorted at a time.

AC TEST FIGURE AND WAVEFORMS



A, F, W PACKAGES FOR 8270
B, F, W PACKAGES FOR 8271

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8270 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

The internal design uses level sensitive binaries which respond to the negative-going clock transition. A buffer clock driver has been included to minimize input clock loading.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control.

The truth table for the control modes is shown below.


For applications not requiring the hold mode, the load input may be tied high and the shift input used as the mode control.

The 8271 provides a direct reset (R_D), and a \overline{D}_{out} line in addition to the available outputs of the 8270 element. The fan-out specification for this output is the same as the true outputs of the 8270 element.

TRUTH TABLE

CONTROL STATE	LOAD	SHIFT
Hold	0	0
Parallel Entry	1	0
Shift Right	0	1
Shift Right	1	1

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	LOAD	SHIFT	DATA INPUT	CLOCK	RESET 8271	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	2.0V	0.8V	2.0V	Pulse	2.0V	-800 μ A	6
"0" Output Voltage			0.4	V	2.0V	0.8V	0.8V	Pulse	2.0V	11.2mA	7
"0" Input Current											
Load	-0.1		-1.2	mA	0.4V						
Shift	-0.1		-1.2	mA		0.4V	0.4V				
Data Input	-0.1		-1.2	mA			0.4V				
Clock	-0.1		-1.2	mA				0.4V			
Reset (8271 only)	-0.1		-1.2	mA					0V		
"1" Input Current											
Load			40	μ A	4.5V						
Shift			40	μ A		4.5V					
Data Input			40	μ A			4.5V				
Clock			40	μ A				4.5V			
Reset (8271 only)			40	μ A					4.5V		
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA	10mA		


 $T_A = 25^\circ \text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	LOAD	SHIFT	DATA INPUT	CLOCK	RESET 8271	OUTPUTS	
Power/Current Consumption											
8270 Only		168/32	247/47	mW/mA							9
8271 Only		271/52	344/65	mW/mA							9
Turn-On Delay t_{on}											
All Binaries		25	40	ns							8
Turn-Off Delay t_{off}											
All Binaries		25	40	ns							8
Clock "1" Interval	20			ns				2.0V			
Transfer Rate	15	22		MHz							
Shift Load Set-Up Time		20	30	ns							
Data Set-Up Time		7	15	ns							

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Rating should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM



AC TEST FIGURES AND WAVEFORMS

TURN ON/OFF AND TRANSFER RATE




FIGURE 1

DATA SET-UP TIME





FIGURE 2

AC TEST FIGURES AND WAVEFORMS (Cont'd)




NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton

- Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, $f = 1 \text{ MHz}$, $V_{AC} = \text{mV rms}$.
3. All diodes are 1N916.

TYPICAL APPLICATIONS



B,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8273, 10-Bit Shift Register is an array of binary elements interconnected to perform the serial-in, parallel-out shift function. This device utilizes a common buffered reset and operates from either a positive or negative edge clock pulse. Clock 1 is triggered by a negative going clock pulse and Clock 2 is triggered by a positive going clock pulse. The unused clock input performs the inhibit function. The circuit configuration is arranged as a single serial input register with ten true parallel outputs.

TRUTH TABLE

INPUT	RESET	CLOCK 1	CLOCK 2	Q _n + 1
1	1	Pulse	0	1
0	1	Pulse	0	0
1	1	1	Pulse	1
0	1	↑	Pulse	0
1	1	Pulse	1	Q
0	1	Pulse	1	Q
1	1	0	Pulse	Q
0	1	0	Pulse	Q

NOTE: The unused clock input performs the INHIBIT function.
RESET = 0 ⇒ Q = 0

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	"D" INPUT	CLOCK 1	CLOCK 2	RESET		
"1" Output Voltage	2.6	3.4		V	2.0V	Pulse	0.8V		~500μA	6
"0" Output Voltage		0.2	0.4	V	0.8V	Pulse	0.8V		9.6mA	7
"0" Input Current										
"D" Input	-0.1		-1.6	mA	0.4V					
Clock 1	-0.1		-1.6	mA		0.4V				
Clock 2	-0.1		-1.6	mA			0.4V			
Reset	-0.1		-1.6	mA				0.4V		
"1" Input Current										
"D" Input			40	μA	4.5V					
Clock 1			40	μA		4.5V				
Clock 2			40	μA			4.5V			
Reset			40	μA				4.5V		
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA		

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	"D" INPUT	CLOCK 1	CLOCK 2	RESET		
Max. Data Transfer Rate	25	35		MHz						
Turn-On Delay t_{on}										
Clock 1 to Output		32	40	ns			0.0V	4.5V		10
Clock 2 to Output		28	40	ns				4.5V		10
Reset to Output		35	50	ns		4.5V				10
Turn-Off Delay t_{off}										
Clock 1 to Output		25	40	ns			0.0V			10
Clock 2 to Output		19	40	ns		4.5V				10
Clock Pulse Width										
Clock 1		16	25	ns			0.0V			10
Clock 2		12	20	ns		4.5V				10
Set-Up Time (t_{set-up})										
Clock 1			15	ns			0.0V			10
Clock 2			10	ns		4.5V				10
Hold Time (t_{hold})										
Clock 1			15	ns			0.0V			10
Clock 2			10	ns		4.5V				10
Power Consumption/Supply Current		341/	540/	mW						8
Short Circuit Output Current	-20	65	103/	mA						8,9
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA		


NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current

limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.

- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- $V_{CC} = 5.25\text{V}$.
- Not more than one output should be shorted at one time.
- See AC Test Figure.

AC TEST FIGURE AND WAVEFORMS



NOTES:

- Unused clock 2 input must be grounded.
- Input pulse characteristics

CLOCK

Amplitude = 3.0V
 $t_r = t_f \leq 5\text{ns}$.

B,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8274 10-Bit Shift Register is an array of binary elements interconnected to perform the parallel-in, serial-out shift function. The circuit has ten parallel inputs and a single true serial output. The D_1 input can also be used for serial entry. Two control inputs, S_0 and S_1 , determine the operating mode of the shift register as shown in the Truth Table. A single buffered clock line connects all ten flip-flops which are activated on the high-to-low transition of the clock pulse. Guaranteed input clock frequency is 25MHz. With the exception of the Hold Mode, the control inputs may be changed when the clock is in either the high or low state without causing false triggering. The Hold Mode can be entered only when the clock is low. Applications for the 8274 Shift Register include Parallel-to-Serial conversion,

Modem Data Transmission, Pseudo-Random Code generation and Modulo-N Frequency Division.

TRUTH TABLE

S_0	S_1	OPERATING MODE
0	0	Hold
0	1	Clear
1	0	Load
1	1	Shift

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	D_n	S_0	S_1	CLOCK	OUTPUTS	
"1" Output Voltage	2.6	3.4		V	2.0V	2.0V	2.0V	Pulse	-800 μ A	6
"0" Output Voltage		0.2	0.4	V	0.8V	2.0V	2.0V	Pulse	16mA	7
"0" Input Current										
D_n	-0.2		-1.2	mA	0.4V					
S_0 and S_1	-0.2		-1.2	mA		0.4V	0.4V			
Clock	\pm 0.2		-1.6	mA				0.4V		
"1" Input Current										
D_n			40	μ A	4.5V					
S_0 and S_1			40	μ A		4.5V	4.5V			
Clock			40	μ A				4.5V		


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	D _n	S ₀	S ₁	CLOCK	OUTPUT	
Data Transfer Rate	25MHz	30		MHz						10
Turn-On Delay (Clock to Output)		27	40	ns						10
Turn-Off Delay (Clock to Output)		21	40	ns						10
Clock Pulse Width		15	20	ns						10
Set-Up Time (t _{setup})										10
D _n		16	10	ns						
S ₀ , S ₁		16	25	ns						
Hold Time (t _{hold})										
D _n		2	15	ns						
S ₀ , S ₁		16	25	ns						
Power Consumption/Supply Current		380/72	567/108	mW	4.5V	4.5V	4.5V	0V		8
Short Circuit Output Current	-20		-70	mA	2.0V	2.0V	2.0V	Pulse	0.0V	8,9
Input Voltage Rating	5.5			V	10mA					

NOTES:

- All voltages and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- V_{CC} = 5.25V.
- Not more than one output should be shorted at one time.
- See AC Test Figure.

AC TEST FIGURE AND WAVEFORMS



B,F,W PACKAGE

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8275 is a QUAD LATCH circuit designed to provide temporary storage of four bits of information. A common application is as a holding register between a counter and a display driver (such as the 8280 and 8T01.) Separate enable lines to latches 1-2 and 3-4 allow individual control of each

pair of latches. Initially, data is transferred on the rising edge of the enable pulse. While the enable is high, output Q follows the data input. When the enable falls, the input data present at fall time is retained at the Q output. Both Q and \bar{Q} are accessible.

LOGIC DIAGRAM AND TRUTH TABLE

Refer to Page 3-11 for Pin Configuration

(Each Latch)			
ENABLE	DATA	Q	\bar{Q}
1	1	1	0
1	0	0	1
0	1	*	*
0	0	*	*

*No Change.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT	ENABLE INPUT	OUTPUTS	
"1" Output Voltage (Q, \bar{Q})	2.6	3.5		V			-800 μ A	6, 11
"0" Output Voltage (Q, \bar{Q})			0.4	V			18mA	7, 11
"0" Input Current (Data)	-0.1		-3.2	mA	0.4V	5.25V		
"0" Input Current (Enable)	-0.1		-6.4	mA	5.25V	0.4V		
"1" Input Current (Data)			80	μ A	4.5V	0.0V		
"1" Input Current (Enable)			160	μ A	0.0V	4.5V		


$T_A = 25^\circ \text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT	ENABLE INPUT	OUTPUTS	
$t_{\text{setup}}(1)$ at D input		12	20	ns				8, 12
$t_{\text{setup}}(0)$ at D input		14	20	ns				8, 12
$t_{\text{hold}}(1)$ at D input	0	15		ns				8, 13
$t_{\text{hold}}(0)$ at D input	0	6		ns				8, 13
$t_{\text{pd}}(1)$ D to Q		16	30	ns				8
$t_{\text{pd}}(0)$ D to Q		14	25	ns				8
$t_{\text{pd}}(1)$ D to \bar{Q}		24	40	ns				8
$t_{\text{pd}}(0)$ D to \bar{Q}		7	15	ns				8
$t_{\text{pd}}(1)$ E to Q		16	30	ns				8
$t_{\text{pd}}(0)$ E to Q		12	20	ns				8
$t_{\text{pd}}(1)$ E to \bar{Q}		16	30	ns				8
$t_{\text{pd}}(0)$ E to \bar{Q}		12	20	ns				8
Power Consumption/Supply Current		205/39	265/50	mW/mA				11
Input Voltage Rating (Data)	5.5			V	10mA	0.0V		
Input Voltage Rating (Enable)	5.5			V	0.0V	10mA		
Output Short Circuit Current	-20		-70	mA	0.0V		0.0V	9


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic Definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} .
8. Refer to AC Test Figure.
9. Not more than one output should be shorted at a time.
10. Inputs for output voltage test is per TRUTH TABLE with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
11. $V_{CC} = 5.25$ volts.
12. t_{setup} is defined as the time prior to the fall of the clock.
13. t_{hold} is defined as the time after the fall of the clock.


SCHEMATIC DIAGRAM



AC TEST FIGURE



AC TEST WAVEFORMS




NOTES:

1. The pulse generators have the following characteristics: $V_{gen} = 3V$, $t_1 = t_0 \leq 10ns$, and $Z_{out} \approx 50\Omega$. For pulse generator A, $t_{p1} = 1\mu s$ and $PRR = 500kHz$. For pulse generator B, $t_{p2} = 500ns$ and $PRR = 1MHz$. Positions of D-input and enable input pulses are varied with respect to each other to verify setup and hold times.
2. Each latch is tested separately.
3. C_L includes probe and jig capacitance.
4. When measuring $t_{pd1}(D-Q)$, $t_{pd0}(D-Q)$, $t_{pd0}(D-\bar{Q})$, and $t_{pd1}(D-\bar{Q})$, enable input must be held at logical 1.

TYPICAL APPLICATION

OUTPUT STROBING OF RIPPLE COUNTER TO ACHIEVE SYNCHRONOUS OUTPUT CHANGES



PRODUCT AVAILABLE IN 0°C TO 75°C TEMP RANGE ONLY.

A,F PACKAGES

DIGITAL 8000 SERIES TTL/MSI



DESCRIPTION

The 8276 is a serial-in, serial-out 8-Bit Shift Register composed of eight R-S master slave flip-flops. This shift register has input gating and an internal clock driver. In addition, a data transfer inhibit input is provided.

Data Input and Data Enable are gated through inputs A and B. An internal inverter provides the complimentary inputs to the first bit of the shift register. All inputs are fully buffered. Complementary Q and \bar{Q} outputs are provided.

The internal clock driver/inverter causes the 8276 to shift data to the output on the positive edge of the input clock pulse, making the shift register compatible with the 8825 J-K Binary and the 8828 Dual D type Binary. The register is inhibited from shifting data when the Transfer Inhibit line is high. The inhibit function is achieved by preventing data transfer from master to slave sections of the register elements when the inhibit line is used.

LOGIC DIAGRAMS AND TRUTH TABLES



t_n		t_{n+B}
A (Data Enable)	B (Data Input)	Q
0	0	0
0	1	0
1	0	0
1	1	1

*NOTE: These functions are interchangeable.
 **NOTE: Transfer Inhibit prevents transfer of data from master to slave.

NOTES:
 t_n = Bit time before clock pulse.
 t_{n+B} = Bit time after B clock pulses.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUTS	CLOCK	TRANS. INHIBIT	OUTPUTS	
"1" Output Voltage Q	2.6			V	2.0V		0.8V	-800 μ A	6, 10
"1" Output Voltage \bar{Q}	2.6			V	0.8V		0.8V	-800 μ A	6, 10
"0" Output Voltage Q			0.4	V	0.8V		0.8V	16mA	7, 10
"0" Output Voltage \bar{Q}			0.4	V	2.0V		0.8V	16mA	7, 10
"0" Input Current									
Data Input	-0.1		-1.6	mA	0.4V				
Clock Input	-0.1		-1.6	mA		0.4V			
Inhibit Input	-0.1		-1.6	mA			0.4V		
"1" Input Current									
Data Inputs			40	μ A	4.5V				
Clock Input			40	μ A		4.5V			
Inhibit Input			40	μ A			4.5V		
Input Voltage Rating	5.5			V	10mA	10mA	10mA		



 $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUTS	CLOCK	TRANS. INHIBIT	OUTPUTS	
Power/Current Consumption		205/39	340/65	mW/mA					11
Transfer Rate	15	20		MHz					
Turn-on Delay (Clock to Output)		22	33	ns					8
Turn-off Delay (Clock to Output)		22	33	ns					8
Clock Pulse Width	25			ns					
Set Up Time (Logical) "0" at A or B Input	25			ns					8
Set Up Time (Logical) "1" at A or B Input	25			ns					8
Output Short Circuit Current	-18		-65	mA				0V	9,11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- Not more than one output should be shorted at one time.
- Clock input is driven by a 1KHz square wave for at least 8 cycles prior to measurements.
- $V_{CC} = 5.25\text{V}$.

AC TEST FIGURE AND WAVEFORMS



NOTES:

1. Unused input connected to 2.6V
2. Input pulse characteristics:
3. Setup time = 25ns
Hold time = 0ns


CLOCK:

Amplitude = 3.0V
 $t_r = t_f = 5ns$ max
 PRR = 15 MHz, Pulse width = 25ns at 50% points

INPUT:

Amplitude = 3.0V
 $t_r = t_f = 5ns$ max
 PRR = 7.5 MHz
 Pulse width = 25ns at 50% points

TYPICAL INPUT/OUTPUT WAVEFORMS



NOTE: Input B is connected to 2.6V. Transfer Inhibit Connected to 0V

PRODUCT AVAILABLE IN 0°C TO +75°C TEMP RANGE ONLY.

B.F. PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8277 is a dual 8-Bit Shift Register which provides the designer with sixteen (16) bits of serial storage operating at a typical shift rate of 20MHz. Features of the 8277 are:

1. TRUE and COMPLEMENT outputs are provided on each register's eighth bit.
2. Positive edge triggering on clock input.
3. SEPARATE CLOCK lines (pins 7 and 10) for each 8-bit register are provided as well as a COMMON CLOCK line (pin 9) for all sixteen storage bits.
4. Common RESET (pin 1).
5. AND-OR gating to the input of each 8-bit register is provided to accomplish the multiplex function.
6. Direct replacement for 9328.

TRUTH TABLE

D _S	D ₀	D ₁	Reset	Function
0	0	x	1	Shift in "0"
0	1	x	1	Shift in "1"
1	x	0	1	Shift in "0"
1	x	1	1	Shift in "1"
x	x	x	0	Reset "Q" to "0"

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA D ₁ , D ₀	DATA SELECT	CLK COMMON	CLK SEP	RESET	OUTPUTS	
"1" Output Voltage (Q)	2.6	3.5		V	2.0V	2.0V	Pulse	0.8V	2.0V	-800μA	6
"1" Output Voltage (Q)	2.6	3.5		V	0.8V	2.0V	0.8V	Pulse		-800μA	6
"0" Output Voltage (Q)			0.4	V	0.8V	0.8V	Pulse	0.8V		16mA	7
"0" Output Voltage (Q)			0.4	V	2.0V	0.8V	Pulse	0.8V		16mA	7
"0" Input Current											
Data, Reset			-1.6	mA	0.4V				0.4V		
Data Select	-0.1		-3.2	mA		0.4V					
Clock Separate	-0.1		-1.6					0.4V			
Clock Common	-0.1		-3.2	mA			0.4V				
"1" Input Current											
Data, Reset, Clock Separate			40	μA	4.5V			4.5V	4.5V		
Data Select			80	μA		4.5V					
Clock Common			80	μA			4.5V				
Power/Current Consumption			540/ 103	mW/mA							8
Input Voltage Rating											
All Inputs	5.5			V	10mA	10mA	10mA	10mA	10mA		

T_A = 25° C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA D ₁ , D ₀	DATA SELECT	CLK COMMON	CLK SEP	RESET	OUTPUTS		
Turn-on Delay												
Clock To Output		25	40	ns								10
Reset To Output		25	40	ns								10
Turn-off Delay												
Clock To Output		25	40	ns								10
Reset To Output		25	40	ns								10
Clock Pulse Width	15			ns								10
Shift Rate	15	20		MHz								10
Data Set-up Time		20	30	ns								10
Data Hold Time			6	ns								10

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive Logic Definitions:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the

- Isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- V_{CC} = 5.25V
- Clock input is driven by a 1kHz square wave for at least 8 cycles prior to measurement.
- Refer to AC Test Figure.

AC TEST FIGURE AND WAVEFORMS



TYPICAL APPLICATION



DESCRIPTION

The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.


The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-by-two, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage (All Outputs)	2.6	3.5		V	0.8V	2.0V	2.0V		Output A	-800 μ A	7
"0" Output Voltage (All Outputs)			0.4	V	0.8V	0.8V	0.8V		Output A	16mA	8
"0" Input Current											
Strobe	-0.1		-1.6	mA	0.4V						
Data Inputs	-0.1		-1.2	mA		0.4V					
Reset	-0.1		-3.2	mA			0.4V				
Clock 1	-0.1		-3.2	mA				0.4V			
Clock 2 (8280)	-0.1		-3.2	mA					0.4V		
Clock 2 (8281)	-0.1		-1.6	mA					0.4V		
"1" Input Current											
Strobe			40	μ A	4.5V						
Data Inputs			40	μ A		4.5V					
Reset			80	μ A			4.5V				
Clock 1			80	μ A				4.5V			
Clock 2 (8280)			80	μ A					4.5V		
Clock 2 (8281)			40	μ A					4.5V		
Power/Current Consumption		184/35	236/45	mW/mA			0V	0V	0V		12
Input Voltage Rating all Inputs	5.5			V	10mA	10mA	10mA	10mA	10mA		10
Output Short Circuit Current	-10		-60	mA	0V					0V	9, 12



$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Clock Mode t_{on} Delay Bit A, B, C, D		15	25	ns							11
Clock Mode t_{off} Delay Bit A, B, C, D		15	25	ns							11
Data/Strobe t_{on} Delay Bit A, B, C, D		25	35	ns							11
Data/Strobe t_{off} Delay Bit A, B, C, D		30	40	ns							11
Toggle Rate	20	25		MHz							11
Strobe Pulse Width		20	35	ns					A _{OUT}		11
Reset Pulse Width		20	35	ns					A _{OUT}		11
Strobe Release Time		30	40	ns					A _{OUT}		11
Reset Release Time		50	75	ns					A _{OUT}		11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Not more than one output should be shorted at a time.
- Each input is tested separately.
- Refer to AC Test Figures.
- $V_{CC} = 5.25\text{V}$.


TYPICAL OUTPUT CHARACTERISTICS



SCHEMATIC DIAGRAM




AC TEST FIGURES AND WAVEFORMS





NOTE: Input pulse notations apply unless otherwise specified.



TOGGLE RATE



INPUT PULSE:
Amplitude = 2.6V
 $t_A = 25\text{ns}$, $t_B = 25\text{ns}$
 $t_r = t_f = 5\text{ns max.}$



CLOCK MODE t_{on}/t_{off} DELAY





- t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.
- Each Q output will be loaded with a load circuit as shown.

INPUT PULSE:
Amplitude = 2.6V
P.W. = 30ns
 $t_r = t_f = 5\text{ns}$.

AC TEST FIGURES AND WAVEFORMS (Cont'd)



DATA/STROBE t_{on}/t_{off}



Strobe, P.A. = 2.6V
 P.W. = 300ns
 PRR = 1 MHz
 $t_r = t_f = 5ns$
 Data, P.A. = 2.6V
 P.W. = 500ns
 PRR = 500 KHz
 $t_r = t_f = 5ns$



- NOTES:
 1. All resistor values are in ohms.
 2. All capacitance values are in picofarads and include jig and probe capacitance.

MINIMUM STROBE PULSE WIDTH



INPUT PULSE:
 Amplitude = 2.6V
 $t_r = t_f = 5ns$


MINIMUM RESET PULSE WIDTH



INPUT PULSE:
 Amplitude = 2.6V
 $t_r = t_f = 5ns$ max.
 Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

AC TEST FIGURES AND WAVEFORMS (Cont'd)

STROBE/RESET RELEASE TIME




NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.


Clock, Strobe/Reset:
Ampl = 2.8V
 $t_r = t_f = 5$ ns max.
PRR = 1 MHz 50% Duty Cycle.

TYPICAL APPLICATIONS

VARIABLE MODULUS COUNTER



TIMING DIAGRAM



DESCRIPTION

The Up/Down Counter is a monolithic MSI circuit containing gates and binaries interconnected to provide a bi-directional divide-by-ten (decade) or divide-by-sixteen (hexadecimal) result as a function of the clock input.

The output code of the decade up/down counter is the commonly used BCD (8421) code, and the output sequence generated is the binary equivalent of the decimal numbers 0 through 9.

The hexadecimal up/down counter provides the output sequence 0 through 15 which is presented in a weighted binary code (8421).



Set and Reset on the binary elements provide asynchronous entry with respect to the clock line, causing a count of "0" or "15" (8284) or of "0" or "9" (8285), and also inhibit propagation of count enable data.

Entry and propagation of data is performed in a synchronous manner with the clock line, which is active on its negative going excursion. The input from a previous stage or other source is channeled through "Carry In" and its propagation can be inhibited by the "Count Enable" line. "Carry In" and "Count Enable" input duality gives added flexibility in multiple package cascading applications.

Direction of the counter is steered from a single line (Up/Down), where a "0" level will cause a "down" count and a "1" level will accomplish an "up" count.

In addition to all Q outputs of the four binaries the \bar{Q} output of the most significant binary (Q4) and the Carry Out term are available.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS	
"1" Output Voltage Q ₁ , Q ₄ , Carry Out Q ₂ , Q ₃ , (8284)	2.6			V	0.8V	2.0V	2.0V			2.0V	-800μA	5
Q ₂ , Q ₃ (8285) Q ₄	2.6 2.6			V	Pulse 2.0V	0.8V	0.8V				-800μA -800μA	5, 9 5
"0" Output Voltage Q ₁ , Q ₂ , Q ₃ , Q ₄ and Carry Out Q ₄			0.4 0.4	V V	2.0V 0.8V	0.8V 2.0V				0.8V	9.6mA 9.6mA	6 6
"1" Input Current Carry In Set Reset Count Enable Clock and Up/Down			120 200 40 40 40	μA μA μA μA μA	Pulse 4.5V Pulse 4.5V		5.0V		4.5V	4.5V	4.5V	
"0" Input Current Carry In Set Reset Count Enable Clock Up/Down	-0.1 -0.1 -0.1 -0.1 -0.1		-3.2 -6.4 -1.6 -1.6 -1.6	mA mA mA mA mA	Pulse 0.4V		0V		0.4V	0.4V	0.4V	
Input Voltage Rating Carry In Reset Set Count Enable Up/Down	5.5 5.5 5.5 5.5 5.5			V V V V V		0V 10mA	5.0V	0V 0V 0V 10mA		10mA 0V 0V 0V		
Output Short Circuit Current	-20		-70	mA			10mA				0V	8, 10

T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS	
Power/Current Consumption		315/ 60	420/ 80	mW/ mA								10
Propagation Delay t _{on} Clock to Q ₄ & Q ₄		32	45	ns								7
t _{on} Clock to Q ₁ , Q ₂ , Q ₃		28	40	ns								7
t _{off} Clock to Q _n , Q _n		25	35	ns								7
t _{on} Reset to Q _n		24	35	ns								7
t _{off} Set to Q _n		15	25	ns								7
t _{on} Reset to Q _n		32	45	ns								7
t _{on} Carry In to Carry Out		15	25	ns								7
t _{off} Carry In to Carry Out		20	30	ns								7
Clock Min. "1" Interval	20	15		ns								7
Count Rate	20	30		MHz								
Carry In, Count Enable, & Up/Down Set-Up Time		15	25	ns								
Carry In, Count Enable & Up/Down Hold Time		0	2	ns								
Set/Reset Pulse Width		20	25	ns								

NOTES.

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Output source current is supplied through a resistor to ground.
6. Output sink current is supplied through a resistor to V_{CC} .
7. Refer to AC Test Figure.
8. Not more than one output should be shorted at a time.
9. Connect Q_4 to count enable, set the counter (1001), and count down. The counter will halt at BCD-7 (0111).
 $V_{CC} = 5.25$ volts.

AC TEST FIGURES AND WAVEFORMS

MODE OF OPERATION

8284 Binary Synchronous Up/Down Counter
8285 BCD Synchronous Up/Down Counter

	SET	RESET	CARRY IN	COUNT ENABLE	UP/DOWN	FUNCTION
A. Asynchronous						
8284 Only	1	0	X	X	X	"0" (0 0 0 0)
8285 Only	0	1	X	X	X	"15" (1 1 1 1)
8285 Only	0	1	X	X	X	"9" (1 0 0 1)
B. Synchronous						
	1	1	0	X	X	Hold *
	1	1	X	0	X	Hold *
	1	1	1	1	0	"Down" Count *
	1	1	1	1	1	"Up" Count *




*Function is synchronous with NEGATIVE going transition of the Clock pin.
X = don't care.

CARRY OUT

$$\text{Carry Out}_{8284} = \text{Carry In} (Q_1 Q_2 Q_3 Q_4 \text{ UP} + \bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4 \text{ DOWN})$$



$$\text{Carry Out}_{8285} = \text{Carry In} (Q_1 Q_4 \text{ UP} + \bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4 \text{ DOWN})$$

CLOCK MODE (t_{ON} AND t_{OFF})





AC TEST FIGURES AND WAVEFORMS (Cont'd)

SET/RESET MODE (t_{on} and t_{off})



Pulse A and B
 Pulse amplitude = 2.6V
 Pulse width (0) = 25ns
 Frequency = 5MHz
 $t_r = t_f = 5ns$ at 10% to 90% points


CARRY IN/CARRY OUT (t_{on} and t_{off})



Carry in pulse
 Pulse amplitude = 2.6V
 Pulse width (0) = 50ns
 Frequency = 10MHz
 $t_r = t_f = 5ns$ at 10% to 90% points

TYPICAL APPLICATIONS

SYNCHRONOUS EXPANSION UP/DOWN COUNTERS



A, F, W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.

The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, the 8288 is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.


The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock.

TRUTH TABLE*

OUTPUT				
Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1

* Connected for Divide-by-Twelve operation (output A connected to CP2)

LOGIC DIAGRAM



V_{CC} = (14) A, F PACKAGES
 GND = (7)
 () = Denotes Pin Numbers for 14 Pin Dual-In-Line Package

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V			Output A	-800 μ A	6, 7
"0" Output Voltage			0.4V	V	0.8V	0.8V	0.8V			Output A	16mA	6, 8
"0" Input Current												
Data Strobe	-0.1		-1.6	mA	0.4V		5.25V					
Data Inputs	-0.1		-1.2	mA		0.4V						
Reset	-0.1		-3.2	mA	5.25V		0.4V					
Clock 1	-0.1		-3.2	mA				0.4V				
Clock 2	-0.1		-1.6	mA					0.4V			
"1" Input Current												
Data Strobe			40	μ A	4.5V		0V					
Data Input			40	μ A		4.5V						
Reset			80	μ A			4.5V					
Clock 1			80	μ A				4.5V				
Clock 2			80	μ A					4.5V			
Power/Current Consumption		184/35	236/45	mW/mA			0V	0V	0V			11
Input Voltage Rating												
Data Strobe	5.5			V	10mA							
Data Inputs	5.5			V		10mA						
Reset	5.5			V			10mA					
Output Short Circuit Current	-10		-60	mA	0V					0V		10, 11

 $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$


CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
Clock Mode t_{ON} Delay		15	25	ns								9
Bit A, B, C, D												
Clock Mode t_{OFF} Delay		15	25	ns								9
Bit A, B, C, D												
Data/Strobe t_{ON} Delay		20	35	ns								9
Bit A, B, C, D												
Data/Strobe t_{OFF} Delay		25	40	ns								9
Bit A, B, C, D												
Toggle Rate	20	25		MHz								9
Strobe Hold Time		25	35	ns		0.8V	2.0V	2.0V		Output A		
Reset Hold Time		20	35	ns	2.0V	0.8V		2.0V		Output A		
Strobe Release Time		30	40	ns								
Reset Release Time		50	75	ns								

NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current

6. limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
7. Measurements apply to each output and the associated data input independently.
8. Output source current is supplied through a resistor to ground.
9. Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figures.
10. Not more than one output should be shorted at a time.
11. $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM





AC TEST FIGURES AND WAVEFORMS





AC TEST FIGURES AND WAVEFORMS (Cont'd)

TOGGLE RATE



INPUT PULSE:
 Amplitude = 3.4V
 $t_A = 100\text{ns}$
 $t_r = 20\text{ns}$
 $t_B = 300\text{ns}$

CLOCK MODE t_{on}/t_{off} DELAY





1. t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.
2. Each Q output will be loaded with the following load circuit:

INPUT PULSE:
 Amplitude = 2.6V
 P.W. = 30ns
 $t_r = t_f = 5\text{ns}$



AC TEST FIGURES AND WAVEFORMS (Cont'd)

DATA/STROBE t_{on} t_{off}



INPUT PULSE
AMPLITUDE=2.6V
 $t_r = t_f = 5ns$


STROBE HOLD TIME



INPUT PULSE
AMPLITUDE=2.6V
 $t_r = t_f = 5ns$


AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM RESET PULSE WIDTH



INPUT PULSE:
 Amplitude = 2.6V
 $t_r = t_f = 5\text{ns max.}$
 Note: Outputs must be previously brought high by placing a "0" on the D strobe input.
 A pulse generator may be substituted for the switch.

STROBE/RESET RELEASE TIME



Clock, Strobe/Reset Amplitude = 2.6V
 $t_r = t_f = 5\text{ns max. PRR} = 1\text{MHz 50% Duty Cycle.}$

NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.

DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8291 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.


Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

Triggering requirements are compatible with any of the 8000 Series elements.

LOGIC DIAGRAMS AND TRUTH TABLES



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V				-200 μ A	6, 7
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V				9.6mA	6, 8
"0" Input Current												
Data Strobe	-0.1		-1.6	mA	0.4		5.25V					
Data Inputs	-0.1		-1.2	mA		0.4						
Reset	-0.1		-2.8	mA	5.25V		0.4					
Clock 1	-0.1		-4.8	mA	5.25V			0.4				
Clock 2 (8290)	-0.1		-4.8	mA	5.25V				0.4			
Clock 2 (8291)	-0.1		-2.4	mA	5.25V				0.4			
"1" Input Current												
Data Strobe			40	μ A	4.5V		0.0V					
Data Inputs			40	μ A		4.5V						
Reset			80	μ A	0.0V		4.5V					
Clock 1			80	μ A	0.0V			4.5V				
Clock 2 (8290)			120	μ A	0.0V				4.5V			
Clock 2 (8291)			80	μ A	0.0V				4.5V			
Output Short Circuit Current A	-20		-70	mA							0.0V	10, 12
B, C, D	-10		-60	mA	0.0V						0.0V	10, 12
Input Voltage Rating												
Data Strobe	5.5			V	10mA							
Clock 1 & 2	5.5			V				10mA	10mA			
Data Inputs	5.5			V		10mA						
Reset	5.5			V			10mA					


 $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
Power Consumption/ Supply Current		190/ 36.5	255/ 48.5	mW/ mA			0.0V	0.0V	0.0V			12
Strobe Pulse Width		15		ns						A _{OUT}		9
Reset Pulse Width		25		ns						A _{OUT}		9
Strobe/Reset Release Time		20		ns						A _{OUT}		9
Clock Mode t_{ON} Delay												
Bit A		12	25	ns								9
Bits B, C, D		15	30	ns								9
Clock Mode t_{OFF} Delay												
Bit A		12	23	ns								9
Bits B, C, D		15	25	ns								9
Strobed Data t_{ON} Delay (All Bits)		31	42	ns								9
Strobed Data t_{OFF} Delay (All Bits)		33	42	ns								9
Toggle Rate	40	60		MHz								9
Clock Mode Switching Test			75	ns								9, 11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figures.
- Not more than one output should be shorted at a time.
- This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.
- $V_{CC} = 5.25\text{V}$.

SCHEMATIC DIAGRAM





AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)


STROBED DATA t_{on}/t_{off} DELAY





STROBE, PA = 2.6V
 PW = 300ns, 50% to 50%
 PRR = 1MHz
 $t_r = t_f = 5ns$

DATA, PA = 2.6V
 PW = 500ns, 50% to 50%
 PRR = 500kHz
 $t_r = t_f = 5ns$

CLOCK MODE SWITCHING TEST




INPUT PULSE:
 Amplitude = 3.4V
 PW = 100ns, 50% to 50%
 PRR = 2.5MHz
 $t_r = 20ns, t_f = 78ns$




AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM STROBE PULSE WIDTH



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ns}$



MINIMUM RESET PULSE WIDTH




INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ns}$
Note: Outputs must be previously brought high by placing a "D" on the D strobe input. A pulse generator may be substituted for the switch.

AC TEST FIGURES AND WAVEFORMS (Cont'd)



TOGGLE RATE



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ns max.}$
PRR = 40MHz, 50% duty cycle.



STROBE/RESET RELEASE TIME



NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.
3. All diodes are 1N916.
4. R1 = 20k, R2 = 146Ω, C1 = 30pF.

DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8293 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.


Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state, A "1"

or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

LOGIC DIAGRAMS AND TRUTH TABLES



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage	2.6	3.6		V	0.8V	2.0V	2.0V		A _{OUT}	-100μA	6,8
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V		A _{OUT}	3.2mA	6,9
"0" Input Current											
Data Strobe	-0.1		-0.4	mA	0.4V		5.25V				
Data Inputs	-0.1		-0.4	mA		0.4V					
Reset	-0.1		-0.6	mA	5.25V		0.4V				
Clock 1	-0.1		-0.6	mA	5.25V			0.4V			
Clock 2 (8292)	-0.1		-1.2	mA	5.25V				0.4V		
Clock 2 (8293)	-0.1		-0.6	mA	5.25V				0.4V		
"1" Input Current											
Data Strobe			20	μA	4.5V		0.0V				
Data Inputs			20	μA		4.5V					
Reset			40	μA	0.0V		4.5V				
Clock 1			40	μA	0.0V			4.5V			
Clock 2 (8292)			80	μA	0.0V				4.5V		
Clock 2 (8293)			40	μA	0.0V				4.5V		
Output Short Circuit Current	-5		-45	mA	0.0V					0.0V	7, 13
Input Voltage Rating											
Data Strobe					10mA						
Clock 1 and 2	5.5			V				10mA	10mA		
Data Inputs	5.5			V		10mA					
Reset	5.5			V			10mA				

T_A = 25° C and V_{CC} = 5.0V



CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Power/Current Consumption		52.5/	69/	mW/			0.0V	0.0V	0.0V		13
		10	13.1	mA							
Clock Mode t _{on} Delay (All Bits)		37	55	ns							10
Clock Mode t _{off} Delay (All Bits)		32	55	ns							10
Strobed Data t _{on} Delay (All Bits)		80	100	ns							10
Strobed Data t _{off} Delay (All Bits)		80	100	ns							10
Clock Mode Switching Test			75	ns							12
Strobe Pulse Width		60	75	ns		0.8V	2.0V	2.0V	A _{OUT}		
Reset Pulse Width		45	60	ns		2.0V	2.0V	2.0V	A _{OUT}		
Strobe/Reset Release Time		80		ns					A _{OUT}		
Toggle Rate	5	10		MHz							

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Not more than one output should be shorted at a time.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with a 75 ns fall-time or less.
- V_{CC} = 5.25 volts.

AC TEST FIGURES AND WAVEFORMS



CLOCK MODE t_{on}/t_{off} DELAY



INPUT PULSE:
 Amplitude = 2.6V
 P.W. = 30ns, 50% to 50%
 $t_r = t_f = 5ns$
 PRR = 1MHz

NOTE:
 1. t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.

STROBED DATA t_{on}/t_{off} DELAY






Strobe,
 P.A. = 2.6V
 P.W. = 300ns, 80% to 50%
 PRR = 1MHz
 $t_r = t_f = 5ns$

Data,
 P.A. = 2.6V
 P.W. = 600ns, 50% to 50%
 PRR = 500KHz
 $t_r = t_f = 5ns$



AC TEST FIGURES AND WAVEFORMS (Cont'd)

CLOCK MODE SWITCHING TEST



INPUT PULSE:
 Amplitude = 3.4V
 P.W. = 100ns, 50% to 50%
 PRR = 2.5MHz
 $t_r = 20$ ns
 $t_f = 75$ ns



MINIMUM STROBE PULSE WIDTH



INPUT PULSE:
 Amplitude = 2.6V
 $t_r = t_f = 6$ ns max.




AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM RESET PULSE WIDTH



INPUT PULSE:
 Amplitude 2.6V
 $t_r = t_f = 5\text{ns max.}$
 NOTE: Outputs must be previously brought high by placing a "Q" on the D strobe input. A pulse generator may be substituted for the switch.



TOGGLE RATE



INPUT PULSE:
 Amplitude = 2.6V
 PRR = 6MHz, 50% duty cycle
 $t_r = t_f = 6\text{ns max.}$

AC TEST FIGURES AND WAVEFORMS (Cont'd)

STROBE/RESET RELEASE TIME



CLOCK, STROBE/RESET:
Amplitude = 2.6V
PRR = 1MHz, 50% duty cycle
 $t_r = t_f = 6ns$ max.

NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.
3. All diodes are 1N916.

B,F PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8T01 Nixie* Decoder/Driver is a one-out-of-ten decoder which has been designed to provide the necessary high voltage characteristics required for driving gas-filled cold-cathode indicator tubes.

It may also be utilized in driving relays or other high voltage interface circuitry. The element is designed using

TTL techniques and is therefore completely compatible with DTL and TTL elements.

The specially designed output drivers provide the necessary stable output state. There are no input codes where all outputs are "off" or where more than one output can be turned "on."

LOGIC DIAGRAM



TRUTH TABLE

INPUT				A	OUTPUT ON
D	C	B			
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	2	2
0	0	1	1	3	3
0	1	0	0	4	4
0	1	0	1	5	5
0	1	1	0	6	6
0	1	1	1	7	7
1	0	0	0	8	8
1	0	0	1	9	9
1	0	1	0	8	8
1	0	1	1	9	9
1	1	0	0	8	8
1	1	0	1	9	9
1	1	1	0	8	8
1	1	1	1	9	9

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	
	MIN.	TYP.	MAX.	UNITS	INPUTS	OUTPUTS
"1" Output Voltage	68			V	0.8V	1.0mA
"0" Output Voltage			2.75	V	2.8V	5.0mA
"1" Input Current			40	μ A	4.5V	
"0" Input Current (A and D)			-0.9	mA	0.4V	
"0" Input Current (B and C)			-1.8	mA	0.4V	
Power/Current Consumption ($V_{CC} = 5.25V$)		63/12	147/28	mW/mA		


NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with Pin 8 tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:


"UP" Level = "1", "DOWN" Level = "0".

- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 88T01B operating temperature range is $-20^{\circ}C$ to $+85^{\circ}C$.

SCHEMATIC DIAGRAM



TYPICAL APPLICATIONS



*A trademark of the Burroughs Corporation.

DESCRIPTION


The 8T04 consists of the necessary logic to decode a 4-bit BCD code to seven segment (0 through 9) readout, as well as some selected signs and letters.

Incorporated in this device is a blanking circuit which turns all segments off when activated. The blanking circuit allows suppression of all numerically insignificant zeros, thereby presenting an easily read display.

Also included is the necessary circuitry to implement suppression of leading and/or trailing zeros. A Lamp Test control is provided to turn all segments on. The Lamp Test allows the viewer to check the validity of the display lamps.

High performance bare collector output transistors are used in the 8T04 for directly driving incandescent lamps or common anode LED displays.

LOGIC DIAGRAM



V_{CC} = (16)
 GND = (9)
 () = Denotes Pin Numbers


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	LT	RB1	RBO BI	DRIVEN INPUTS	OUTPUTS	
"1" Output Voltage RBO	3.1			V			-160 μ A			7, 9
"0" Output Voltage RBO			0.4	V		0.8V	4.8mA	0.8V		8, 9
A-G			0.50	V	0.4V	0.4V	0.4V		40mA	8, 9
"1" Output Leakage Current (A-G)			100	μ A		0.8V			6.0V	9, 10
"1" Input Current RBI			40	μ A		4.5V				
LT			160	μ A	4.5V					
All Other Inputs			80	μ A		4.5V	4.5V	4.5V		
"0" Input Current RBI	-1		-1.2	mA		0.4V				
BI	-1		-2.2	mA			0.4V			
LT	-1		-10	mA	0.4V					
All Other Inputs	-1		-1.8	mA	0.4V			0.4V		
Input Voltage Rating	5.5			V			10mA			11
Power/Current Consumption:										
"S" Temperature Range			394/75	mW/mA						11
"N" Temperature Range			446/85	mW/mA						11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" = "0",
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for a,b,c,d.
- Connect an external 1k \pm 1% resistor to the output for this test.
- V_{CC} = 5.25V.

TEST FIGURE FOR "0" OUTPUT VOLTAGE



SCHEMATIC DIAGRAM



TRUTH TABLE


INPUTS				BI/RBO	OUTPUTS									
INPUT CODE		LAMP TEST	RBI		OUTPUT STATE							DISPLAY CHARACTER		
d	c	b	a	LT		NOTE	A	B	C	D	E	F	G	
X	X	X	X	0	X	X	0	0	0	0	0	0	0	0
X	X	X	X	1	X	0	1	1	1	1	1	1	1	BLK
0	0	0	0	1	0	(Note 1 & 2) 0	1	1	1	1	1	1	1	BLK
0	0	0	0	1	1	(Note 2) 1	0	0	0	0	0	0	1	0
0	0	0	1	1	X	1	1	0	0	1	1	1	1	1
0	0	1	0	1	X	1	0	0	1	0	0	1	0	2
0	0	1	1	1	X	1	0	0	0	0	1	1	0	3
0	1	0	0	1	X	1	1	0	0	1	1	0	0	4
0	1	0	1	1	X	1	0	1	0	0	1	0	0	5
0	1	1	0	1	X	1	1	1	0	0	0	0	0	6
0	1	1	1	1	X	1	0	0	0	1	1	1	1	7
1	0	0	0	1	X	1	0	0	0	0	0	0	0	8
1	0	0	1	1	X	1	0	0	0	1	1	0	0	9
1	0	1	0	1	X	1	1	1	1	1	1	1	0	0
1	0	1	1	1	X	1	1	1	1	1	1	1	1	BLK
1	1	0	0	1	X	1	0	0	0	1	0	0	0	0
1	1	0	1	1	X	1	1	1	0	1	1	1	1	1
1	1	1	0	1	X	1	1	1	1	0	0	0	1	1
1	1	1	1	1	X	1	1	1	1	1	1	1	1	BLK

*COMMA

X = Don't care, either "1" or "0".
BI/RBO is an internally wired OR output.

NOTE:

- BI/RBO used as input.
- BI/RBO should not be forced high when a,b,c,d. RBI terminals are low, or damage may occur to the unit.



B,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T05 consists of the necessary logic to decode a 4-Bit BCD code to seven segment (0 through 9) readout as well as some selected signs and letters.


A Ripple Blanking input is provided to implement suppression of leading and/or trailing zeros. The suppression of all numerically insignificant zeros provides an easily read display.

Incorporated in the Ripple Blanking output (BI/RBO) is the facility to ground all the outputs. Blanking of the outputs allows for intensity modulation.

A Lamp Test input is provided which, when grounded forces all segment outputs high. This allows the viewer to check the validity of the display presentation by testing the integrity of the lamps.

The 8T05 has resistor pullups on the outputs to provide source current sufficient to drive interfacing elements. This allows the unit to drive high voltage transistors for neon displays. The 8T05 can also be used to drive common cathode LED displays at moderate light intensity levels.

LOGIC DIAGRAM




ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				LT	TEST CONDITIONS			OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS		RBI	RBO BI	DRIVEN INPUTS		
A-G "1" Output Voltage	3.9			V	0.4V				-500 μ A	7, 9
A-G Output Source Current	-2.3			mA	0.4V				1.0V	
A-G "0" Output Voltage			0.3	V	4.5V	0.4V	0.4V		+500 μ A	8, 9
RBO "1" Output Voltage		3.1		V			-160 μ A			7, 9
RBO "0" Output Voltage			0.4	V		0.8V	4.8mA	0.8V		8, 9
"1" Input Current										
RBI			40	μ A		4.5V				
LT			160	μ A	4.5V					
All other Inputs			80	μ A		4.5V	4.5V	4.5V		
"0" Input Current										
RBI		-1	-1.2	mA		0.4V				
BI		-1	-2.2	mA			0.4V			
LT		-1	-1.0	mA	0.4V					
All Other Inputs		-1	-1.6	mA				0.4V		
Input Voltage Rating	5.6			V				10mA		
Power/Current Consumption:										
"S" Temperature Range			394/76	mW/mA						10
"N" Temperature Range			110/85	mW/mA						10


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for e,b,c,d.
- $V_{CC} = 5.25V$.

TYPICAL CHARACTERISTIC CURVES



SCHEMATIC DIAGRAM



TRUTH TABLE


INPUTS						BI/RBO	OUTPUTS							
INPUT CODE				LAMP TEST	RBI		OUTPUT STATE							DISPLAY CHARACTER
d	c	b	a	LT		Note	A	B	C	D	E	F	G	
X	X	X	X	0	X	X	1	1	1	1	1	1	1	8
X	X	X	X	1	X	0	0	0	0	0	0	0	0	BLK
0	0	0	0	1	0	0	0	0	0	0	0	0	0	BLK
0	0	0	0	1	1	0	1	1	1	1	1	1	0	0
0	0	0	1	1	X	1	0	1	1	0	0	0	0	0
0	0	1	0	1	X	1	1	1	0	1	1	0	1	0
0	0	1	1	1	X	1	1	1	1	0	0	1	1	0
0	1	0	0	1	X	1	0	1	1	0	0	1	1	0
0	1	0	1	1	X	1	1	0	1	1	0	1	1	0
0	1	1	0	1	X	1	0	0	1	1	1	1	1	0
0	1	1	1	1	X	1	1	1	1	0	0	0	0	0
1	0	0	0	1	X	1	1	1	1	1	1	1	1	0
1	0	0	1	1	X	1	1	1	1	0	0	1	1	0
1	0	1	0	1	X	1	0	0	0	0	0	0	0	1
1	0	1	1	1	X	1	0	0	0	0	0	0	0	0
1	1	0	0	1	X	1	1	1	1	0	1	1	1	0
1	1	0	1	1	X	1	0	0	1	0	0	0	0	0
1	1	1	0	1	X	1	0	0	0	1	1	1	0	0
1	1	1	1	1	X	1	0	0	0	0	0	0	0	BLK

*COMMA

X = Don't care, either "1" or "0".
 BI/RBO is an internally wired OR output.

NOTE:

- BI/RBO used as input.
- BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



B,F,W PACKAGES


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T06 is a monolithic MSI circuit consisting of the necessary logic to decode a 4-bit BCD code to drive 7-segment indicators directly. Open-collector outputs are used for high current source applications, such as driving common cathode LED displays and discrete active components. The 8T06 seven segment decoder/driver accepts a 4-bit binary code and decodes all possible inputs as decimals 0-9 or selected signs and letters. Auxiliary inputs are provided for

maximum versatility. The ripple blanking inputs (RBI) and the ripple blanking output (RBO) may be used for automatic leading and/or trailing-edge zero suppression. The RBO output also acts as an overriding blanking input (BI) which may be used for intensity modulation or strobing of the display. A lamp test (LT) input is provided to check the integrity of the display by activating all outputs independent of the input code.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)


CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	LT	RB1	RB0 B1	DRIVEN INPUTS	OUTPUTS	
"1" Output Voltage RBO	3.1			V			-160 μ A			7, 9
"0" Output Voltage (A-G) RBO			0.5 0.4	V V	4.5V	0.4V 0.8V	0.4V 4.8mA	0.8V	40mA	8, 9 8, 9
"1" Output Leakage Current (A-G)			100	μ A	0.4V				6.0V	9, 10
"1" Input Current RB1			40	μ A		4.5V				
LT			160	μ A	4.5V					
All Other Inputs			80	μ A		4.5V	4.5V	4.5V		
"0" Input Current RB1	-1		-1.2	mA		0.4V				
B1	-1		-2.2	mA			0.4V			
LT	-1		-10	mA	0.4V					
All Other Inputs	-1		-1.6	mA	0.4V	0.4V	0.4V	0.4V		
Input Voltage Rating	5.5			V		10mA		10mA		
Power/Current Consumption: "S" Temperature Range			394/75	mW/mA						11
"N" Temperature Range			446/85	mW/mA						11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND Logic Definitions:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.


- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for a,b,c,d.
- Connect an external 1k \pm 1% resistor to the output for this test.
- $V_{CC} = 5.25V$.

TEST FIGURE FOR "0" OUTPUT VOLTAGE



Each output is tested separately in the ON state.

SCHEMATIC DIAGRAM



TRUTH TABLE


INPUTS				LAMP TEST LT	RBI	BI/RBO Note	OUTPUTS							DISPLAY CHARACTER
INPUT CODE							OUTPUT STATE							
d	c	b	a				A	B	C	D	E	F	G	
X	X	X	X	0	X	X	1	1	1	1	1	1	1	0
X	X	X	X	1	X	0	0	0	0	0	0	0	0	BLK
0	0	0	0	1	0	(Note 1 & 2)	0	0	0	0	0	0	0	BLK
0	0	0	0	1	1	(Note 2)	1	1	1	1	1	1	0	0
0	0	0	1	1	X	1	0	1	1	0	0	0	0	1
0	0	1	0	1	X	1	1	1	0	1	1	0	1	2
0	0	1	1	1	X	1	1	1	1	0	0	0	1	3
0	1	0	0	1	X	1	0	1	1	0	0	1	1	4
0	1	0	1	1	X	1	1	0	1	1	0	1	1	5
0	1	1	0	1	X	1	0	0	1	1	1	1	1	6
0	1	1	1	1	X	1	1	1	1	0	0	0	0	7
1	0	0	0	1	X	1	1	1	1	1	1	1	1	8
1	0	0	1	1	X	1	1	1	1	0	0	1	1	9
1	0	1	0	1	X	1	0	0	0	0	0	0	1	-
1	0	1	1	1	X	1	0	0	0	0	0	0	0	BLK
1	1	0	0	1	X	1	1	1	1	0	1	1	1	A
1	1	0	1	1	X	1	0	0	1	0	0	0	0	B
1	1	1	0	1	X	1	0	0	0	1	1	1	0	C
1	1	1	1	1	X	1	0	0	0	1	1	1	0	D
1	1	1	1	1	X	1	0	0	0	0	0	0	0	BLK

*COMMA

X = Don't care, either "1" or "0".
 BI/RBO is an internally wired OR output.

NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



A,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8T09 is a high speed quad bus driver device for applications requiring up to 25 loads interconnected on a single bus.


The tri-state outputs present a high impedance to the bus when disabled, (control input "1") and active drive when

enabled (control input "0"). This eliminates the resistor pull-up requirement while providing performance superior to open collector schemes. Each output can sink 40mA and drive 300pF loading with guaranteed propagation delay less than 22 nanoseconds.

LOGIC DIAGRAM AND TRUTH TABLE



SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	
"1" Output Voltage	2.4	3.0		V	0.8V	0.8V	-5.2mA	7
"0" Output Voltage		0.2		V	2.0V	0.8V	40mA	8
Output Leakage Current	-40		+40	μ A		2.0V	0.4V or 2.4V	3
"1" Input Current			40	μ A		4.5V		
"0" Input Current			-2.0	mA	0.4V	0.4V		
Input Voltage Flating	5.5			V	10mA	10mA		
Power/Current Consumption		236/45	340/65	mW/mA				11
Output Short Circuit Current	-40		-120	mA	0V	0V	0V	10, 11


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	
Propagation Delay Data to Output			10	ns			30pF load	9
			20	ns			300pF load	9
Disable to Output			14	ns			30pF load	9
			22	ns			300pF load	9
High Z to 0, 0 to High Z			14	ns			30pF load	9
			22	ns			300pF load	9

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figures.
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25$ volts.

AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

PROPAGATION DELAY
("0" TO HIGH Z, t_{pLz} ; HIGH Z TO 0, t_{pzL})




FIGURE 2.

PROPAGATION DELAY
("1" TO HIGH Z, t_{pHh} ; HIGH Z TO "1", t_{pzH})





FIGURE 3.

TYPICAL APPLICATION



The above figure illustrates usage of the 8T09 in data processing logic. For example, FF_1 thru FF_n may represent bit X in each of several functions in a minicomputer (accumulators, MQ register, index registers, indirect address

registers, etc.). Transfer from any source to any load, including transfers from one register to another, can take place along the single path labeled "BUS".

B,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T10 is a high speed Quad D flip-flop with tri-state outputs for use in bus-organized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A common clear input resets all flip-flops upon application of a logic "1" level.

Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".


TRUTH TABLE

D_n	IN_{DIS}	OUT_{DIS}	Q_{n+1}
0	0	0	0
1	0	0	1
X	1	0	Q_n
X	X	1	High Z

Q_n refers to the output state before a clock pulse.

Q_{n+1} refers to the output state after a clock pulse.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	D_n	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	OUTPUT	
"1" Output Voltage	2.4	3.0		V	2.0V	0.8V	0.8V	0.8V	0.8V	0.8V	Pulse	-6.2mA	6
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V	0.8V	0.8V	0.8V	Pulse	32mA	7
Output Leakage Current (High Impedance State)	-40		+40	μA	0.8	0.8V	+2.0V	+2.0V	0.8V	0.8V	Pulse	+0.4V/ +2.4V	
"1" Input Current													
D_n inputs			40	μA	4.5V	0.4V	0.4V	0.4V	0.4V	0.4V			
All Other Inputs			50	μA		4.5V	4.5V	4.5V	4.5V	4.5V	4.5V		
"0" Input Current													
D_n Inputs	-100		-3.2	mA	0.4V								
All Other Inputs	-100		-2.0	mA		0.4V	0.4V	0.4V	0.4V	0.4V	0.4V		
Input Voltage Rating	+5.5V				10mA	10mA	10mA	10mA	10mA	10mA	10mA		

T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	D _h	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	OUTPUT	
Propagation Delay (t _{on} , t _{off})													
Clock to Output													
C _L = 30pf		18	25	ns									12
C _L = 300pf		24	35	ns									12
Disable to Output													
High Z to Logic 0, t _{pZL}		20	30	ns									10, 12
State (C _L = 300pf)													
Logic 0 to High Z, t _{pLZ}		20	30	ns									11, 12
High Z (C _L = 300pf)													
Clear to Output													
C _L = 30pf		15	22	ns									12
C _L = 300pf		21	30	ns									12
Set Up Time, t _{setup}													
Data	+5	-1		ns									12
Input Disable		-6	0	ns									12
Hold Time, t _{hold}													
Data		-1	+5	ns									12
Reset Pulse Width	15			ns									12
Clock Frequency	35	50		MHz									12
Clock Pulse Width													
Positive		8	12	ns									12
Negative		8	12	ns									12
Power/Current Consumption			619/118	mW/mA	0.4V	0.4V	0.4V	4.5V	0.4V	0.4V	4.5V		8
Output Short Circuit Current	-40		-120	mA	4.5V	0.4V	0.4V	0.4V	0.4V	0.4V	4.5V	0.0V	8, 9

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- V_{CC} = 5.25V.
- Not more than one output should be shorted at a time.
- Measured to 1.5V level of output waveform.
- Measured to 10% level of output waveform.
- Refer to AC Test Circuits.

AC TEST CIRCUITS AND WAVEFORMS




FIGURE 1

AC TEST CIRCUITS AND WAVEFORMS (Cont'd)

PROPAGATION DELAY (CLEAR TO OUTPUT)




FIGURE 2

PROPAGATION DELAY (DATA HOLD TIME)




FIGURE 3

PROPAGATION DELAY (DISABLE TO OUTPUT)






FIGURE 4

TYPICAL APPLICATIONS



MULTIPLEXING EIGHT LED DISPLAYS



B,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T13 is a monolithic Dual Line Driver designed to drive 50 ohm or 75 ohm coaxial transmission lines. TTL multiple emitter inputs allow this line driver to interface with stand-and-TTL or DTL systems. The outputs are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with impedances of 50Ω to 500Ω.


Key Design Benefits:

- High-Power Drive Capability:**
Specified at -75mA source current rating at 2.4 volts.
- Party-Line Operation:**
Emitter-follower outputs enable two or more drivers to drive the same line. This permits multiple time-shared terminal connections since these drivers have no effect upon the transmission line unless activated.
- Input gating structure allows employment of the "OR" as well as the "AND" function.**
- High Speed:** $t_{on} = t_{off} = 20ns$ (max).
- Input Clamp Diodes:** Protects inputs from line ringing.
- Single 5 Volt power supply.**

g. Short Circuit Protection:

Incorporates a latch-back short circuit protection feature which protects the device by limiting the current it may source when operating under conditions of zero load resistance.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	AND GATE #1		INPUTS OF #2 AND GATE	OUTPUTS	
					INPUT UNDER TEST	OTHER INPUTS			
"1" Output Voltage	2.4			V	2.0V	2.0V	0.8V	-75mA	6
"1" Output Leakage Current			80	μA	0V	0V	0V	3.0V	7
"0" Output Leakage Current			-800	μA	0.8V	4.5V	0V	0.4V	
"0" Input Current	-0.1		-1.6	mA	0.4V	4.5V			
"1" Input Current			40	μA	4.5V	0V			

T_A = 25° C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	AND GATE NO. 1		INPUTS OF NO. 2 AND GATE	OUTPUTS	
					INPUT UNDER TEST	OTHER INPUTS			
Turn-On Delay, t _{on}		32	20	ns					8, 11
Turn-Off Delay, t _{off}		22	20	ns					8, 11
Power/Current Consumption:									
Output at "0"			315/60	mW/mA	0.8V	0.8V	0.8V		10, 13
Output at "1"			150/28	mW/mA	2.0V	2.0V	2.0V		10, 13
Input Voltage Rating	5.5			V	10mA	0V	0V		
"1" Output Current	-100		-250	mA	4.5V	4.5V	0V	2.0V	12
Output Short Circuit Current			-30	mA	4.5V	4.5V	0V	0V	12
Input Clamp Voltage			-1.5	V	-12mA				

NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. With forced output voltage of 3 volts no more than 500 μ A

8. $R_L = 37\Omega$ to ground.
9. Load is 37Ω in parallel with 1000pF.
10. I_{CC} is dependent upon loading. I_{CC} limit specified is for no-load test condition.
11. Reference AC Test Figure and Pulse Requirements.
12. Reference "Typical Output Current vs Output Voltage Curve."
13. $V_{CC} = 5.25$ volts. Power Consumption specified for both drivers in package.


SCHEMATIC DIAGRAM



AC TEST FIGURE AND WAVEFORMS



TYPICAL OUTPUT CURRENT VERSUS OUTPUT VOLTAGE CURVE



TYPICAL APPLICATIONS

A typical application for the 8T13 is shown in Figure 1. If only one line driver is to be used for each transmission

line, the line may be terminated with 50 ohms on the receiving end only. See Figure 2.




FIGURE 1




FIGURE 2

B, F, W PACKAGES

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8T14 is a Triple Line Receiver designed for applications requiring digital information to be transmitted over long lengths of coaxial cable, strip line, or twisted pair transmission lines. The Receiver's high impedance input structure ($\approx 30k\Omega$) presents a minimal load to the driver circuit and allows the transmission line to be terminated in its characteristic impedance to minimize line reflections.

The built-in hysteresis characteristic of the 8T14 also makes it ideal for such applications as Schmitt triggers, one-shots and oscillators.

*Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.5 volts typically and 0.3 volts minimum over the operating temperature range.

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
"1" Output Voltage	2.8	3.5		V	2.0V	4.5V	0V	0V	-800 μ A	6, 11
	2.6	3.5		V	0V	0.8V	0V	0V	-800 μ A	6, 11
"0" Output Voltage			0.4	V	0.8V	2.0V	0V	0V	16mA	7, 10
			0.4	V	0V	0V	2.0V	2.0V	16mA	7, 10
"0" Input Current:										
S_n	-0.1		-1.6	mA	0V	0.4V				
A_n	-0.1		-1.6	mA	0V		0.4V			
B_n	-0.1		-1.6	mA				0.4V		
"1" Input Current										
R_n			0.17	mA	3.8V					
S_n			40	μ A	3.8V	4.5V				8, 9
A_n			40	μ A			4.5V	0V		
B_n			40	μ A			0V	4.5V		
Hysteresis	0.30	0.50		V		4.5V	0V	0V		8, 9


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
Turn-On Delay, t _{ON}		20	30	ns						12
Turn-Off Delay, t _{OFF}		20	30	ns						
Power/Current Consumption		315/60	380/72	mW/mA						
Input Voltage Rating										
S	5.5			V	3.8V	10mA	0V	0V		
A	5.5			V	0V	0V	10mA	0V		
B	5.5			V	0V	0V	0V	10mA		
Output Short Circuit Current	-50		-100	mA	3.8V	0V	0V	0V	0V	12, 13
Input Clamp Voltage:										
S			-1.5	V		-12mA				
A			-1.5	V			-12mA			
B			-1.5	V				-12mA		


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive current flow is defined as into the terminal referenced.
- Positive Logic Definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Hysteresis is defined as voltage difference between R input level at which output begins to go from "0" to "1" state and level at which output begins to go from "1" to "0". Refer to Hysteresis Test Circuit.
- V_{CC} = 5.0V.
- Previous condition is a "1" output state.
- Previous condition is a "0" output state.
- V_{CC} = 5.25 volts.
- Not more than one output should be shorted at a time.
- Refer to AC Test Circuit and waveforms.


SCHEMATIC DIAGRAM



AC TEST CIRCUIT AND WAVEFORMS



3 Receivers in the package. Test each Receiver using switch positions as shown in Table I.



Input Pulse:
Amplitude = 2.6V
Pulse width = 200nS
(50% Duty Cycle)
 $t_r = t_f = 5nS$ (10% to 90%)

Receiver no.	Position	
	Switch 1	Switch 2
Receiver 1	1	1
Receiver 2	2	2
Receiver 3	3	3

HYSTERESIS TEST CIRCUIT






FIGURE 1

FIGURE 2


- Verify in each of three (3) positions of S_1 (Figure 1) that the following occurs per Figure 2.
- V_1 and V_2 must be between 0.8V minimum and 2.0V max.
 - Hysteresis = $V_1 - V_2 \geq 0.3V$.

TYPICAL APPLICATIONS

COAXIAL TRANSMISSION SYSTEM





PARTY-LINE APPLICATION



If more than one driver/receiver is to be used for each transmission line, the line should be terminated at both ends as shown in Fig. 2.

SCHMITT TRIGGER APPLICATION



A,F PACKAGES PRODUCT AVAILABLE IN 0°C TO +75°C TEMPERATURE RANGE ONLY

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T15 Dual Communications Line Driver provides line driving capability for data transmission between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL STD-188B and CCITT V 24.


This dual 4-input NAND driver will accept standard TTL logic level inputs and will drive interface lines with nominal data levels of +6V and -6V. Output slew rate may be adjusted by attaching an external capacitor from the output terminal to ground. The outputs are protected against damage caused by accidental shorting to as high as $\pm 25V$.

ABSOLUTE MAXIMUM RATINGS *

Input Voltage	+5.5V
Output Voltage	$\pm 25V$
V _{CC}	+15V
V _{EE}	-15V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +75°C

*Limiting values above which serviceability may be impaired.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS	
					DRIVEN	OTHER		
"1" Output Voltage	+5.0	+6.0	+7.0	V	0.8V		-4.0mA	
"0" Output Voltage	-5.0	-6.0	-7.0	V	2.0V		4.0mA	
"0" Input Current	-0.1	-0.8	-1.6	mA	0.4V			
"1" Input Current			40	μA	4.5V	0.0V		

DIGITAL 8000 SERIES TTL/MSI ■ 8T15

$T_A = 25^{\circ}\text{C}$, $V_{CC} = +12.0\text{V}$, $V_{EE} = -12.0\text{V}$


CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS	
					DRIVEN	OTHER		
Output Rise Time			4	μs			Load A	7, 8
Output Fall Time			4	μs			Load B	7, 8
Output Rise Time	200			ns			Load C	7, 8
Output Fall Time	200			ns			Load D	7, 8
Power Consumption (per driver)			275	mW				10
Current from Positive Supply			16	mA				10
Current from Negative Supply			28	mA				10
Input Voltage Rating	5.5			V	10mA	0.0V		
Output Short Circuit Current			-25	mA	0.0V		-25V	9, 10
			+25	mA			+25V	9, 10
Output Impedance (Power on)		95		ohms	0.0V		-3.5 \pm 1mA	
(Power on)		95		ohms	2.0V		+3.5 \pm 1mA	
(Power off)	300	2.5M		ohms			\pm 2V	
Input Clamp Voltage			-1.5	V	-12.0mA			

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current

- limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Refer to AC Test Circuits and waveforms.
- Rise and fall times are measured between the +3V and -3V points on the output waveform.
- Test each driver separately.
- $V_{CC} = +12.6\text{V}$, $V_{EE} = -12.6\text{V}$


SCHEMATIC DIAGRAM




AC TEST FIGURES & WAVEFORMS



TYPICAL OUTPUT CHARACTERISTIC CURVE



TYPICAL APPLICATIONS



Signetics DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER WITH HYSTERESIS

8T16

A, F PACKAGES PRODUCT AVAILABLE IN 0° TO +75°C TEMP. RANGE ONLY.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T16 Dual Communications Line Receiver provides receiving capability for data lines between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL-STD-188B and CCITT V24 and operates from a single 5 volt power supply.

The receivers accept single (EIA) or double ended (MIL) inputs and are provided with an output strobing control. Both EIA and MIL input standards are accommodated.


When using the EIA input terminal (with the Hysteresis terminal open), input voltage threshold levels are typically +2V and -2V with a guaranteed minimum Hysteresis of 2.4V. By grounding the "Hysteresis" terminal, the EIA input voltage threshold levels may be shifted to typically +1.0V and +2.1V with a minimum guaranteed Hysteresis of 0.75V. (Note that when using the EIA inputs, the MIL inputs—both positive and negative—must be grounded).

The MIL input voltage threshold levels are typically +0.6V and -0.6V with a minimum guaranteed Hysteresis of 0.7V. A MIL negative terminal is provided on each receiver per specification MIL-STD-188B to provide for common mode noise rejection.

Each receiver includes a strobe input so that:

- A "1" on the strobe input allows data transfer.
- A "0" on the strobe input holds the output high.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Input Voltage (EIA and MIL)	±25V
V _{CC}	+7.0V
Storage Temperature	-65°C to +175°C
Operating Temperature	0°C to +75°C

* Limiting values above which serviceability may be impaired.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS						
					EIA	MIL(+)	MIL(-)	HYS	STROBE		
"1" Output Voltage (EIA) ("Hysteresis" Open)	2.6	3.5		V	-3.0V	0V	0V		2.0V	-800μA	8, 12
"1" Output Voltage (EIA) ("Hysteresis" grounded)	2.6	3.5		V	+0.3V	0V	0V	0V	2.0V	-800μA	8, 10
"1" Output Voltage (MIL)	2.6	3.5		V		-0.1mA	0V		2.0V	-800μA	8, 11
"1" Output Voltage (Strobe)	2.6	3.5		V	+3.0V	0V	0V		0.8V	-800μA	8
"0" Output Voltage (EIA) ("Hysteresis" Open)			0.4	V	+3.0V	0V	0V		2.0V	9.6mA	9, 12
"0" Output Voltage (EIA) ("Hysteresis" grounded)			0.4	V	+3.0V	0V	0V	0V	2.0V	9.6mA	9, 12
"0" Output Voltage (MIL)			0.4	V		+0.1mA	0V		2.0V	9.6mA	9, 13
"0" Output Voltage (MIL)			0.4	V		+0.9V	0V		2.0V	9.6mA	9, 13


T_A = 25° C and V_{CC} = 5.0V (Cont'd)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	INPUTS						
					EIA	MIL(+)	MIL(-)	HYS	STROBE		
"1" Output Voltage (EIA) ("Hysteresis" open)	2.8	3.5		V	+1.2V	0V	0V		2.0V	-800μA	8, 12
"1" Output Voltage (MIL)	2.8	3.5		V		+0.35V	0V		2.0V	-800μA	8, 13
"0" Output Voltage (EIA) ("Hysteresis" open)		0.2	0.4	V	-1.2V	0V	0V		2.0V	9.6mA	9, 10
"0" Output Voltage (MIL)		0.2	0.4	V		-0.35V	0V		2.0V	9.6mA	9, 11
Input Resistance (EIA)	3	5	7	kΩ	±25V	0.0V	0.0V				
Input Resistance (MIL)	7.5	11.4		kΩ	0.0V	±25V	0.0V				
Power Consumption (per receiver)		44	75	mW	3.0V	0V	0V				17
Output Short Circuit Current	-10		-70	mA	-3.0V	0.0V	0.0V		5.00V	0.0V	16, 17
Propagation Delay		100	150	ns					5.00V		14
Signal Switching Acceptance	20			kHz					5.00V		15

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of latch-up over the specified input voltage range.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Previous EIA input: +3V (See hysteresis curve).
- Previous MIL input: +0.9V (See hysteresis curve)
- Previous EIA input: -3V (See hysteresis curve).
- Previous MIL input: -0.9V (See hysteresis curve).
- Reference AC Test Figure.
- This test guarantees transfer of signals of up to 20kHz. Connect 1000pF between the output terminal and ground.
- Each receiver to be tested separately.
- V_{CC} = 5.25V.

SCHEMATIC DIAGRAM




HYSTERESIS CURVES

EIA – "HYSTERESIS" OPEN



EIA – "HYSTERESIS" GROUNDED




MIL – HYSTERESIS




*V_{in} IS REFERENCED TO THE MIL (-) INPUT TERMINAL


AC TEST FIGURE AND WAVEFORMS



PROPAGATION DELAY




SIGNAL SWITCHING ACCEPTANCE




TYPICAL APPLICATIONS


HIGH DIFFERENTIAL NOISE IMMUNITY
(EIA + INPUT)




HIGH COMMON MODE NOISE IMMUNITY
(MIL + INPUT)




EIA FAIL-SAFE OPERATION




AC COUPLED OPERATIONS



SCHMITT TRIGGER



SINE TO SQUARE WAVE CONVERTER



B,F PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Bidirectional One Shot is intended for applications where high speed low level signal processing is required.

The 8T20 is a Monolithic Building Block, consisting of a high speed analog comparator, digital control circuitry, and a precision monostable multivibrator. The differential input threshold voltage is between $\pm 4\text{mV}$ with respect to the input reference level which may range from -3.2V to $+4.2\text{V}$. For input frequencies up to 8MHz , the device may be conditioned to act as a frequency doubler since it can trigger on both positive and negative input transitions.

Timing pins permit using this device in a variety of applications where external control over pulse width is desirable. Pulse width (t_w) is defined by the relationship $t_w = C_X R_X \text{Log}_2 2$. Pulse width stability is internally compensated and virtually independent of temperature and V_{CC} variations, thus only limited by the accuracy of external timing components.

An internal resistive divider is available on the chip to provide a voltage of 1.4V (typ.). This output can be connected directly, to either of the comparator inputs as a reference voltage when interfacing with TTL outputs.

ABSOLUTE MAX RATINGS


Input Voltage

V_{CC} : +7V

V_{EE} : -7V

MAX DIFF. INPUT VOLTAGE $\pm 5\text{V}$

LOGIC DIAGRAM



APPLICATIONS


DISC, TAPE AND DRUM READERS

DIGITAL COMMUNICATIONS RECEIVERS

SIGNAL CONDITIONERS

TRANSITION DETECTORS

INPUT/OUTPUT WAVEFORMS



FEATURES

- DIFFERENTIAL INPUT THRESHOLD = $\pm 4\text{mV}$
- PULSE POSITION ERROR = TYPICALLY $< 3\text{ns}$
- MAX. INPUT FREQUENCY = 8MHz
- TRIGGERS ON POSITIVE AND/OR NEGATIVE TRANSITIONS

ELECTRICAL CHARACTERISTICS (Over Recommended Temperature Range and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"1" Output Voltage (All Outputs)	2.6			V	$I_{out} = -800\mu A$	7
"0" Output Voltage (All Outputs)			0.4	V	$I_{out} = +16mA$	8
DIFFERENTIAL INPUTS						
Input Threshold Voltage (V_T)			± 4	mV		10
Input Bias Current			125	μA	Figure 5	
Input Offset Current		2		μA		
Common Mode Input Volt, Range	-3.2		+4.2	V		12
DIGITAL INPUTS						
"1" Input Current			40	μA	$V_{in} = 4.5V$	
"0" Input Current						
PEC. NEC	-0.1		-2.4	mA	$V_{in} = 0.4V$	
Clear	-0.1		-1.6	mA	$V_{in} = 0.4V$	
Input Voltage Rating (Logic Inputs)	5.5			V	$I_{in} = 10mA$	
Reference Voltage (V_{REF})	0.8	1.4	2.0	V	Pin 7 tied to Pin 6	
Output Pulse Width, Fig. 1	10		40	ns	$R_x = 10K, C_x = \text{Open}$	11
Output Pulse Width, Fig. 3	600		800	ns	$R_x = 10K, C_x = 100pf$	11
Power Supply Current						
I_{CC}		37	55	mA	$V_{CC} = +5.25V$	
I_{EE}		-12	-20	mA	$V_{CC} = -5.25V$	
Short Circuit Current (I_{SO})	-20		-70	mA		9



$T_A = 25^\circ C, V_{CC} = +5.00V, V_{EE} = -5.00V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Output Frequency	16			MHz	Fig. 1, $f_{in} = 8 \text{ MHz}$	11
Propagation Delay (t_{on}, t_{off})						
Input to Q, \bar{Q}		30	50	ns	Fig. 2	11
Input to A, \bar{A}		30	50	ns	Fig. 4	11
Clear to Q, \bar{Q}		20	30	ns		



NOTE:

- All Voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is applied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Not more than one output should be shorted at a time.
- The differential input threshold voltage (V_T) is defined as the maximum DC voltage deviation from the reference level necessary to trigger the one-shot.
- Refer to AC test circuits.
- Common mode voltages that are confined within the dynamic range as specified will not cause false triggering of the one-shot.

AC TEST CIRCUITS



AC TEST CIRCUITS (Cont'd)



INPUT BIAS CURRENT TEST CIRCUIT




FIGURE 5

PRODUCT AVAILABLE IN 0°C TO +75°C TEMP. RANGE ONLY.


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Signetics N8T22A is a direct pin-for-pin replacement for the 9601 retriggerable one-shot. Triggering can be performed on either the leading or falling edge of the input signal through selection of the proper input terminal.

The inputs are level-sensitive making triggering independent of signal transition times. Output pulse width is determined by external timing components (R_X and C_X) with each trigger pulse initiating a complete new timing cycle.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
"1" Output Voltage	2.4	3.4		V	$I_{out} = -960\mu A$
"0" Output Voltage		0.2	0.45	V	$I_{out} = 12.8mA$
Input HIGH Voltage	1.9			V	
Input LOW Voltage			0.9	V	
"0" Input Current			1.6	mA	$V_{in} = 0.45V$
"1" Input Current			60	μA	$V_{in} = 4.5V$
Timing Resistor	5.0		50	k Ω	
C_{Stray} - Maximum allowable wiring capacitance			50	pF	P13 to Ground

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$



CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
Propagation Delay					
Negative Trigger Input to True Output (t_{pd}^+)		25	40	ns	$R_X = 5.0k\Omega, C_X = 0$ $C_L = 15pF$
Negative Trigger Input to False Output (t_{pd}^-)		25	40	ns	$R_X = 5.0k\Omega, C_X = 0$ $C_L = 15pF$
Min. True Output Pulse Width		45	85	ns	$R_X = 5.0k\Omega, C_X = 0$ $C_L = 15pF$
Pulse Width Variation	3.08	3.42	3.76	μs	$R_X = 10k\Omega, C_X = 1000pF$
Short Circuit Current	-10		-40	mA	$V_{out} = 0V$
Power Supply Current			25	mA	$V_{CC} = 5.25V$

NOTES:


1. Positive current is defined as into the pin referenced.
2. Unless otherwise noted, 10kΩ resistor placed between Pin 13 and V_{CC} (R_X).

AC TEST FIGURE AND WAVEFORMS

TRIGGER INPUT/OUTPUT AND PULSE WIDTH



WAVEFORM A.



WAVEFORM B.

NOTES:

1. Pulse Generator has the following characteristics:
t_r = t_f = 10ns (10% to 90%), AMP. = 3V.
2. C_L includes probe and jig capacitance.
3. For t_{pd+}, t_{pd-} and t_{pw} (min.)
R_X = 5kΩ ± 1%, C_X = OPEN, PRR = 1MHz.
4. For Δt_{pw}: R_X = 10kΩ ± 1%, C_X = 1000pF ± 1%,
PRR = 200kHz.

OPERATION RULES




1. An external resistor (R_X) and external capacitor (C_X) are required as shown in the Logic Diagram.
2. The value of R_X may vary from 5.0 to 50 kΩ (0 to 75°).
3. C_X may vary from 0 to any necessary value available. If however, the capacitor has leakages approaching 3.0 μA or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
4. If electrolytic capacitors are to be used, the following configurations are recommended:

A. For use with low leakage electrolytic capacitors.

The normal RC configuration can be used predicably only if the forward capacitor leakage at 5.0 volts is less than 3 μA, and the inverse capacitor leakage at 1.0 volt is less than 5 μA over the operational temperature range, and Rule 3 above is satisfied.

B. Use with high inverse leakage current electrolytic capacitors.

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.



The output pulse with (t) is defined as follows

$$t = 0.32 R_X C_X \left[1 + \frac{0.7}{R_X} \right]$$

Where R_X is in kΩ, C_X is in pF, t is in ns; for C_X < 10³ pF.

TYPICAL OUTPUT PULSE WIDTH VERSUS TIMING RESISTANCE AND CAPACITANCE FOR C_X < 10³ pF IS SHOWN IN THE OPPOSITE GRAPH.

B.W. PACKAGES 0°C to +75°C

DIGITAL 8000 SERIES TTL MSI

DESCRIPTION

The 8T23 is a Dual Line Driver designed to meet all of the requirements of the IBM System/360, System/370 I/O interface specifications (IBM Specification GA 22-6974-0).

The low impedance emitter follower output will drive terminated lines such as coaxial cable or twisted pair. The output is protected against accidental shorting by an internal clamping network which turns on once the output voltage drops below approximately 1.5 volts. The uncommitted emitter output structure allows Dot-OR logic to be performed as in "Party-Line" operations.


Multiple emitter inputs allow the 8T23 to interface with standard TTL or DTL systems and the circuit operates from a single +5 volt power supply.

Additional logic incorporated in the 8T23 Dual Line Driver can be used during the power-up and power-down sequence to ensure that no spurious noise is generated on the line.


FEATURES

- $I_{OUT} = 59.3mA$ AT 3.11 VOLTS
- UNCOMMITTED EMITTER OUTPUT STRUCTURE FOR PARTY-LINE OPERATION
- SHORT-CIRCUIT PROTECTION
- SINGLE 5 VOLT POWER SUPPLY
- AND-OR LOGIC CONFIGURATION

LOGIC DIAGRAM WITH PIN LAYOUT



CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ TO $+75^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN	TYP	MAX	UNITS	AND GATE # 1		INPUTS OF # 2 AND GATE	OUTPUT	
					INPUT UNDER TEST	OTHER INPUT			
"0" Output Voltage			+0.15	V	0.8V	4.5V	0V	-240 μ A	7
"1" Output Leakage Current			40	μ A	0V	0V	0V	3.0V	1, 13
"0" Input Current	-0.1		-1.6	mA	0.4V	4.5V			
"1" Input Current			40	μ A	4.5V	0V			



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN	TYP	MAX	UNITS	AND GATE # 1		INPUTS OF # 2 AND GATE	OUTPUT	
					INPUT UNDER TEST	OTHER INPUT			
"1" Output Voltage	3.11			V	2.0V	2.0V	0.8V	-59.3mA	
Turn-On Delay, t_{on}		12 15	20 25	nS nS					8, 11 9, 11
Turn-Off Delay, t_{off}		12 20	20 35	nS nS					8, 11 9, 11
Power/Current Consumption									
Output at "0"			315/ 60	mW/ mA	0.8V	0.8V	0.8V		10, 14
Output at "1"			150/ 28	mW/ mA	2.0V	2.0V	2.0V		10, 14
Input Voltage Rating	5.5			V	10mA	0V	0V		
"1" Output Current	-100		-250	mA	4.5V	4.5V	0V	2.0V	12, 14
Input Clamp Voltage			-1.5	V	-12mA				


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- With forced output current of 240 μ A the output voltage must not exceed 0.15V.
- $R_L = 50\Omega$ to ground.
- Load is 50 Ω in parallel with 100pF.
- I_{CC} is dependent upon loading. I_{CC} limit specified is for no-load test condition for both drivers.
- Reference AC Test Circuit and Pulse Requirements.
- Reference "Typical Output Current vs. Output Voltage Curve".
- $V_{CC} = 0.00V$.
- $V_{CC} = 5.25V$.


AC TEST FIGURE AND WAVEFORMS



TYPICAL OUTPUT CHARACTERISTICS



TYPICAL APPLICATIONS



B,W PACKAGES 0°C TO +75°C

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T24 is a Triple Line Receiver designed specifically to meet the IBM System/360, System/370 I/O Interface Specification (IBM Specification GA 22-6974-0). Each receiver incorporates hysteresis to provide high noise immunity and high input impedance to minimize loading on the driver circuit.

An input voltage of 1.7 volts or more is interpreted as a logical one; an input of 0.70 volts or less is interpreted as a logical zero as is an open circuited input.

The receiver input (R) of the 8T24 will not be damaged by a DC input of +7.0 volts with power on or by a DC input of +6.0 volts with power off in the receiver. The 8T24 will also withstand an input of -0.15V with power on or off.


The 8T24 is fully compatible with TTL and DTL systems and operates from a single 5 volt power supply.

FEATURES

- BUILT-IN INPUT THRESHOLD HYSTERESIS*
- HIGH SPEED: $T_{ON} = T_{OFF} = 20ns$ (TYPICAL)
- EACH CHANNEL CAN BE STROBED INDEPENDENTLY
- FANOUT OF TEN (10) WITH STANDARD TTL INTEGRATED CIRCUITS
- INPUT GATING IS INCLUDED WITH EACH LINE RECEIVER FOR INCREASED APPLICATION FLEXIBILITY
- OPERATION FROM A SINGLE +5V POWER SUPPLY

* Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.4V typically and 0.2V minimum over the operating temperature range.

LOGIC DIAGRAM WITH PIN LAYOUT



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ TO $+75^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
"1" Output Voltage	2.6	3.4		V	1.70V	4.5V	0V	0V	-800 μ A	7
	2.6	3.4		V	0V	0.7V	0V	0V	-800 μ A	7
"0" Output Voltage		0.2	0.4	V	0.70V	1.7V	0V	0V	16mA	8
		0.2	0.4	V	0V	0V	1.7V	1.7V	16mA	8
"0" Input Current S_n A_n B_n	-0.1		-1.6	mA	0V	0.4V	0.4V	0.4V		
	-0.1		-1.6	mA	0V					
	-0.1		-1.6	mA						
"1" Input Current R_n R_n R_n S_n A_n B_n			0.17	mA	3.11V	4.5V	4.5V	0V	4.5V	9
			5.0	mA	7.0V					
			5.0	mA	6.0V					
			40	μ A	3.11V					
			40	μ A						
			40	μ A						


ELECTRICAL CHARACTERISTICS (AT $V_{CC} = 5.0V$ AND $T_A = 25^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
Turn-On Delay, t_{on}		20	30	nS						13
Turn-Off Delay, t_{off}		20	30	nS						13
Hysteresis	0.2	0.4		V		4.5V	0V	0V		11, 12
Power/Current Consumption		315	380	mW						14
		60	72	mA						
Input Voltage Rating S A B	5.5			V	3.11V	10mA	0V	0V		
	5.5			V	0V	0V	10mA	0V		
	5.5			V	0V	0V	0V	10mA		
Output Short Circuit Current	-50		-100	mA	3.11V	0V	0V	0V		10, 14
Input Voltage Rating S A B			-1.5	V		-12mA	-12mA	-12mA		
			-1.5	V						
			-1.5	V						


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is applied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- $V_{CC} = 0.00V$
- Not more than one output should be shorted at a time.
- Hysteresis is defined as the voltage difference between the R input level at which the output begins to go from "0" to "1" state and the level at which the output begins to go from "1" to "0".
- See Hysteresis test circuit.
- Refer to AC test circuits.
- $V_{CC} = 5.25V$.


CIRCUIT SCHEMATIC




AC TEST CIRCUIT AND WAVEFORMS



HYSTERESIS TEST CIRCUIT



TYPICAL APPLICATION



V PACKAGE N8T25 0°C TO +75°C

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T25 is a Dual MOS-to-TTL Sense Amplifier designed to accept low level MOS signals from the output of Random Access Memories and store the information in a latch in response to an external Strobe signal. A tristate buffer presents the data to the output using conventional TTL logic levels. The 8T25 operates from a single +5 volt supply.


CIRCUIT OPERATION

A logic "1" level on the Disable line will effectively disconnect the outputs of the Sense Amplifier from a common bus by turning both totem-pole transistors off. When the Disable line returns to a logic "0" level, the outputs will be preset to a logic "1" state. A low-going Strobe pulse will then transfer the data at Inputs A and B to their respective outputs non-inverted.

Due to the internal latch, output data will remain stable regardless of any change in input levels until a Disable signal again forces both outputs to the high impedance state.

The data inputs are current sensitive with a threshold of $300\mu\text{A}$, although the driving source voltage must be greater than 1.6 volts in the high level.


LOGIC DIAGRAM



FEATURES

- MOS-TO-TTL CONVERTER
- INTERNAL LATCH
- TRISTATE OUTPUTS
- SINGLE +5V SUPPLY

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS ($T_A = 0^\circ\text{C}$ TO 75°C , $V_{CC} = 5\text{V} \pm 5\%$)

PARAMETER	LIMITS				INPUTS					
	MIN.	TYP.	MAX.	UNITS	A	B	DISABLE	STROBE	OUTPUTS	NOTES
"1" Output Voltage	2.8	3.5		V	400 μA	400 μA	0.8V	0.8V	-1.5mA	7
"0" Output Voltage			0.40	V	200 μA	200 μA	0.8V	0.8V	16mA	8
Output "1" Leakage Current										
Output "A"			100	μA	200 μA	1.5mA	2.0V	0.8V	3.9V	
Output "B"			100	μA	1.5mA	200 μA	2.0V	0.8V	3.9V	
Output "0" Leakage Current			100	μA	1.5mA	1.5mA	2.0V	0.8V	0V	
Input Clamp Voltage			-1.5	V			-12mA	-12mA		
Power/Current Consumption			210/40	mW/mA	400 μA	400 μA	4.5V	0V		11
"0" Input Current (Strobe, Disable)	-0.1		-1.6	mA			0V	0V		
"1" Input Current (Strobe, Disable)			40	μA			4.5V	4.5V		
Input Voltage Rating (Strobe, Disable)			5.5	V			1.0mA	1.0mA		
Output Short Circuit Current	-20		-70	mA				2.0V	0V	10, 11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figure.
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25\text{V}$.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)

PARAMETER	LIMITS				INPUTS					
	MIN.	TYP.	MAX.	UNITS	A	B	DISABLE	STROBE	OUTPUTS	NOTES
Propagation Delay Strobe to Output (t_{ds})		15	25	ns						Fig. 1
Disable to "0" Output (t_{pZL})		15	25	ns						Fig. 2
"0" Output to Disable (t_{pLZ})		8	15	ns						Fig. 2
Disable to "1" Output (t_{pZH})		15	25	ns						Fig. 3
"1" Output to Disable (t_{pHZ})		9	20	ns						Fig. 3

AC TEST CIRCUITS AND WAVEFORMS

PROPAGATION DELAY (STROBE TO OUTPUT)







Fig. 1



PROPAGATION DELAY (DISABLE TO OUTPUT)



NOTE: t_{piz} = "0" OUTPUT TO HIGH-Z
 t_{pzi} = HIGH-Z TO "0" OUTPUT

Fig. 2


PROPAGATION DELAY (DISABLE TO OUTPUT)



NOTE: t_{piz} = "1" OUTPUT TO HIGH-Z
 t_{pzi} = HIGH-Z TO "0" OUTPUT

Fig. 3

TYPICAL APPLICATION



B,F PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T26 Bus Driver/Receiver contains four pair of invert- ing logic gates along with two buffered common enable lines.

Both the Driver and Receiver gates have tri-state outputs and PNP inputs. Tri-state outputs provide the high switch- ing speeds of totem-pole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200 μ A maximum.

A logic "1" on the Data Enable (D/E) input allows input data to be transferred to the outputs of the Drivers while a logic "0" will force the outputs to a high impedance state and will also disable the PNP resulting in negligible input load current. The Driver gate will sink 40mA of current with a maximum V_{CE} of 0.5V.

The Receiver gates are enabled by a logic "0" on the Re- ceiver Enable (R/E) pin and provide 16mA current sink capability. A logic "1" forces the Receiver outputs to a high impedance state and disables the PNP inputs.


FEATURES

- SCHOTTKY-CLAMPED TTL
- PROPAGATION DELAY = 17ns (MAX.)
- TRI-STATE OUTPUTS
- PNP INPUTS
- 40mA CURRENT SINK CAPABILITY
- SBD* INPUT CLAMPS
- *SCHOTTKY-BARRIER-DIODE

APPLICATIONS

- HALF-DUPLEX DATA TRANSMISSION
- ROUTING DATA IN BUS-ORIENTED SYSTEMS
- HIGH CURRENT DRIVERS
- MOS-TO-TTL INTERFACE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = -0^\circ C$ TO $+75^\circ C$)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION	NOTES
Input "0" current (All inputs)			-200	μA	$V_{in} = 0.4$	
Input "1" current D_{in}, D_E, R_E			25	μA	$V_{in} = 5.25$	
Input (0) Threshold Voltage	0.85			volts		
Input (1) Threshold Voltage			2	volts		
D_{Out} (1) Voltage Pins 3,6,10,13	2.6	3.1		volts	$I_{out} = -10mA$	7
R_{Out} (1) Voltage Pins 2,5,11,14	2.6	3.1		volts	$I_{out} = -2.0mA$	7
D_{Out} (0) Voltage Pins 3,6,10,13			0.50	volts	$I_{out} = 40mA$	8
R_{Out} (0) Voltage Pins 2,5,11,14			0.50	volts	$I_{out} = 16mA$	8
Output (1) off leakage current			100	μA	$V_{out} = 2.6V$	
Input clamp voltage			-1.0	volts	$I_{in} = -5mA$	
D_{Out} short circuit current – Pins 3,6,10,13	-50		-150	mA	$V_o = 0$ volts	11, 12
R_{Out} short circuit current – Pins 2,5,11,14	-30		-75	mA	$V_o = 0$ volts	11, 12
Power/Current Consumption			457/87	mW/mA	$V_{cc} = 5.25$	11



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.00V$, $T_A = 25^\circ C$)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION	NOTES
Propagation Delay						
D_{Out} to R_{Out} (t_{on})		6	10	nsec		9
D_{Out} to R_{Out} (t_{off})		13	18	nsec		9
D_{In} to D_{Out} (t_{on})		16	20	nsec		9
D_{In} to D_{Out} (t_{off})		16	20	nsec		9
Data Enable to Data Output						
High Z to 0 (t_{pZL})		29	38	nsec		9
0 to High Z (t_{pLZ})		35	43	nsec		9
Receiver Enable to Receiver Output						
High Z to 0 (t_{pZL})		20	30	nsec		9
0 to High Z (t_{pLZ})		10	17	nsec		9

NOTES:

- All voltage measurements are referenced to the ground terminal.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Circuits.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25$ volts.
- Do not ground more than one output at a time.

AC TEST CIRCUITS AND WAVEFORMS



PROPAGATION DELAY (D_{OUT} TO R_{OUT})

INPUT PULSE:

$$t_r = t_f = 5\text{ns (10\% to 90\%)}$$

$$\text{freq} = 10\text{MHz (50\% duty cycle)}$$

$$\text{Amplitude} = 2.6\text{V}$$

PROPAGATION DELAY (D_{IN} TO D_{OUT})



INPUT PULSE:

$$t_r = t_f = 5\text{ns (10\% to 90\%)}$$

$$\text{freq} = 10\text{MHz (50\% Duty Cycle)}$$

$$\text{Amplitude} = 2.6\text{V}$$

PROPAGATION DELAY (DATA ENABLE TO DATA OUTPUT)





INPUT PULSE:

$$t_r = t_f = 5\text{ns (10\% to 90\%)}$$

$$\text{freq} = 5\text{MHz (50\% Duty Cycle)}$$

$$\text{Amplitude} = 2.6\text{V}$$

PROPAGATION DELAY (RECEIVE ENABLE TO RECEIVE OUTPUT)




INPUT PULSE:

$$t_r = t_f = 5\text{ns (10\% to 90\%)}$$

$$\text{freq} = 5\text{MHz (50\% Duty Cycle)}$$

$$\text{Amplitude} = 2.6\text{V}$$

TYPICAL APPLICATIONS



DESCRIPTION

Series 82S Schottky TTL circuits are implemented with Schottky-barrier-diode clamping to achieve ultra-high speeds previously obtainable only with emitter-coupled logic, yet they retain the desirable features of, and are completely compatible with, most of the popular saturated logic circuits.

Schottky-barrier-diode clamping prevents transistors from achieving classic saturation and thereby effectively eliminates excess charge storage and subsequent recovery times. These recovery times contribute significantly to overall propagation delays experienced with saturated digital-logic circuits.

The Schottky-clamped transistors are formed by using Schottky-barrier-diodes in parallel with the base-collector junctions. This is realized physically by depositing metal over the base and N region of the collector forming a metal-silicon diode. The effect of this diode, which has a lower forward voltage than the collector-base junction is to hold the transistor out of saturation by diverting most of the excess base current. The reduction in stored-charge plus the use of smaller geometries results in a major improvement of switching characteristics.

By eliminating gold-doping normally employed in conventional TTL processing to reduce storage time, PNP transistors can be used to advantage by the circuit designers.


In 82S MSI, PNP transistors are used to reduce input loading as illustrated in Fig. 1. Maximum low level input current is specified at 400 μ A which allows the systems designer to upgrade existing designs without encountering fanout limitations.

FEATURES

- 3ns TYPICAL GATE PROPAGATION DELAY
- 20mW PER-GATE TYPICAL POWER DISSIPATION
- LOW LEVEL INPUT CURRENT (PER UNIT LOAD = 0.4mA MAX.)

EASE OF SYSTEM DESIGN

- FULLY COMPATIBLE WITH SERIES 8000, 54/74 TTL, AND MOST DTL
- SCHOTTKY-DIODE-CLAMPED INPUTS SIMPLIFY SYSTEM DESIGN
- TERMINATED, CONTROLLED-IMPEDANCE LINES NOT NORMALLY REQUIRED
- LOW OUTPUT IMPEDANCE: PROVIDES LOW AC NOISE SUSCEPTABILITY AND DRIVES HIGHLY CAPACITIVE LOADS



LOW CURRENT PNP INPUT STRUCTURE

Figure 1

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted)

SUPPLY VOLTAGE V_{CC}	+7V
INPUT VOLTAGE	+6V
OUTPUT VOLTAGE	+7V
OPERATING FREE-AIR TEMPERATURE RANGE	0°C to 75°C

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S30 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, the f output is unconditionally low and the \bar{f} output is unconditionally high.

FEATURES


- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- DIRECT OUTPUT INHIBIT
- 82S80 REPLACES 9312 FOR HIGHER SPEED

TRUTH TABLE

ADDRESS			DATA INPUT								OUTPUT		
A ₂	A ₁	A ₀	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	INH	f	\bar{f}
0	0	0	x	x	x	x	x	x	x	1	0	1	0
0	0	1	x	x	x	x	x	x	1	x	0	1	0
0	1	0	x	x	x	x	x	1	x	x	0	1	0
0	1	1	x	x	x	x	1	x	x	x	0	1	0
1	0	0	x	x	x	1	x	x	x	x	0	1	0
1	0	1	x	x	1	x	x	x	x	x	0	1	0
1	1	0	x	1	x	x	x	x	x	x	0	1	0
1	1	1	1	x	x	x	x	x	x	x	0	1	0
0	0	0	x	x	x	x	x	x	x	0	0	0	1
0	0	1	x	x	x	x	x	x	0	x	0	0	1
0	1	0	x	x	x	x	x	0	x	x	0	0	1
0	1	1	x	x	x	x	0	x	x	x	0	0	1
1	0	0	x	x	x	0	x	x	x	x	0	0	1
1	0	1	x	x	0	x	x	x	x	x	0	0	1
1	1	0	x	0	x	x	x	x	x	x	0	0	1
1	1	1	0	x	x	x	x	x	x	x	0	0	1
x	x	x	x	x	x	x	x	x	x	x	1	0	1

x = don't care

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN	TYP	MAX	UNITS	A ₁	A ₂	A ₃	INH	DATA INPUT I _n	OUTPUTS	
"1" Output Voltage	2.7			V	*	*	*	*	*	-1.0mA	6
"0" Output Voltage			0.5	V	*	*	*	*	*	20mA	7
"1" Input Current Inputs A _n , I _n , INH			10	μA	4.5V	4.5V	4.5V	4.5V	4.5V		
"0" Input Current A _n , I _n , INH			-400	μA	0.5V	0.5V	0.5V	0.5V	0.5V		


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN	TYP	MAX	UNITS	A	A	A	INH	DATA INPUT I _n	OUTPUTS f f̄	
Propagation Delay A _n to f A _n to f̄ I _n to f̄ INH to f̄			20 17 12 16	ns ns ns ns							8 8 8 8
Power Consumption/Supply Current			325/62	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		9, 11
Output Short Circuit Current											
Output f	-40		-100	mA	0V	0V	0V	0V	4.5V	0V	
Output f̄	-40		-100	mA	0V	0V	0V	0V	0V	0V	
Input Clamp Voltage	-1.2			V	-18 mA	-18 mA	-18 mA	-18 mA			

*See Truth Table for Logical Conditions
NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figures.
- V_{CC} = 5.25V
- By DC tests per the truth table, all inputs have guaranteed thresholds at 0.8V for logical "0" and 2.0V for logical "1".
- All I_n data inputs are at 0V, V_{CC} = 5.25V.

AC TEST FIGURE AND WAVEFORMS



DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION


The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S31 is a variation of the 82S30 that provides open collector output \bar{f} for expansion of input terms. The 82S32 is similar to the 82S30 except in the effect of the INHIBIT input on the \bar{f} output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, both the f and the \bar{f} output are unconditionally low.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUT (82S31)
- DIRECT OUTPUT INHIBIT (82S32)

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS

Propagation Delay (Typ)

	82S32	82S31
A_n to \bar{f}	12ns	14ns
I_n to \bar{f}	7ns	9ns
Input Load Current (Max)		400 μ A
$I_{In}''0''$		10 μ A
$I_{In}''1''$		
Output Current		20mA @ 0.5V
$I_{out}''0''$		1mA @ 2.7V for 82S31
$I_{out}''1''$		\bar{f} output only

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 82S33 features non-inverting data paths; and, the 82S34 features inverting data paths.


The 82S34 has open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as forty four-bit words can be multiplexed by using twenty 82S34's in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS (82S34)
- INHIBIT STATE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (82S33)	2.7			V	2.0V	2.0V	0.8V	0.8V	-1mA	6
"0" Output Voltage (82S33)			0.5	V	0.8V	2.0V	2.0V	0.8V		20mA
"0" Output Voltage (82S34)			0.5	V	0V	2.0V	0.8V	0.8V	20mA	7
"1" Output Leakage Current (82S34)			250	μA	2.0V	2.0V	2.0V	2.0V	5.5V	9
"0" Input Current (ALL)			400	μA	0.5V	0.5V	0.5V	0.5V		
"1" Input Current (ALL)			-10	μA	4.5V	4.5V	4.5V	4.5V		
Output Short Circuit Current (82S33)	-40		-100	mA	5V	5V	0V	0V	0V	10, 11
Input Clamp Voltage (ALL)			-1.2V	V	-18mA	-18mA	-18mA	-18mA		

T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
Power/Current										
Consumption:										
82S33			305/58	mW/mA		0V		0V		10
82S34			265/50	mW/mA		0V		0V		10
82S33/34 Turn-On/Turn-Off Times										
A _n , B _n to f _n			12	ns						8,1
S ₀ to f _n			20	ns						8,1
S ₁ to f _n			18	ns						8,1

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.

6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC}.
8. Refer to AC Test Figures and Test Table.
9. Connect an external 1K ± 1% resistor to V_{CC} for this test.
10. V_{CC} = 5.25V.
11. Not more than one output should be shorted at a time.

AC TEST FIGURES AND WAVEFORMS

TEST TABLE

TEST NO.	INPUTS								OUTPUTS					
	S ₀	S ₁	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	A ₃	B ₃	F ₀	F ₁	F ₂	F ₃
1	PG	0	1	0	1	0	1	0	1	0	T	T	T	T
2	PG	0	1	0	1	0	1	0	1	0	T	T	T	T
3	PG	0	0	1	0	1	0	1	0	1	T	T	T	T
4	1	PG	1	0	1	0	1	0	1	0	T	T	T	T
5	0	0	0	PG	0	0	0	0	0	0	T	T	T	T
6	0	1	0	0	0	PG	0	0	0	0	T	T	T	T
7	1	0	0	0	0	0	PG	0	0	0	T	T	T	T
8	1	0	0	0	0	0	0	PG	0	0	T	T	T	T

"1" = 2.7V "0" = GROUND

NOTE:

1. A.C. TEST JIG'S MUST NOT HAVE ANY SWITCHES.
2. A.C. TEST JIG'S MUST HAVE LESS THAN 1/8 INCH LEAD LENGTH FROM PACKAGE PINS.

A,F PACKAGES

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION


The 82S41 contains four independent gating structures to perform the Exclusive-OR function on two input variables. The output of the 82S41 employs the totem-pole structure characteristic of TTL devices.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS

LOGIC DIAGRAMS

82S41 QUAD EXCLUSIVE-OR



A	B	f
0	0	0
1	0	1
0	1	1
1	1	0

V_{CC} = (14)

GND = (7)

() = Denotes Pin Numbers for
14-pin dual in-line package

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP	MAX	UNITS	INPUTS		OUTPUTS	
					A	B		
Output "1" Voltage	2.7			V	2.0V	0.8V	-1mA	7
Output "0" Voltage			0.5	V	2.0V	2.0V	20mA	8
Input "1" Current			10	μ A	4.5V	4.5V		11
Input "0" Current			-800	μ A	0.5V	0.5V		12
Power/Current Consumption			290/55	mW/mA				13
Output Short Circuit Current	-40		-100	mA		-18mA	0V	13,10
Input Clamp Voltage	-1.2			V	-18mA			

T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP	MAX	UNITS	INPUTS		OUTPUTS	
					A	B		
Turn-On/Turn-Off Times			10	ns				9

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}. Refer to AC Test Figure.
- Not more than one output should be shorted at a time.
- A and B are tested separately. When A is 4.5V, B is 0V, and vice versa.
- A and B are tested separately. When A is 0.4V, B is 5.25V, and vice versa.
- V_{CC} = 5.28V.

AC TEST FIGURE AND WAVEFORMS

The diagram illustrates the AC test setup for the 82S41 chip. It includes a pulse generator connected to the input pins (A0-A3, B0-B3) through a 50Ω resistor. The chip is powered by V_{CC} and ground. The output pins (F0-F3) are connected to a load circuit consisting of a 2.2kΩ resistor, a 10pF capacitor, and a 290Ω resistor. The test table below shows the input and output states for seven different test conditions. The timing waveforms show the input pulse (100% rise/fall, 50% duty cycle) and the resulting output waveforms for inverting and non-inverting outputs, with specified rise and fall times (t_r, t_f) and propagation delays (t_{PLH}, t_{PLL}).

TEST NO.	INPUTS						OUTPUTS			
	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	F ₀	F ₁	F ₂	F ₃
1	0	0	0	PG	0	0	0		T	
2	0	PG	0	0	0	0	D	T		
3	0	0	0	PG	0	0	D		T	
4	0	0	0	0	0	PG	0			T
5	0	0	0	0	D	0	PG			T
6	PG	0	0	0	0	0	0	T		
7	0	0	0	0	0	PG	0			T

"1" = 2.7V "0" = GROUND

NOTE:

- A.C. TEST JIGS MUST NOT HAVE ANY SWITCHES
- A.C. TEST JIGS MUST HAVE LESS THAN 1/8 INCH LEAD LENGTH FROM PACKAGE PIN.

A,F PACKAGES

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S42 contains four independent Exclusive-NOR gates which may be used to implement digital comparison functions. The 82S42 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS

LOGIC DIAGRAM

ELECTRICAL CHARACTERISTICS

Propagation Delay (Typ)

9ns (82S42)

A_n, B_n to f_n

Input Load Current (Max)

800 μ A

$I_{in} "0"$

20 μ A


$I_{in} "1"$

Output Current (Min)

30mA @ 0.5V (82S42)

$I_{out} "0"$

82S42 QUAD EXCLUSIVE-NOR



A	B	f
0	0	1
1	0	0
0	1	0
1	1	1

V_{CC} = (14)

GND = (7)

() = Denotes Pin Numbers

A,F PACKAGES 82S50
B,F PACKAGES 82S52

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S50 and 82S52 are gate arrays for decoding and logic conversion applications.

The 82S50 converts 3 lines of input to a one-of-eight output. The fourth input line (D) is utilized as an inhibit to allow use in larger decoding networks.


The 82S52 converts a 4 line input code (with 1-2-4-8 weighting) to a one-of-ten output as shown in the Truth Table.

The 82S52 is a direct replacement for the 9301 with all outputs being forced high when a binary code greater than nine is applied to the inputs. The selected output is a logic "0".

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- INHIBIT INPUT FORCES ALL OUTPUTS HIGH (82S50)
- 82S52 REPLACES 9301 FOR HIGHER SPEED

LOGIC DIAGRAMS



TRUTH TABLE

INPUT STATE				OUTPUT STATES									
				82S50								82S52	
A	B	C	D	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
1	0	0	0	0	1	0	1	1	1	1	1	1	1
0	1	0	0	0	1	1	0	1	1	1	1	1	1
1	1	0	0	0	1	1	1	0	1	1	1	1	1
0	0	1	0	0	1	1	1	1	0	1	1	1	1
1	0	1	0	0	1	1	1	1	1	0	1	1	1
0	1	1	0	0	1	1	1	1	1	1	0	1	1
1	1	1	0	0	1	1	1	1	1	1	1	0	1
0	0	0	1	0	1	1	1	1	1	1	1	1	0
1	0	0	1	0	1	1	1	1	1	1	1	1	0
0	1	0	1	0	1	1	1	1	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1
1	0	1	1	0	1	1	1	1	1	1	1	1	1
0	1	1	1	0	1	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1	1	1

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS						
"1" Output Voltage	2.7								-1mA	6, 10
"0" Output Voltage			0.5	V					20mA	7, 10
"1" Input Current			10	μ A	4.5V	4.5V	4.5V	4.5V		
"0" Input Current (ALL)			-400	μ A	0.5V	0.5V	0.5V	0.5V		

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS						
Turn-on Delay t_{on}			16	ns						8
Turn-off Delay t_{off}			16	ns						8
Power/Current Consumption (82S50 Only)			380/72	mW/mA	5.25V	5.25V	5.25V	0V		11
(82S52 Only)			450/85	mW/mA						11
Input Clamp Voltage			-1.2	V	-18mA	-18mA	-18mA	-18mA		
Output Short Circuit Current (ALL)	-40		-100	mA	4.0V	4.0V	4.0V	4.0V	0V	9, 11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figure.
- Not more than one output should be shorted at a time.
- Inputs for "1" and "0" output voltage test is per TRUTH table with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
- $V_{CC} = 5.25\text{V}$.

AC TEST FIGURE AND WAVEFORMS

82S50

INPUT PULSE:
PRF = 1MHz
 $t_r = t_f = 2.5\text{ns}$
PW = 50ns

A/A DIODES ARE 1N3004
C_L INCLUDES PROBES & JIG CAPACITANCE

TEST TABLE

TEST NO.	INPUTS				OUTPUTS							
	A	B	C	D	0	1	2	3	4	6	7	
1	1	1	PG	0								T
2	1	1	PG	0								T
3	PG	1	0	0								T
4	0	PG	1	0								T
5	0	0	PG	T								T
6	1	0	PG	0								T

"1" = 2.7V "0" = GROUND

82S52

TEST TABLE

TEST NO.	INPUTS				OUTPUTS								
	A	B	C	D	0	1	2	3	4	6	7	8	
1	0	0	PG	0									T
2	PG	1	0	0									T
3	0	0	PG	T									T
4	1	0	PG	0									T
5	1	PG	0	1									T
6	PG	1	1	0									T

"1" = 2.7V "0" = GROUND

NOTE:

- A.C. TEST JIGS MUST NOT HAVE ANY SWITCHES.
- A.C. TEST JIGS MUST HAVE LESS THAN 1/8 INCH LEAD LENGTH FROM PACKAGE PINS.

3-187

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S62 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 82S62. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)


When used as a Parity Generator, the 82S62 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 82S62 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- EVEN/ODD PARITY OUTPUTS
- INHIBIT INPUT
- PNP INPUTS

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN	TYP	MAX	UNITS	DATA INPUT UNDER TEST			
"1" Output Voltage								
Even	2.7			V	0V	.8V	-1mA	6
Odd	2.7			V	2.0V	.8V	-1mA	6
"0" Output Voltage								
Even			0.50	V	2.0V	.8V	20mA	7
Odd			0.50	V	0V	.8V	20mA	7
"0" Input Current								
Data Inputs P ₁ -P ₈			-800	μA	0.5V			
Data Input P ₉			-1.2	mA	0.5V			
Inhibit			-800	μA		0.5V		
"1" Input Current								
Data Inputs			10	μA	4.5V			
Inhibit			10	μA		4.5V		
Power/Current Consumption			365/67	mW/mA				11
Output Short Circuit Current								
Even	-40		-100	mA	0V	0V	0V	11,12
Odd	-40		-100	mA	4.0V	0V	0V	11,12


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN	TYP	MAX	UNITS	UNDER TEST			
Turn-on/Turn-off Times								
P ₁ - P ₈ to Even			23	ns	Pulse			8
P ₁ - P ₈ to Odd			28	ns	Pulse			8
P ₉ to Even			12	ns	Pulse			8
P ₉ to Odd			18	ns	Pulse			8
Inhibit to Even			9	ns		Pulse		8
Inhibit to Odd			9	ns		Pulse		8

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- V_{CC} = 5.25V.
- Not more than one output should be shorted at a time.

AC TEST FIGURE AND WAVEFORMS



DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S66/82S67 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing Schottky TTL circuit structures. The 82S67 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.


The multiplexer is able to choose from two different input sources, each containing 4 bits: $A = (A_0, A_1, A_2, A_3)$, $B = (B_0, B_1, B_2, B_3)$. The selection is controlled by the input S_0 , while the second control input, S_1 , is held at zero.

For conditional complementing, the two inputs (A_n, B_n) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with adder elements to perform ADDITION/SUBTRACTION. Further, the inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS (82S67)
- INHIBIT STATE

LOGIC DIAGRAM AND TRUTH TABLE



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (82S66)	2.7	3.5		V	0.8V	2.0V	0.8V	0.8V	-1mA	7
"0" Output Voltage			0.5	V	2.0V	2.0V	2.0V	0.8V	20mA	8
"1" Output Leakage Current (82S67)			260	μA	0.8V	2.0V	2.0V	0.8V	5.5V	
"0" Input Current										
A _n , B _n			-400	μA	0.5V	0.5V	0V	0V		
S ₀ , S ₁			-400	μA			0.5V	0.5V		
"1" Input Current										
A _n , B _n			10	μA	4.5V	4.5V		2.0V		
S ₀ , S ₁			10	μA			4.5V	4.5V		
Output Short Circuit Current (82S66)	-40		-100	mA						12


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
Turn-on/Turn-off Times (82S66)										
S ₁ to f _n			15	ns						9
S ₀ to f _n			18	ns						9
A _n to f _n			10	ns						9
B _n to f _n			12	ns						9
Propagation Delay (82S67)										
S ₁ to f _n			18	ns						9
S ₀ to f _n			20	ns						9
A _n to f _n			12	ns						9
B _n to f _n			15	ns						9
Power/Current Consumption			386/69	mW/mA	4.5V	0V	4.5V	0V		12

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- V_{CC} = 5.25 V.

AC TEST FIGURE AND WAVEFORMS



DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S70 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control.

The 82S71 provides a direct reset (R_D), and a \overline{D}_{out} line in addition to the available outputs of the 82S70 element.


FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- SYNCHRONOUS LOAD
- SHIFT RIGHT/LEFT CAPABILITY
- HOLD MODE

ELECTRICAL CHARACTERISTICS

Transfer Rate	60 MHz (Typ)
Input Load Current (Max)	
$I_{in} "0"$	400 μ A
$I_{in} "1"$	25 μ A
Output Current	
$I_{out} "0"$	20mA @ 0.5V
$I_{out} "1"$	1mA @ 2.7V

LOGIC DIAGRAM




DESCRIPTION

The 82S90 Decade Counter and 82S91 Binary Counter are very high speed versions of the popular 8290 Decade and 8291 Binary Counters. They are multifunctional MSI building blocks capable of being used in counting frequency synthesis, digital integration where high speed is essential.

FEATURES

- 100 MHz TYPICAL COUNT FREQUENCY
- HIGH IMPEDANCE PNP INPUTS
- VARIABLE MODULUS, +2, 4, 5, 8, 10, and 16
- STROBED PARALLEL ENTRY
- PIN REPLACEABLE for the 8290/8291, 74196/74197


LOGIC SYMBOL



PIN DESIGNATIONS

CP ₁	Clock input to counter first stage (active low going edge)
CP ₂	Clock input to counter last three stages (active low going edge)
DS	Data Strobe Input for enabling data entry
RS	Reset Input for resetting all stages and outputs to zero
D _A , D _B , D _C , D _D	Data Inputs
A ₀ , B ₀ , C ₀ , D ₀	Data Outputs

LOGIC DIAGRAMS



D.C. ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN	TYP	MAX	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V				-1mA	6, 8
"0" Output Voltage			0.5	V	0.8V	0.8V	0.8V				20mA	6, 9
"0" Input Current												
Data Strobe			-0.4	mA			5.25V					
Data Inputs			-0.4	mA								
Reset			-0.4	mA	5.25V							
Clock 1			-6.0	mA	5.25V							
Clock 2 (8290)			-6.0	mA	5.25V							
Clock 2 (8291)			-3.0	mA	5.25V							
"1" Input Current												
Data Strobe			10	μ A	4.5V		0.0V					
Data Inputs			10	μ A		4.5V						
Reset			10	μ A	0.0V		4.5V					
Clock 1			100	μ A	0.0V			4.5V				
Clock 2 (8290)			100	μ A	0.0V				4.5V			
Clock 2 (8291)			50	μ A	0.0V				4.5V			
Output Short Circuit Current	-40		-100	mA		4.5V					0.0V	11, 12
Input Voltage Rating												
Data Strobe	5.5			V	10mA							
Clock 1 & 2	5.5			V				10mA	10mA			
Data Inputs	5.5			V		10mA						
Reset	5.5			V			10mA					
Power Consumption/ Supply Current		308 62	461 88	mW/ mA			0.0V	0.0V	0.0V			12

A.C. ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN	TYP	MAX	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS		
Strobe Pulse Width		5		ns						AOUT		9
Reset Pulse Width		7		ns						AOUT		9
Strobe/Reset Release Time		10		ns						AOUT		9
Clock Mode t_{0N} Delay												
Bit A		9	12	ns								9
Bits B, C, D		10	13	ns								9
Clock Mode t_{0FF} Delay												
Bit A		5	8	ns								9
Bits B, C, D		6	10	ns								9
Strobed Data t_{0N} Delay												
(All Bits)		15	22	ns								9
Strobed Data t_{0FF} Delay												
(All Bits)		13	20	ns								9
Toggle Rate	85	100		MHz								9


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current


- Limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25\text{V}$.

INPUT AND OUTPUT STRUCTURES


DATA, STROBE and RESET INPUTS



CLOCK INPUTS





OUTPUTS



AC TEST FIGURES AND WAVEFORMS



CLOCK MODE t_{on}/t_{off} DELAY



Note:
 t_{on} and t_{off} are measured from the clock input of each binary to the Q

INPUT PULSE:
 Amplitude = 2.6V
 PW = 30ns, 80% to 50%
 $t_r = t_f = 5ns$

STROBED DATA t_{on}/t_{off} DELAY





Strobe,
 P.A. = 2.6V
 P.W. = 300ns, 80% to 50%
 PRR = 1MHz
 $t_r = t_f = 5ns$

Data,
 P.A. = 2.6V
 P.W. = 500ns, 80% to 50%
 PRR = 500KHz
 $t_r = t_f = 5ns$


AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM STROBE PULSE WIDTH



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ ns max.}$


TOGGLE RATE




CIRCUIT UNDER TEST

INPUT PULSE:
Amplitude = 2.6V
PRR = 5MHz, 50% duty cycle
 $t_r = t_f = 5\text{ ns max.}$


82S80




82S91



STROBE/RESET RELEASE TIME



CLOCK, STROBE/RESET:
Amplitude = 2.6V
PRR = 1MHz, 50% duty cycle
 $t_r = t_f = 5\text{ ns max.}$



NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include μg and probe capacitance.
3. All diodes are 1N916.

FUNCTIONAL DESCRIPTION

1. 82S90 Decade Counter

The 82S90 can be used in three basic count modes as follows:

- BCD Counter.** The CP2 input must be connected to the A₀ output and CP1 receives the count input. The count sequence obtained is BCD in accordance with the truth table.
- Bi-Quinary Counter.** If a symmetrical output is required for divide by 10 operation, the D₀ output must be connected to the CP1 input and the count input applied to CP2. A symmetrical square wave is then obtained at A₀ of one-tenth the input frequency present at CP2 in accordance with the truth table.
- Separate Divide by Two and Five Counters.** Because the inherent structure of the counter is that of two separate divide by two and divide by five sections, no other connections are required for this mode of operation. An input presented to CP1 will appear at A₀ output at half the input frequency. An input presented to CP2 will appear at outputs B₀, C₀ and D₀ as a binary divide by five count (i.e., from 0 = 000 to 4 = 100). Operation of the D_S and R_S inputs remain common to all four flip flops as with any other count mode.

TRUTH TABLES

Decade (BCD)				
Input	A ₀	B ₀	C ₀	D ₀
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1

Bi-Quinary (5-2)				
Input	A ₀	B ₀	C ₀	D ₀
0	0	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	1	1	0
4	0	0	0	1
5	1	0	0	0
6	1	1	0	0
7	1	0	1	0
8	1	1	1	0
9	1	0	0	1

2. 82S91 Binary Counter

The 82S90 can be used in two basic count modes as follows:

- Binary Counter**—For this mode of operation A₀ output must be connected to CP2 input and the count input connected to CP1. Subdivisions of the count input frequency then appear at A₀ = ÷2, B₀ = ÷4, C₀ = ÷8, D₀ = ÷16 as shown in the truth table.
- Separate Divide by Two and Divide by Eight Counters**—In similar manner to the 82S90 the 82S91 inherent structure allows separate use of the first and last three stages. In the first stage the input count frequency presented to CP2 appears at outputs B₀ = ÷2, C₀ = ÷4 and D₀ = ÷8 simultaneously. Operation of the D_S and R_S inputs remains common to all stages.

TRUTH TABLE

Input	Binary			
	A ₀	B ₀	C ₀	D ₀
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

3. Operation of the D_S Data Strobe and R_S Reset Inputs:

- Data Strobe D_S Input**—When D_S = 0 the four stages of the 82S90/91 can be used as four separate latches with the outputs A₀ - D₀ following the data presented to the inputs D_A - D_D regardless of clock inputs.

With D_S = 1 the four stages remain unchanged until the next clock inputs, which activate counting in accordance with the various modes described previously. The Reset R_S inputs when low overrides D_S as described below.

- Reset R_S Input**—With R_S = 0 the clock inputs CP1/CP2 and D_S input are overridden, all stages of the 82S90/91 are cleared and zeros appear at the counter outputs A₀ - D₀. When R_S = 1, operation is controlled by D_S or CP1/CP2 clock inputs as described.

DESCRIPTION

The 82S82 Binary Coded Decimal (BCD) Arithmetic unit and the 82S83 Binary Coded Decimal (BCD) Adder are Schottky MSI circuits that have been designed for easy systems usage. Each unit provides a single IC solution to perform BCD Arithmetic that previously had to be implemented with several Binary Adders, Exclusive OR's, ROM's and Gates

High Speed operation is achieved with Schottky TTL technology and use of PNP high impedance inputs results in reduced input loading compared with conventional TTL.

82S82 BCD Arithmetic Unit FEATURES

- Adds and Subtracts BCD Numbers
- Converts Binary to BCD
- Comparison Output (Open Collector)
- Internal Look-Ahead Carry/Borrow
- Fast Look-Ahead Carry/Borrow Outputs
- Ripple Carry/Borrow Output
- Easy Array Expansion

82S83 BCD Adder FEATURES

- Adds BCD Numbers
- Converts Binary to BCD
- Internal Look-Ahead Carry
- Ripple Carry Output
- Easy Array Expansion


ELECTRICAL CHARACTERISTICS

Propagation Delay (Typ.)	82S82	82S83
A_n to S_n	29ns	29ns
B_n to S_n	32ns	29ns
A_n to C_0/B_0	22ns	22ns
B_n to C_0/B_0	29ns	22ns
A_n to G or P	20ns	-
B_n to G or P	23ns	-
Input "0" Current (Max.)	82S82	82S83
A_n, C_{in}, B_4, B_8	0.4mA	0.4mA
B_1, B_2	0.8mA	0.4mA
Add/Subtract	0.8mA	-
Input "1" Current (Max.) (All Inputs)	40 μ A	
"0" Output Current	16mA	@ 0.5V
"1" Output Current (Except A=B Output)	800 μ A	@ 2.7V

82S82 BCD ARITHMETIC UNIT

Pin Designation	Pin Nos.	Function
A_8, A_4, A_2, A_1	4, 21, 20, 19	BCD Inputs Word A Weighted (8-4-2-1)
B_8, B_4, B_2, B_1	3, 1, 22, 18	BCD Inputs Word B Weighted (8-4-2-1)
S_8, S_4, S_2, S_1	14, 13, 16, 17	BCD Sum Outputs Weighted (8-4-2-1)
Add/Subtract	2	Add=Logic "0" Subtract=Logic "1"
C_{in}/B_{in}	5	Carry/Borrow Input
C_0/B_0	8	Carry/Borrow Output
G	6	Carry Generate Output (Active Low)
P	7	Carry Propagate Output (Active Low)
A = B	10	Compare Output (Open Collector)
VCC	24	Supply Voltage
GND	12	Ground

PIN CONFIGURATIONS (Top View)



82S83 BCD ADDER

Pin Designation	Pin Nos.	Function
A_8, A_4, A_2, A_1	4, 15, 14, 13	BCD Inputs Word A Weighted (8-4-2-1)
B_8, B_4, B_2, B_1	3, 2, 1, 12	BCD Inputs Word B Weighted (8-4-2-1)
S_8, S_4, S_2, S_1	9, 7, 10, 11	BCD Sum Outputs Weighted (8-4-2-1)
C_{in}	5	Carry Input
C_0	6	Carry Output
VCC	16	Supply Voltage
GND	8	Ground

Bipolar Memory Functional Index

CAM

8220 8-Bit Content Addressable Memory (4x2 CAM) 4-3

RAM

8225 64-Bit Bipolar Scratch Pad Memory (16x4 RAM) 4-15

82S06 256-Bit Bipolar RAM (256x1 RAM Tri-State) 4-20

82S07 256-Bit Bipolar RAM (256x1 RAM Open Collector) 4-20

82S16 256-Bit Bipolar RAM (256x1 RAM Tri-State) 4-22

82S17 256-Bit Bipolar RAM (256x1 RAM Open Collector) 4-22

82S21 64-Bit Bipolar High Speed Write-While-Read RAM (32x2) 4-24

ROM

8204 2048-Bit Bipolar ROM (256x8) 4-1

8206 4096-Bit Bipolar ROM (512x8) 4-1

8223 256-Bit Bipolar Field-Programmable ROM (32x8 PROM) 4-8

8224 256-Bit Bipolar ROM (32x8) 4-11

8228 4096-Bit Bipolar ROM (1024x4) 4-18


82S23 256-Bit Bipolar Programmable ROM (32x8 PROM Open Collector) 4-27

82S26 1024-Bit Bipolar Programmable ROM (256x4 PROM Open Collector) 4-30


82S29 1024-Bit Bipolar Programmable ROM (256x4 PROM Tri-State Outputs) 4-30

82S123 256-Bit Bipolar Programmable ROM (32x8 PROM Tri-State) 4-27


PIN CONFIGURATIONS




I PACKAGE




I PACKAGE




B, F PACKAGES



B, F PACKAGES




B, F PACKAGES




I PACKAGE

82S06/07/16/17




I PACKAGE

82S21



L PACKAGE

82S26/29



I PACKAGE

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 8205 and 8204 are high performance bipolar ROM's incorporating the storage output or memory data register into the chip. Data is addressed by applying address information to the address lines. After valid data appears at the output of the memory array, (typically 35ns after the address is applied) and if the circuit is enabled, the strobe pulse will enter data into the 8 bit output latch register. A D-type latch (L) is used to enable the tri-state output drivers. If the circuit enable signals are valid, the strobe will set the latch. This turns on the output stage. The latch will remain set and keep the output enabled until the chip is disabled and the next strobe pulse occurs. If the strobe line is held high, the ROM will function in a conventional mode. The output will be controlled solely by the chip enable and the output latches will be bypassed.

See page 4-34 for ASCII (ADDRESS) to EBCDIC (DATA) and EBCDIC (ADDRESS) to ASCII (DATA) and 4-35/ for 4-53 for ORDERING BLANKS.


APPLICATIONS

- MICROPROGRAMMING
- HARDWARE ALGORITHMS
- CHARACTER GENERATION
- CONTROL STORE

FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- ON THE CHIP STORAGE LATCHES
- TRI-STATE OUTPUT
- PROTECTED INPUTS

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (0°C ≤ T_A ≤ 75°C; 4.75V ≤ V_{CC} ≤ 5.25V)

CHARACTERISTICS	LIMITS			UNIT	TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.			
Input "0" Current			-100	μA	V _{in} = 0.5V	
Input "1" Current			25	μA	V _{in} = 5.25V	
Input (0) Threshold Voltage			.85	V		
Input (1) Threshold Voltage	2			V		
Input Clamp Voltage	-1.0			V	I _{in} = -5.0mA	
Output (0) Current		0.2	0.5	V	I _{out} = 8.6 mA	
Output (1) Current	2.7	3.3		V	I _{out} = -2.0mA	
Output (1) Short Circuit Current	-20	-35	-70	mA	V _{out} = 0V, V _{CC} = 5.0V	2
Input Capacitance		5		pF	V _{IH} = 2.0V, V _{CC} = 5.0V	
Output Capacitance		8		pF	V _{out} = 2.0V; V _{CC} = 5.0V	5
Power Supply Current		135	170	mA	V _{CC} = 5.0V	
Output (1) off Leakage Current (Chip Disabled)			100	μA	V _{in} = 2.7V	
Output (0) off Leakage Current (Chip Disabled)			-100	μA	V _{in} = 0.5V	

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$



CHARACTERISTICS	LIMITS			UNIT	TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.			
Address Access Time T_A		35	60	ns	Read Mode I or Read Mode II	6
Address Hold Time T_{ADS}	0	-10		ns	Read Mode 2 Only	6
Chip Enable Access Time T_{CE}		20	45	ns	Read Mode I or Read Mode II	6
Chip Enable Hold Time T_{CHS}	12	5		ns	Read Mode II Only	6
Output Disable Time T_O		20	45	ns	Read Mode I or Read Mode II	6
Strobe Pulse Width T_{SW}	33	20		ns	Read Mode II Only	6
Strobe Set-Up Time T_S		30	60	ns	Read Mode II Only	6
Output Disable Time T_R		18	32	ns	Read Mode I Only	6

NOTES:

- Positive current is defined as into the terminal referenced.
- No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 5.5V. Input currents must not exceed $\pm 30\text{ mA}$. Output currents must not exceed $\pm 100\text{ mA}$. Storage temperature must be between -80°C to $+150^\circ\text{C}$.
- Chip disabled.
- Rise and fall times for tests must be less than 5ns. Input amplitudes are 2.5V and all measurements are made at 1.5V.


MEMORY TIMING

READ MODE I (OUTPUT LATCHES NOT USED)




If the strobe is high, the device functions in a manner identical to conventional bipolar ROM's. The timing diagram shows valid data will appear T_A nanoseconds after the address has changed and T_{CE} nanoseconds after the output circuit is enabled. T_O is the time required to disable the output and switch it to an "off" or high impedance state after it has been enabled.

READ MODE II (OUTPUT LATCHES USED)



NOTE: Outputs are undefined during the strobe setup time, T_S



In Read Mode II, the address is applied to the memory element T_A ns before output details desired. Applying the chip enable does not directly enable the outputs. When the strobe is applied T_S nanoseconds before the output, data from the memory array is copied into the output latches and the chip enable signal is copied into the delay latch L. The latch L in turn enables the output. After the strobe reaches the strobe level, both the chip enable and address lines may be altered but the output data stored in the latches will remain unchanged and the output of the circuit will remain enabled. The output will stay enabled until another strobe copies a Not chipenable into the latch L. The switching of the output to the "off" or high impedance state occurs T_R nanoseconds after the strobe.

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 8220 CAM Element is a high speed monolithic array, incorporating the necessary addressing logic and eight identical memory cells organized as four words, each being two bits long. In reference to data-in/data-stored, the 8220 can be conditioned to perform the following functions: associate, write-in only, and read-out only.

When addressed into the "ASSOCIATE" mode, this element offers the novel capability of data association, where each cell $\{M_{nj}\}$ will respond with a "Match" or "Mismatch" answer $\{Y_n\}$ to each bit presented to the data inputs $\{I_j\}$, depending on presence or absence of an alike bit stored within the cell.

Write-in can be simultaneously done to all bits, or one bit at a time. Read-out of stored information is performed on

one word at a time. Cell-selection for read and write is performed by proper addressing of Y_n and A_n lines.

The element's output structures (Y_n and D_j) are of the "bare collector" variety and can be mutually connected, thus allowing direct expansion when multiple packages are employed. Expansion of the CAM may be implemented in

both directions, i.e., in the word length and in the number of words.

The CAM circuit structure is the familiar TTL type (DCL Family) and fully compatible with TTL and DTL input/output structures.


FEATURES

- WRITE ENABLE CONTROL LINES
- ASSOCIATE CONTROL LINES
- ADDRESS SELECT CONTROL LINES
- ASSOCIATES IN 20nsec TYP.
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

APPLICATIONS

- DATA-TO-MEMORY COMPARISON
- PATTERN RECOGNITION
- HIGH SPEED INFORMATION RETRIEVAL
- CACHE MEMORY
- AUTO CORRELATION
- VIRTUAL MEMORY
- LEARNING MEMORY

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS ($0^{\circ}\text{C} < T_A \leq 75^{\circ}\text{C}$; $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$)

CHARACTERISTICS	LIMITS				\overline{W}_j	\overline{A}_j	I_j	Yl	Yk	Dj	NOTES
	MIN.	TYP.	MAX.	UNITS							
"0" Output Voltage											
Yn			0.4	V	2.0V	0.8V	2.0V	30mA			8, 9
			0.6	V	2.0V	0.8V	2.0V	60mA			
Dj			0.4	V	2.0V	2.0V			0.8V	20mA	8, 9
			0.6	V	2.0V	2.0V			0.8V	40mA	
"1" Output Leakage Current											
Yn			125	μA		2.0V					10
Dj			100	μA				0V	0V		10
"1" Input Current											
I_j and \overline{A}_j			40	μA		4.5V	4.5V				
\overline{W}_j			80	μA	4.5V						
"0" Input Current											
I_j , Yn and \overline{A}_j	-0.1		-1.2	mA		0.4V	0.4V	0.4V			
\overline{W}_j			-2.4	mA							

 $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				\overline{W}_j	\overline{A}_j	Tj	Yl	Yk	Dj	NOTES
	MIN.	TYP.	MAX.	UNITS							
Delay Time											
Associate (\overline{A}_j to Yn)		20	30	ns							8, 11
Associate (I_j to Yn)		35	45	ns							8, 11
Read-Out (Yn to Dj)		30	40	ns							8, 11
Write-In to Read-Out (\overline{W}_j to Dj)		45	60	ns							
Write Pulse Width		20	35	ns							
Power Consumption			590/118	mW/mA							

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings


- should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Manufacturer reserves the right to make design and process changes and improvements.
- Prior to this test write in a "0" in all or desired Memory cells as follows: $W_j = I_j = 0\text{V}$, $A_j = V_{CC}$.
- Output sink current is supplied through a resistor to V_{CC} .
- Connect an external 1K ohm \pm 1% resistor from V_{CC} to the output terminal for this test.
- See AC test Figures on the following pages.

MODE OF OPERATION


FUNCTION	$\overline{W}_0 \overline{W}_1 \overline{A}_0 \overline{A}_1 I_0 I_1$	REMARKS (Ref. Definitions & Glossary)	FUNCTION	$\overline{W}_0 \overline{W}_1 \overline{A}_0 \overline{A}_1 I_0 I_1$	REMARKS (Ref. Definitions & Glossary)															
HOLD	1 1 1 1 x x	NO OPERATION	HOLD	1 1 1 1 x x	NO OPERATION															
ASSOCIATE	1 1 1 0 x x	<table border="1"> <tr> <th>Question</th> <th>Answer</th> <th>Output State</th> </tr> <tr> <td>$I_1 = M_{i1}$</td> <td>YES</td> <td>$Y_i = 1, Y_k = 0$</td> </tr> <tr> <td></td> <td>NO</td> <td>$Y_i = Y_k = 0$</td> </tr> </table>	Question	Answer	Output State	$I_1 = M_{i1}$	YES	$Y_i = 1, Y_k = 0$		NO	$Y_i = Y_k = 0$	WRITE-IN	1 0 1 1 x x	<table border="1"> <tr> <th colspan="2">Forced</th> </tr> <tr> <th>Y_i</th> <th>Y_k</th> </tr> <tr> <td>1</td> <td>0</td> </tr> </table> WRITE I_1 into M_{i1}	Forced		Y_i	Y_k	1	0
	Question	Answer	Output State																	
	$I_1 = M_{i1}$	YES	$Y_i = 1, Y_k = 0$																	
	NO	$Y_i = Y_k = 0$																		
Forced																				
Y_i	Y_k																			
1	0																			
1 1 0 1 x x	<table border="1"> <tr> <th>Question</th> <th>Answer</th> <th>Output State</th> </tr> <tr> <td>$I_0 = M_{i0}$</td> <td>YES</td> <td>$Y_i = 1, Y_k = 0$</td> </tr> <tr> <td></td> <td>NO</td> <td>$Y_i = Y_k = 0$</td> </tr> </table>	Question	Answer	Output State	$I_0 = M_{i0}$	YES	$Y_i = 1, Y_k = 0$		NO	$Y_i = Y_k = 0$	0 1 1 1 x x	<table border="1"> <tr> <th colspan="2">Forced</th> </tr> <tr> <th>Y_i</th> <th>Y_k</th> </tr> <tr> <td>1</td> <td>0</td> </tr> </table> WRITE I_0 into M_{i0}	Forced		Y_i	Y_k	1	0		
Question	Answer	Output State																		
$I_0 = M_{i0}$	YES	$Y_i = 1, Y_k = 0$																		
	NO	$Y_i = Y_k = 0$																		
Forced																				
Y_i	Y_k																			
1	0																			
1 1 0 0 x x	<table border="1"> <tr> <th>Question</th> <th>Answer</th> <th>Output State</th> </tr> <tr> <td>$I_1 = M_{i1}$ and $I_0 = M_{i0}$</td> <td>YES</td> <td>$Y_i = 1, Y_k = 0$</td> </tr> <tr> <td></td> <td>NO</td> <td>$Y_i = Y_k = 0$</td> </tr> </table>	Question	Answer	Output State	$I_1 = M_{i1}$ and $I_0 = M_{i0}$	YES	$Y_i = 1, Y_k = 0$		NO	$Y_i = Y_k = 0$	0 0 1 1 x x	<table border="1"> <tr> <th colspan="2">Forced</th> </tr> <tr> <th>Y_i</th> <th>Y_k</th> </tr> <tr> <td>1</td> <td>0</td> </tr> </table> WRITE I_1 and I_0 into M_{i1} and M_{i0}	Forced		Y_i	Y_k	1	0		
Question	Answer	Output State																		
$I_1 = M_{i1}$ and $I_0 = M_{i0}$	YES	$Y_i = 1, Y_k = 0$																		
	NO	$Y_i = Y_k = 0$																		
Forced																				
Y_i	Y_k																			
1	0																			
			READ-OUT	1 1 1 1 x x	1 0 $D_0 = 1$ - IF $M_{i0} = 1$ $D_0 = 0$ - IF $M_{i0} = 0$															
				1 1 1 1 x x	1 0 $D_1 = 1$ - IF $M_{i1} = 1$ $D_1 = 0$ - IF $M_{i1} = 0$															
				1 1 1 1 x x	0 0 $D_0 = D_1 = 1$															

AC TEST FIGURES AND WAVEFORMS

ASSOCIATE DELAY AND INPUT DELAY




ASSOCIATE DELAY



NOTES:

1. When checking \overline{A}_0 let $\overline{A}_1 = "1"$ and when checking \overline{A}_1 let $\overline{A}_0 = "1"$.
2. $\overline{W}_0 = \overline{W}_1 = "1"$.

INPUT DELAY





NOTES:

1. When checking I_1 , $\overline{A}_1 = "0"$ and $\overline{A}_0 = "1"$ and when checking I_0 , $\overline{A}_0 = "0"$ and $\overline{A}_1 = "1"$.
2. $\overline{W}_0 = \overline{W}_1 = "1"$.

AC TEST FIGURES AND WAVEFORMS (Cont'd)



WRITE DELAY



- t_{sj} = "1" set-up time.
- t_{so} = "0" set-up time.
- t_{h1} = "1" hold time.
- t_{h0} = "0" hold time.
- PW = Pulse width

- NOTES:
1. $A_0 = A_1 = "1"$.
 2. Let all non-selected Y 's = "0".
 3. W 's pulse width is 40ns @50% points.

READ DELAY



- NOTES:
1. A tested bit must store a "0".
 2. $W_0 = W_1 = "1"$.
 3. $A_0 = A_1 = "1"$.
 4. All non-tested Y 's = "0".

GENERAL NOTES FOR AC TESTING:

1. Use 5k Probes for all AC tests TEK 169 or equivalent.
2. The Pulse Generator signal should consist of the following:
Frequency: 10 MHz \pm 5 MHz
Amplitude: 0V to 3V
Rise & Fall Times: 5 ns \pm 2ns
3. i = bit number ($i = 0, 1$). j = word number ($j = 0, 1, 2, 3$).

INPUT/OUTPUT DEFINITIONS

- I_j - Data Inputs
Data entering these terminals are either compared with stored information at the cell(s) in the "associate" mode or stored in the cell(s) in the "write-in" mode.
- \bar{A}_j - Associate Controls
A logical "0" at this pin enables Data-Cell association to result into a defined logical level at the Y_n lines (e.g. $Y_n = "1"$ = Match, $Y_n = "0"$ = Mismatch). A logical "1" at this pin forces all Y_n to a "1".
- \bar{W}_j - Write Enable
A logical "0" at this control pin opens the gates of the selected word, allowing data-in to be stored. A logical "1" locks the gates such that data-in can no longer disturb the cell(s).
- Y_n - "Associate" Output and Address Selection Control
During "Associate" mode these "bare collector" lines provide output results of match or mismatch between input and stored

data (logical "1" = Match, logical "0" = Mismatch).

In the read and write modes these terminals act as input controls and word-select lines Y lines (Y_j) associated with words desired to accept writing of data or read-out are to be kept in the logical "1" state and the remaining Y lines (Y_k) to be forced to a logical "0" state. (Note that $A = 1$ forces all $Y_n = 1$).

- D_j - Data Output
These are "bare collector" output lines indicating the state of one or more selected cells. Cell-Selection is accomplished as defined under " Y_n " above.

GLOSSARY OF TERMS - SUBSCRIPTS

- A. n = Word number = 0, 1, 2 and 3
 j = Bit number = 0 or 1
 i = Input/Output number(s) associated with cell(s) upon which a "Write-In", "Read-out" or other function is being performed.
 k = Input/Output number(s) other than "i" above.
 M = Designation of Memory Cell (word) = eight identical cells in each package.
- B. Examples
1. I_j for bit "1" equals I_{1j} .
2. $M_{nj} = M_{10}$ = word "1" bit "0".
3. $Y_i = 0, Y_k = 1$: for i = words 1 and 3; then k = words 0 and 2; $Y_{1,3} = 0$ and $Y_{0,2} = 1$.

APPLICATION: LEARNING MEMORY


This system is a CAM array with peripheral IC circuitry designed to operate as a learning memory. It is organized in two sections of equal capacity, the total memory size (both sections) being 8 ten bit words. Either section can be selected through the section SELECT line, and the memory is easily expandable in the number of words and in word length.

By activating the COMPARE line, a new word is loaded into the buffer and is presented to the memory. Through the novel feature of data association, which is unique with CAM elements, the buffer's content is compared with the words stored in memory. If the input word, with which the memory was presented, is already contained in storage, no need for "learning" i.e. data acquisition, exists. This fact is indicated by a match from one of the Y_n lines ($Y_i = 1$) and thus

no write command is initiated.

Before a WRITE operation is initiated, a location select has to be made such that the word to be written into the memory will go to the proper place. For this reason, a tag CAM is employed to keep track of memory locations, both empty and full. When a word is written into memory, a "1" is simultaneously written into the tag CAM. Thus, it is possible to keep track of the filled memory locations.

By monitoring the Y_n lines of the tag CAM, a convenient way of decoding an available address exists. Here exclusive OR circuitry is used which ensures that memory locations are filled successively when the need for "learning" exists. The quad latch is enabled before the write command is available to the CAM array. Thus the Y lines of unavailable memory locations are forced low ($Y_k = 0$).



DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 8223 is a TTL 256-Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high state when the chip enable input is high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which permits wired AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads.

Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum. The 8223 may be programmed to any desired pattern by the user. (See fusing procedure.) This feature is ideal for prototype hardware and systems requiring propriety codes.

A Truth Table/Order Blank is included on page 4-43 for ordering custom patterns.


FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE FUSING PINS
- BOARD LEVEL PROGRAMMABLE

APPLICATIONS

- PROTOTYPING
- VOLUME PRODUCTION
- MICROPROGRAMMING
- HARDWIRED ALGORITHMS
- CONTROL STORE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (S8223 $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ N8223 $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$; $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$)

CHARACTERISTICS	LIMITS				"0" A_n	"1" A_n	CHIP ENABLE	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS					
"1" Output Leakage Current (N8223-)			100	μA			2.0V		13
(S8223-)			250	μA					
"0" Output Voltage (N8223-)			0.4	V	0.8V	2.0V	0.8V	9.6mA	6,10
(S8223-)			0.5	V	0.8V	2.0V	0.8V	16mA	6,10
"1" Input Current									
A_n , Address			40	μA		4.5V			
Chip Enable Input			80	μA			4.5V		
"0" Input Current									
A_n , Chip Enable	-0.1		-1.6	mA	0.4V		0.4V		


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				"0" A_n	"1" A_n	CHIP ENABLE	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS					
Propagation Delay									
An to Bn		35	50	ns				DC F.O.=12	7,12
Chip Enable to B _n		35	50	ns		4.5V		DC F.O.=12	7,12
Power Consumption		310/62	400/77	mW/mA		4.5V	4.5V		14
Input Latch Voltage	5.5			V			10mA		11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1" "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed test conditions, see AC testing.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.
- $V_{CC} = 5.25\text{V}$.

AC TEST FIGURE AND WAVEFORMS



SCHEMATIC DIAGRAM



8223 PROGRAMMING PROCEDURE

The 8223 may be programmed by using Curtis Electro Devices, Spectrum Dynamics or Data I/O Programmers.

The 8223 Standard part is shipped with all outputs at logical "0". To write a logical "1" proceed as follows: Programming Procedure A

Simple Programming Procedure using "bench" Equipment

1. Start with pin 8 grounded and V_{CC} removed from pin 16.
 2. Remove any load from the outputs.
 3. Ground the Chip Enable.
 4. Address the desired location by applying ground (i.e., 0.4V maximum) for a "0", and +5.0V (i.e., +2.8V minimum) for a "1" at the address input lines.
 5. Apply $+12.5V \pm 0.5V$ to the output to be programmed through a 390 ohm $\pm 10\%$ resistor. Program one output at a time.
 6. Apply +12.5V to V_{CC} (pin 16) for 50 msec to 1sec (max.) with a V_{CC} rise time of 50 μ sec or less. If 1.0 second is exceeded, the duty cycle should be limited to a maximum of 25%. The V_{CC} overshoot should be limited to 1.0V maximum. If necessary, a clamping circuit should be used. The V_{CC} current requirement is 40 mA maximum at +12.5V. Several fuses can be programmed in sequence until 1.0 sec of high V_{CC} time is accumulated before imposing the duty cycle restriction.
- NOTE: Normal practice in test fixture layout should be followed. Lead lengths, particularly to the power supply, should be as short as possible. A capacitor of 10 microfarads minimum, connected from the +12.5V to ground, should be located close to the unit being programmed.
7. Remove the programming voltage from pin 16.
 8. Open the output.
 9. Proceed to the next output and repeat, or change address and repeat procedure.
 10. Continue until the entire bit pattern is programmed into your custom 8223.

Fast Programming Procedure — Programming Procedure B


1. Remove V_{CC} (open or ground pin 16).
2. Remove any load from the output.
3. Ground CE (pin 15).

4. Address the word to be programmed by applying 5 volts of a "1" and ground for a "0" to the address lines. (Solid TTL logic levels are ok, but we suggest buffer drivers or Utilogic OR/NOR gates for the addressing).
5. Apply $+12.5V \pm 0.5V$ to the output to be programmed through a 390 ohm $\pm 10\%$ resistor. Program one output at a time.
6. Apply +12.5V to V_{CC} (pin 16) for 25-50mS. The V_{CC} rise time must be 50 μ sec or less. Limit the V_{CC} overshoot to 1.0 volts max.
7. Reduce V_{CC} to ground (<0.5V) and remove the load from the output.
8. Immediately repeat steps 5 and 6 for other outputs of the same word, or repeat 4 through 6 for a different word. Continue programming for a max of 1 second. Then remove power for 4 seconds and continue until the entire bit pattern is programmed.

After programming the 8223, the unit should be checked to insure the code is correct. If additional fuses must be opened, they may be programmed during verification.

Fast Programming Procedure — Programming Procedure C
Steps 1 through 5 are the same as in Procedure B.

6. Apply a 5mS pulse to V_{CC} (pin 16). Limit the V_{CC} overshoot.
7. Reduce V_{CC} to 5 volts for 10-15 μ S and verify the fuse opened (output is now a "1". If the bit programmed goes on to the next bit to be programmed. If the bit did not program, then reduce V_{CC} to ground (or open) for 1-5 μ S and repeat step 6 and 7 until the fuse programs (1 second total time max).
8. Continue programming at this rate for 1 second. Remove all power from the device for 4 seconds then continue programming procedure.




BOARD LEVEL PROGRAMMING PROCEDURE FOR THE 8223

The chip select controls which 8223 is being programmed when several PROMS are collector OR'd. To program in this manner, the only changes required are:

1. The 390 ohm resistor is reduced to $\frac{200 \text{ ohm}}{N}$ where N is the number of outputs tied together ($2 \leq N \leq 12$).
2. Reduce max fuse pulse width from 1 second max to 0.92 sec max.

MANUAL PROGRAMMER DIAGRAM



DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 8224 is a TTL 256 Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Enable input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Enable input is taken high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum.

The 8224-CB180 has been programmed to convert the seven bit ASC II alphabet code to the 8 bit EBCDIC Alpha-bit code. The conversion includes the letters A through Z. With the addition of gating circuitry, the 8224-CB180 will convert both upper case and lower case letters.

Customer specified patterns are also available as custom products. Refer to page 4-43 for Truth Table/Order Blank.


FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

APPLICATIONS

MICROPROGRAMMING
 HARDWIRED ALGORITHMS
 CHARACTER RECOGNITION
 CHARACTER GENERATOR
 CONTROL STORE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (S8224-55°C ≤ TA ≤ 125°C, N8224 0°C ≤ TA ≤ 75°C ; 4.75V ≤ VCC ≤ 5.25V)

CHARACTERISTICS	LIMITS			TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	MAX.	UNITS	VCC	An "0"	An "1"	CHIP ENABLE		
"1" Output Leakage Current		100	μA	5.00					13
"0" Output Voltage		0.4	V	4.75	0.8V	2.0V	0.8V	9.6mA	6,10
		0.4	V	5.00	0.8V	2.0V	0.8V	9.6mA	6,10
		0.4	V	4.75	0.8V	2.0V	0.8V	9.6mA	6,10
"1" Input Current									
An, Address		40	μA	5.25		4.5V	4.5V		
Chip Enable Input		80	μA	5.25			4.5V		
"0" Input Current									
An, Chip Enable	-0.1	-1.6	mA	5.25	0.4V		0.4V		


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS			TEST CONDITIONS			OUTPUTS	NOTES
	MIN.	MAX.	UNITS	V _{CC}	A _n "0"	A _n "1"		
Propagation Delay								
A _n to B _n		50	ns	5.00				DC F.O.=12 7,12
Chip Enable to B _n		50	ns	5.00		4.5V		DC F.O.=12 7,12
Power Consumption		400	mW	5.25		4.5V	4.5V	
Input Latch Voltage	5.5		V	5.00	10mA		10mA	11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC}.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1". This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed test conditions, see AC testing.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.

SCHEMATIC DIAGRAM



CODE CONVERSION ASCII TO EBCDIC
(UPPER & LOWER CASE LETTERS ONLY) 8224-CB180

ASCII CODE	CHARACTER	EBCDIC CODE
B ₇ B ₆ B ₅ B ₄ B ₃ B ₂ B ₁		0 1 2 3 4 5 6 7
0 0 0 X X X X	--	Not Decoded
0 0 1 X X X X	--	Not Decoded
0 1 0 X X X X	--	Not Decoded
0 1 1 X X X X	--	Not Decoded
1 0 0 0 0 0 0	--	Not Decoded
1 0 0 0 0 0 1	A	1 1 0 0 0 0 1
1 0 0 0 0 1 0	B	1 1 0 0 0 0 1 0
1 0 0 0 0 1 1	C	1 1 0 0 0 0 1 1
1 0 0 0 1 0 0	D	1 1 0 0 0 1 0 0
1 0 0 0 1 0 1	E	1 1 0 0 0 1 0 1
1 0 0 0 1 1 0	F	1 1 0 0 0 1 1 0
1 0 0 0 1 1 1	G	1 1 0 0 0 1 1 1
1 0 0 1 0 0 0	H	1 1 0 0 1 0 0 0
1 0 0 1 0 0 1	I	1 1 0 0 1 0 0 1
1 0 0 1 0 1 0	J	1 1 0 0 1 0 1 0
1 0 0 1 0 1 1	K	1 1 0 0 1 0 1 1
1 0 0 1 1 0 0	L	1 1 0 0 1 1 0 0
1 0 0 1 1 0 1	M	1 1 0 0 1 1 0 1
1 0 0 1 1 1 0	N	1 1 0 0 1 1 1 0
1 0 0 1 1 1 1	O	1 1 0 0 1 1 1 1
1 0 1 0 0 0 0	P	1 1 0 1 0 0 0 0
1 0 1 0 0 0 1	Q	1 1 0 1 0 0 0 1
1 0 1 0 0 1 0	R	1 1 0 1 0 0 1 0
1 0 1 0 0 1 1	S	1 1 0 1 0 0 1 1
1 0 1 0 1 0 0	T	1 1 0 1 0 1 0 0
1 0 1 0 1 0 1	U	1 1 0 1 0 1 0 1
1 0 1 0 1 1 0	V	1 1 0 1 0 1 1 0
1 0 1 0 1 1 1	W	1 1 0 1 0 1 1 1
1 0 1 1 0 0 0	X	1 1 0 1 1 0 0 0
1 0 1 1 0 0 1	Y	1 1 0 1 1 0 0 1
1 0 1 1 0 1 0	Z	1 1 0 1 1 0 1 0
1 0 1 1 0 1 1	--	1 Not Decoded
1 0 1 1 1 0 0	--	1 Not Decoded
1 0 1 1 1 0 1	--	1 Not Decoded
1 0 1 1 1 1 0	--	1 Not Decoded
1 0 1 1 1 1 1	--	1 Not Decoded
1 1 0 0 0 0 0	--	1 Not Decoded
1 1 0 0 0 0 1	a	1 0 0 0 0 0 1
1 1 0 0 0 1 0	b	1 0 0 0 0 1 0
1 1 0 0 0 1 1	c	1 0 0 0 0 1 1
1 1 0 0 1 0 0	d	1 0 0 0 1 0 0
1 1 0 0 1 0 1	e	1 0 0 0 1 0 1
1 1 0 0 1 1 0	f	1 0 0 0 1 1 0
1 1 0 0 1 1 1	g	1 0 0 0 1 1 1
1 1 0 1 0 0 0	h	1 0 0 1 0 0 0
1 1 0 1 0 0 1	i	1 0 0 1 0 0 1
1 1 0 1 0 1 0	j	1 0 0 1 0 1 0
1 1 0 1 0 1 1	k	1 0 0 1 0 1 1
1 1 0 1 1 0 0	l	1 0 0 1 1 0 0
1 1 0 1 1 0 1	m	1 0 0 1 1 0 1
1 1 0 1 1 1 0	n	1 0 0 1 1 1 0
1 1 1 0 0 0 0	o	1 0 0 1 0 0 0
1 1 1 0 0 0 1	p	1 0 0 1 0 0 1
1 1 1 0 0 1 0	q	1 0 0 1 1 0 0
1 1 1 0 0 1 1	r	1 0 0 1 1 0 1
1 1 1 0 1 0 0	s	1 0 1 0 0 0 0
1 1 1 0 1 0 1	t	1 0 1 0 0 0 1
1 1 1 0 1 1 0	u	1 0 1 0 0 1 0
1 1 1 0 1 1 1	v	1 0 1 0 0 1 1
1 1 1 1 0 0 0	w	1 0 1 0 1 0 0
1 1 1 1 0 0 1	x	1 0 1 0 1 0 1
1 1 1 1 0 1 0	y	1 0 1 0 1 1 0
1 1 1 1 0 1 1	z	1 0 1 0 1 1 1
1 1 1 1 1 0 0	--	Not Decoded
1 1 1 1 1 0 1	--	Not Decoded
1 1 1 1 1 1 0	--	Not Decoded
1 1 1 1 1 1 1	--	Not Decoded

TRUTH TABLES FOR 8224-CB180

INPUT PINS						OUTPUT PINS							
15	14	13	12	11	10	9	7	6	5	4	3	2	1
CE	A ₄	A ₃	A ₂	A ₁	A ₀	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	0	0	0	0	0	0	1
0	0	0	0	1	0	0	1	0	0	0	0	0	1
0	0	0	0	1	1	1	1	0	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	1	1	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0	0	1	0	0	0	1
0	0	0	1	1	1	1	1	1	1	0	0	0	1
0	0	1	0	0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	1	1	0	0	0	1	0	0	1
0	0	1	0	1	0	1	0	1	0	0	0	1	1
0	0	1	0	1	1	1	0	1	0	0	0	1	1
0	0	1	1	0	0	0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	1	0	0	0	1	0	1
0	0	1	1	1	0	0	0	0	1	0	0	1	1
0	0	1	1	1	1	0	0	0	0	1	0	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	1	0	0	0	0	1	0	0	0
0	1	0	0	1	0	0	0	0	0	1	0	0	0
0	1	0	0	1	1	0	0	0	0	1	0	0	0
0	1	0	1	0	0	0	0	0	0	1	0	0	0
0	1	0	1	0	1	0	0	0	0	1	0	0	0
0	1	0	1	1	0	0	0	0	0	1	0	0	0
0	1	0	1	1	1	0	0	0	0	1	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	0	0	1	0	0	0	0	1	0	0	0
0	1	1	0	1	0	0	0	0	0	1	0	0	0
0	1	1	0	1	1	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	1	0	0	0	0	1	0	0	0
0	1	1	1	1	0	0	0	0	0	1	0	0	0
0	1	1	1	1	1	0	0	0	0	1	0	0	0
1	x	x	x	x	x	x	1	1	1	1	1	1	1


TYPICAL APPLICATIONS

To select the ROM only when addressed by an upper or lower case alphabet character, the following truth table applies:


	Upper Case	Lower Case
ASCII	0 0	1 1
ASCII	0 1	0 1
CHIP ENABLE = B ₇	1 1	0 0
EBCDIC #1 OUTPUT = B ₆ · B ₇	1 1	1 0

Thus, the ASCII to EBCDIC ROM standard product plus gating as shown performs the complete conversion.

TYPICAL APPLICATIONS (Cont'd)



AC TEST FIGURE AND WAVEFORMS



DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 8225 is a TTL 64-bit Read-Write Random Access Memory organized as 16-words of 4 bits each. The 8225 is ideally suited for application in scratch pads and high-speed buffer memories.

Words are selected through a 4-input binary decoder when the chip enable input (\overline{CE}) is at logic "0". Data is written into the memory when Read Enable (RE) is at logic "0" and read from the memory when RE is at logic "1".

The outputs of the 8225 are logical "1" during write operation, therefore, inputs and outputs can be commoned in busses to reduce the number of I/O leads. Output collectors are uncommitted.

FEATURES

- CHIP ENABLE LINE FOR EXPANSION
- OPEN COLLECTOR OUTPUTS FOR EXPANSION
- ON THE CHIP DECODING
- ALL OUTPUTS "1" DURING WRITING
- DIODE PROTECTED INPUTS

APPLICATIONS


SCRATCH PAD MEMORY
BUFFER MEMORY
PUSH DOWN STACKS (First in-first out)
CONTROL STORE

TRUTH TABLE

RE	\overline{CE} (Chip Enable)	MODE	OUTPUTS
0	0	Write	"1"
1	0	Read	Information
X	1	Chip Disable	"1"

X = Either State

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 75^{\circ}C$; $4.75V \leq V_{CC} \leq 5.25V$)

CHARACTERISTICS	LIMITS				CHIP ENABLE	INPUTS		DATA INPUTS	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS		WRITE	ADDRESS			
"0" Output Voltage			.4	V	.8V	Pulse			16mA	8, 11, 12
"1" Output Leakage Current			100	μA	.8V	Pulse		.8V	5.25V	11, 12
"0" Input Current	-1		-1.6	mA	.4V	.4V	.4V	.4V		16
"1" Input Current										
Chip Enable			80	μA	4.5V					
Write, Address, Data			40	μA	4.5V	4.5V	4.5V	4.5V		16


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				CHIP ENABLE	INPUTS		DATA INPUTS	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS		WRITE	ADDRESS			
Minimum Write Pulse Width (W_{PW})		18	30	ns						
Input Setup Time (t_{SU})		18	20	ns						
Input Hold Time (t_{HO})		0	5	ns						
Address Setup Time (t_{ASU})			5	ns						
Address Hold Time (t_{AHO})			5	ns						
Access Time (T_A)	20	35	50	ns						17
Data Pulse Width (D_{PW})	20			ns						
Write Recovery Time (T_{WR})	10	25	40	ns						
Write Access Time (T_{WA})		25	40	ns						
Chip Enable Recovery Time (T_{CR})		20	30	ns						
Chip Enable Access Time (T_{CA})		20	30	ns						
Input Clamp Voltage			-1.5	V	-12mA	-12mA	-12mA	-12mA		16
Input Latch Voltage - except Data			5.5	V	10mA	10mA	10mA			16
Data			5.5	V	5V	5V	5V	10mA		16
Power Consumption		400	552	mW	0V	5V	0V	0V		14

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Capacitance is measured on Boonton Electronic Corporation Model 75A-53 Capacitance Bridge or equivalent. $f = 1\text{ MHz}$, $V_{ac} = 25\text{m V}_{rms}$
- All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- For any given binary code on the Address inputs the Write input must be momentarily brought to a logical "0" level.
- See AC test circuits on following pages.
- All sense outputs in "0" state.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Test each input one at a time.
- Address Pulse Width (A_{PW}) is 40ns for this test.

FUNCTIONAL DIAGRAM



ONE LEVEL IN ON DATA INPUT APPEARS AS "ZERO" LEVEL OUT.

AC TEST FIGURES AND WAVEFORMS



DIGITAL 8000 SERIES TTL/MEMORY


DESCRIPTION

The 8228 is a 4096 Bit Bipolar Read Only Memory organized as 1024 words by 4 bits per word. Available in a 16 pin dual in-line package, the 8228 can provide very high bit packing density by replacing four standard 256X4 ROMs.

The 8228 is fully TTL compatible and includes on-the-chip decoding. Typical access time is 50ns with a power consumption of only .125mW per bit.

The standard 8228 ROM pattern is the USASCII Row Character Generator code; however, custom patterns are also available. The standard pattern is specified as the N8228I - CD162, while custom circuits are identified as N8228I - CXXX. A truth table/order blank is included on page 4-46 for ordering custom patterns.

BLOCK DIAGRAM



See page 4-35 for CD162 Pattern and USASCII Row Character Generator.

FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- TOTEM POLE OUTPUTS
- DIODE PROTECTED INPUTS
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)

APPLICATIONS

MICROPROGRAMMING
 HARDWIRED ALGORITHMS
 CHARACTER RECOGNITION
 CHARACTER GENERATION
 CONTROL STORE

ELECTRICAL CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 75^{\circ}C$; $4.75V \leq V_{CC} \leq 5.25V$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage	2.7	-10	-200	V	$I_{out} = 11.2 \text{ mA}$ $I_{out} = -1.0 \text{ mA}$ $V_{in} = 0.5V$ $V_{in} = 5.25V$	
"1" Output Voltage				V		
"0" Input Current	1	25	μA			
"1" Input Current			μA			
Input Threshold Voltage		.85	V			
"0" Level	2.0		V			
"1" Level			V			

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Input Clamp Voltage	-1.0			V	$I_{in} = 5.0\text{mA}$ $O_1 \text{ to } O_3 = "0"$	
Power Consumption		140	170	mA		
Output Short Circuit Current	-20		-70	mA		


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Access Time—Address to Output		50	75	ns		5

NOTES:

1. Positive current is defined as into the terminal referenced.
2. No more than one output should be grounded at the same time.
3. Manufacturer reserves the right to make design and process changes and improvements.
4. Applied voltages must not exceed 5.5V. Input currents must not exceed $\pm 30\text{mA}$. Output currents must not exceed $\pm 100\text{mA}$. Storage temperature must be between -60°C to $+150^\circ\text{C}$.
5. Rise and fall time for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5V.

AC TEST FIGURE AND WAVEFORM



DESCRIPTION

The 82S06 and 82S07 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 45ns. The typical write time (the time between applying one address and storing data) is 20ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S06 and 82S07 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

The memories are TTL compatible and operate from single 5 volt supply.


APPLICATIONS

- BUFFER MEMORY
- WRITABLE CONTROL STORE
- MEMORY MAPPING
- PUSH DOWN STACK

FEATURES

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 μ A INPUT LOADING
- TRI-STATE (82S06) OR OPEN COLLECTOR (82S07) OUTPUT
- ON CHIP DECODING

BLOCK DIAGRAM



OBJECTIVE ELECTRICAL CHARACTERISTICS (T_A = 0 to 75°C, V_{CC} = 5.0V ±5) Note 1, 2, 3

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Input Current		-10	-100	μ A	V _{in} = 0.5V	
"1" Input Current		<1.0	25	μ A	V _{in} = 5.25V	
"0" Output Voltage		.35	.5	V	I _{out} = 16mA	
Output Leakage Current (82S07)		<1.0	100	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, V _{out} = 2.7V	
Output "off" Current (82S06)		<1.0	±100	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, 0.5 ≤ V _{out} ≤ 2.7V	
"1" Output Voltage (82S06)	2.6			V	$\overline{CE}_1 = \overline{CE}_2 = \overline{CE}_3 = "0"$, I _{out} = -3.2mA	
"0" Input Threshold			.85	V		
"1" Input Threshold		2.0		V		
Power Consumption		110/550	130/683	mA/mW		
Input Clamp Voltage	-1.5			V	I _{in} = -12mA	
Input Capacitance		5		pF		
Output Capacitance		8		pF		

OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Access Time—Address to Output		45	65	ns		4,5
Address Set-Up Time (read)	t_1	10		ns		
Propagation Delay						4,5
Chip Enable to Output Enable	t_2	25	40	ns		4,5
Propagation Delay						4,5
Chip Enable to Output Disable	t_3	25	40	ns		4,5
Address to Write Enable						4,5
Set-Up Time	t_4	25	5	ns		4,5
Chip Enable to Write Enable						4,5
Set-Up Time	t_5	10	0	ns		4,5
Data Input to Write Enable						4,5
Set-Up Time	t_6	10	0	ns		4,5
Write Enable Pulse Width	t_7	30	15	ns		4,5
Address Hold Time	t_8	10	0	ns		4,5
Chip Enable Hold Time	t_9	10	0	ns		4,5
Data Input Hold Time	t_{10}	10	0	ns		4,5
Write Enable Propagation Delay	t_{11}		40	ns		4,5
Output Short Circuit Current (82S06)		-20	-100	mA	$V_{out} = 0\text{V}$	4,5


NOTES:

1. Positive current is defined as into the terminal referenced.
2. Manufacturer reserves the right to make design and process changes and improvements.
3. Applied voltages must not exceed 6.0V.

Input currents must not exceed $\pm 30\text{mA}$.
Output currents must not exceed $\pm 100\text{mA}$.
Storage temperature must be between -60°C to $+150^\circ\text{C}$.

4. Refer to Timing Diagram for definition of terms and test load.
5. Rise and fall times for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5 volts.

TIMING DIAGRAM



DESCRIPTION

The 82S16 and 82S17 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 30ns. The typical write time (the time between applying one address and storing data) is 20ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S16 and 82S17 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

The memories are TTL compatible and operate from single 5 volt supply.


APPLICATIONS

BUFFER MEMORY
WRITABLE CONTROL STORE
MEMORY MAPPING
PUSH DOWN STACK

FEATURES

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 μ A INPUT LOADING
- TRI-STATE (82S16) OR OPEN COLLECTOR (82S17) OUTPUT
- ON CHIP DECODING

BLOCK DIAGRAM



OBJECTIVE ELECTRICAL CHARACTERISTICS (0°C ≤ T_A ≤ 75°C ; 4.75V ≤ V_{CC} ≤ 5.25V) Note 1, 2, 3

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Input Current		-10	-100	μ A	V _{in} = 0.5V	
"1" Input Current		<1.0	25	μ A	V _{in} = 5.25V	
"0" Output Voltage		.35	.45	V	I _{out} = 16mA	
Output Leakage Current (82S17)		<1.0	40	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, V _{out} = 2.7V	
Output "off" Current (82S16)		<1.0	40	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, 0.5 ≤ V _{out} ≤ 2.7V	
"1" Output Voltage (82S16)	2.6			V	$\overline{CE}_1 = \overline{CE}_2 = \overline{CE}_3 = "0"$ I _{out} = -3.2mA	
"0" Input Threshold			.85	V		
"1" Input Threshold	2.0			V		
Power Consumption		110/550	130/683	mA/mW		
Input Clamp Voltage	-1.5	-.8		V	I _{in} = -12mA	
Input Capacitance		5		pF		
Output Capacitance		8		pF		

OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Access Time—Address to Output		30	50	ns		4,5
Address Set-Up Time (read)	t_1	10	20	ns		
Propagation Delay						4,5
Chip Enable to Output Enable	t_2	20	30	ns		
Propagation Delay						4,5
Chip Enable to Output Disable	t_3	20	30	ns		
Address to Write Enable						4,5
Set-Up Time	t_4	20	5	ns		
Chip Enable to Write Enable						4,5
Set-Up Time	t_5	5	0	ns		
Data Input to Write Enable						4,5
Set-Up Time	t_6	5	0	ns		
Write Enable Pulse Width	t_7	25	15	ns		4,5
Address Hold Time	t_8	5	0	ns		4,5
Chip Enable Hold Time	t_9	5	0	ns		4,6
Data Input Hold Time	t_{10}	5	0	ns		4,5
Write Enable Propagation Delay	t_{11}		30	40	ns	4,5
Output Short Circuit Current (82S16)		-20		-70	mA	$V_{out} = 0\text{V}$ 4,5

NOTES:


1. Positive current is defined as into the terminal referenced.
2. Manufacturer reserves the right to make design and process changes and improvements.
3. Applied voltages must not exceed 6.0V,

Input currents must not exceed $\pm 30\text{mA}$,
Output currents must not exceed $\pm 100\text{mA}$,
Storage temperature must be between -60°C to $+150^\circ\text{C}$.

4. Refer to Timing Diagram for definition of terms and test load.

5. Rise and fall times for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5 volts.

TIMING DIAGRAM



DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S21 is a TTL 64 bit Write-While-Read Random Access Memory organized in 32 words of 2 bits each. The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5 input decoder when the Read-Write enable input, \overline{CE} is at logic "1". $\overline{W_0}$ and $\overline{W_1}$ are the write inputs for bit 0 and bit 1 of the word selected. \overline{C} is the write control input. When $\overline{W_X}$ and \overline{C} are both at logic "0" data on the I_0 and I_1 data lines are written into the addressed word. The read function is enabled when either $\overline{W_X}$ or \overline{C} is at logic "1".

An internal latch is on the chip to provide the Write-While-Read capability. When the latch control line, \overline{L} , is logic "1" and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When \overline{L} goes from a logic "1" to logic "0" the outputs are latched and will remain latched regardless of the state of any other address or control line. When \overline{L} goes from "0" to "1" the outputs unlatch and the outputs will be that of the present address word.


FEATURES

- BUFFERED ADDRESS LINES
- ON CHIP LATCHES
- ON CHIP DECODING
- BIT MASKING CONTROL LINES
- ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS WITH 40mA CAPABILITY
- PROTECTED INPUTS
- VERY HIGH SPEEDS (25ns TYP)

APPLICATIONS

- SCRATCH PAD MEMORY
- BUFFER MEMORY
- ACCUMULATOR REGISTER
- CONTROL STORE

LOGIC DIAGRAM



TRUTH TABLE

CE	\overline{C}	$\overline{W_0}$	$\overline{W_1}$	\overline{L}	Mode	Outputs
X	X	X	X	0	Output Hold	Data from last addressed word when $\overline{CE} = "1"$
0	X	X	X	1	Read & Write Disabled	Disabled logic "1"
1	1	X	X	X	Read	Data stored in addressed word
1	0	1	1	X	Read	Data stored in addressed word
1	0	0	0	0	Write Data	Data from last word address when \overline{L} went from "1" to "0"
1	0	0	0	1	Write Data	Data being written into memory
1	0	0	1	X	Write Data into Bit 0 Only	If $\overline{L} = 0$: Data from last word address when \overline{L} went from "1" to "0"
1	0	1	0	X	Write Data into Bit 1 Only	If $\overline{L} = 1$: Data being written into the selected bit location and stored in other addressed location

ELECTRICAL CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$; $4.75\text{V} \leq V_{CC} \leq 5.25$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage			.45	V	$V_{out} = 40\text{mA}$ $V_{out} = 5.5\text{V}$ $V_{in} = 0.5\text{V}$ $V_{in} = 2.4\text{V}$ $V_{in} = 5.5\text{V}$	
"1" Output Leakage Current			40	μA		
"0" Input Current (All Inputs)			-1.6	mA		
"1" Input Current (All Inputs)			.25	μA		
Input "0" Threshold Voltage			100	μA		
Input "1" Threshold Voltage	2.0		0.85	V		
Power Consumption:			130/683	mA/mW		

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$; $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS		LIMITS				TEST CONDITIONS	NOTES
		MIN.	TYP.	MAX.	UNITS		
Read Access Time Address to Output	t_1		25	50	ns		
Address Set-Up Time	t_2		8	15	ns		
Data Set-Up Time	t_3		15	20	ns		
Address to Address Hold Time	t_4		0	0	ns		
Control or Write Pulse Width	t_5	20	15		ns		
Write Access Time	t_6		20	25	ns		
Address to Latch Set-Up Time	t_7		25	50	ns		
Latch Address to Address Hold Time	t_8		7	10	ns		
Delatch Access Time	t_9		15	25	ns		
Data Hold Time Earliest	t_{10}		0	5	ns		

NOTES:

1. Positive current is defined as into the Terminal.
2. No more than one output should be grounded at the same time.
3. Applied voltages must not exceed 5.5V. Input current must not exceed $\pm 12\text{ mA}$.
4. Output current must not exceed $\pm 100\text{ mA}$. Storage temperature must be within the -60°C to $+150^{\circ}\text{C}$ range. Manufacturer reserves the right to make design and process changes and improvements.

AC WAVEFORMS




Fig. 1 Read Access Time

Fig. 2 Address Setup and Hold Time

AC WAVEFORMS



Fig. 3 Data Setup and Hold Time




Fig. 5 Latch Times





Fig. 4 Write Access Time

TYPICAL APPLICATION



BASIC 8 BIT FULLY BUFFERED ACCUMULATOR

By use of the control lines S_0 and S_1 data is loaded into the "A" register through inputs D_x or from the outputs of the 74181's (E_x) to the 82533's and stored in the 82521's organized as a 32 x 8 RAM register. Data is loaded directly into the "B" register. With this arrangement, the function $A+B \rightarrow A$ (A plus B into A) can be performed in 70ns, typically, starting from data stored in the 82521's.

OBJECTIVE SPECIFICATION


DESCRIPTION

The 82S23 (open Collector Outputs) and the 82S123 (Tristate Outputs) are Bipolar 256 Bit Read Only Memories organized as 32 words by 8 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the simple fusing procedure given in this data sheet. A chip enable line is provided and the outputs are bare collector or Tristate to allow for memory expansion capability.

The 82S23 and 82S123 are fully TTL compatible and include on-the-chip decoding. Typical access time is 25 nS.

The standard 82S23 and 82S123 are supplied with all outputs at a logical "0." If a programmed unit is required the Truth Table/Order Blank on page 4-43 of the TTL MSI/Memory Handbook may be used.

LOGIC DIAGRAM



DIGITAL 8000 SERIES TTL/MEMORY


FEATURES

- PNP INPUTS
- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- A CHIP ENABLE LINE
- OPEN COLLECTOR OR TRISTATE OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE "FUSING" PINS
- BOARD PROGRAMMABLE

APPLICATIONS

- PROTOTYPING
- VOLUME PRODUCTION
- MICROPROGRAMMING
- HARDWIRED ALGORITHMS
- CONTROL STORE

INPUT/OUTPUT SCHEMATIC DIAGRAMS



DIGITAL 8000 SERIES TTL/MEMORY ■ 82S23/82S123

OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage				V	$I_{out} = 20\text{mA}$	
"1" Output Leakage			40	μA	$CE = "1" V_{out} = 2.6\text{V}$	
82S23			100	μA	$CE = "0" V_{out} = 2.6\text{V}$ After Fusing	
82S123	-40		+40	μA	$V_{out} = 0.5\text{V}/V_{out} = 2.4\text{V}$, $CE = "1"$	
"1" Output Current 82S123	- 2.0			mA	$V_{out} = 2.4\text{V}$, $CE = "0"$	After Fusing
"0" Input Current			250	μA	$V_{in} = 0.5\text{V}$	
"1" Input Current			50	μA	$V_{in} = 2.7\text{V}$	
Input Threshold Voltage						
"0" Level	.80			V		
"1" Level			2.0	V		
Propagation Delay						
Address to Output		25	40	ns		
Enable to Output		15	35	ns		
Input Clamp Voltage	- 1.0			V	$I_{in} = 5.0\text{mA}$	
Power Consumption					$V_{CC} = 5.00\text{V}$	
82S23		80/400	100/500	mA/mW		
82S123		80/400	100/500	mA/mW		

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts. Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1" "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8 mA.
- One AC fan-out is defined as 50 pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1". This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed conditions, see AC testing.
- Connect an external 1K resistor from V_{CC} to the output terminal for this test.
- $V_{CC} = 5.25\text{V}$.

OBJECTIVE FUSING PROCEDURE


The 82S23/82S123 standard part is shipped with all outputs at Logical "0". To write a Logical "1" proceed as follows:

- GND Pin 8 and apply 5V to V_{CC} , Pin 16.
- Remove any load from the outputs.
- Ground the Chip Enable.
- Address the desired location by applying ground for a "0" and $5.0 \pm 0.25\text{V}$ for a "1" at the address input lines.
- Raise V_{CC} to $10.0\text{V} \pm 0.5\text{V}$.
- Apply $65 \pm 3\text{mA}$ to the output to be programmed to logic "1". (The voltage will be between 12 to 18V until fused, and must be clamped at 20.0V max.)
- Release fusing current.
- Reduce V_{CC} to 5.0V.
- Proceed to the next output and repeat, or change address and repeat procedure.
- Continue until the entire bit pattern is programmed into your custom 82S23/82S123.


NOTE:

After 1.0 SEC of programming, a 25% duty cycle on power must be imposed to avoid over heating.

AC TEST FIGURE AND WAVEFORMS



FUNCTIONAL DIAGRAM



DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S26 (open Collector Outputs) and the 82S29 (tri State Outputs) are Bipolar 1024 Bit Read Only Memories organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the simple fusing procedure given in this data sheet. Two chip enable lines are provided and the outputs are bussable to allow for memory expansion capability.

The 82S26 and 82S29 are fully TTL compatible and include on-the-chip decoding. Typical access time is 35ns.

The standard 82S26 and 82S29 are supplied with all outputs at a logical "0". If a programmed unit is required the Truth Table/Order Blank on page 4-44/45 can be used.


APPLICATIONS

PROTOTYPING
VOLUME PRODUCTION
MICROPROGRAMMING
HARDWIRE ALGORITHMS
CONTROL STORE

FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- TWO CHIP ENABLE LINES
- OPEN COLLECTOR OR TRI STATE OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- BOARD LEVEL PROGRAMMABLE

LOGIC DIAGRAM



PROGRAMMING PROCEDURE**82S26 AND 82S29 PROGRAMMING PROCEDURE**

1. Connect pin 8 (Grnd) to ground.
2. Disable the device by bringing \overline{CE}_1 and/or \overline{CE}_2 to a logical "1" (greater than 2.6 volts). A Signetics SP380A or equivalent may be used. If only one \overline{CE} pin is used for the control of programming the other \overline{CE} pin should be at logical "0" (0.4 volts or less).
3. Raise V_{CC} (pin 16) to 12.5 ± 0.5 volts. A $10\mu F$ in parallel with a $200pF$ high frequency capacitor should be connected between pins 16 and 8, as near the device as possible, to minimize noise on the V_{CC} line.
4. Address the word to be programmed, using standard TTL logic levels, and apply $85 \pm 5mA$ into the output to be programmed to a logical "1". The output must be limited to 22 volts $\pm 5\%$ and only one output at a time should be programmed.
5. Wait until the current generator has reached the 22 volt clamp. (The current generator will be supplying about 50mA min.) Then drop both \overline{CE}_1 and \overline{CE}_2 to a logical "0" for 2msec. (If one \overline{CE} was already at logical "0" it remains at logical "0".)

This programming pulse can be longer but a duty cycle of 20% at high V_{CC} must be imposed after 1 second of programming.

6. Return \overline{CE}_1 and/or \overline{CE}_2 to a logical "1" and wait 10 microseconds (or longer).
7. Repeat steps 5, 6, and 7 until the entire word has been programmed.

At this point the V_{CC} can be dropped to 5.0 volts and the chip enabled so that the outputs can be tested to verify that all bits programmed; or programming can be continued until the entire device has been programmed.

TO PROGRAM THE ENTIRE DEVICE PRIOR TO VERIFICATION, PROCEED AS FOLLOWS:

8. Address the next word to be programmed and repeat steps 4, 5, 6, and 7 until the entire chip has been programmed. Drop V_{CC} to 0 volts.
9. If less than $\frac{1}{2}$ second has elapsed during this, then apply 5.0 volts V_{CC} , enable the device and check each output to insure all bits have programmed. If more than $\frac{1}{2}$ second has elapsed wait for 4 seconds before the verifying cycle.

NOTE: Do not apply the high V_{CC} (12.5 volts) for greater than 1.0 seconds continuously. At that point use a 20% duty cycle.

TO VERIFY THE BITS ARE PROGRAMMED AFTER EACH WORD, PROCEED AS FOLLOWS:

10. Disconnect the current generator from the output and connect 5.0 volts to V_{CC} and a 390 ohm pull-up resistor from each output to the 5.0 volts

supply. Connect \overline{CE}_1 and \overline{CE}_2 to logical "0". Verify that all bits have programmed using a comparator such as the N8242A.

NOTE: Do not apply the high V_{CC} (12.5 volts) for greater than 1.0 seconds continuously. At that point use a 20% duty cycle.

OPERATION OF THE 82S26/82S29 PROGRAMMER**INTRODUCTION**

Figure 1 shows the complete programmer schematic. The memory to be programmed is inserted, and by means of seven single-pole, double-throw (SPDT) switches, the binary address is selected. Notice that these switches may easily be replaced by thumbwheel switches. The memory outputs are programmed, one at a time, by means of four double-pole, double-throw (DPDT) switches. This arrangement has the advantage that the switches are normally in the verify mode, indicating the state of the output (logic "0" when not programmed). By switching to the programming position, the outputs may be altered to a logic "1" which will turn on the light emitting diode (LED) indicator. Upon return to the verify position the LED indicator will stay lit for a programmed bit position.

Once the switch is in the programming position, it may remain there as long as the operator wishes. The total programming cycle is set up to last only for 5ms and is controlled by one-shots as shown in the timing diagram, Fig. 2. The programmer timing follows the recommendation of the Signetics revised programming procedure and is easily adaptable to automatic programming and duplicating equipment.

CIRCUIT DESCRIPTION

Activating one of the four programming switches triggers one-shot No. 1 for 5 milliseconds. This activates gate No. 1 of the peripheral driver (75451) and, by releasing zener diode No. 1, V_{CC} is raised to 12.5V for 5 milliseconds while the 82S26 or 82S29 chip is disabled. (It should be mentioned that use of the 74121 eliminates contact bounce problems since it is non-retriggerable.)

After a time delay of 1 millisecond generated by one-shot No. 2, one-shot No. 3 is turned on. This turns off the output transistor of gate No. 2 of the 75451, enabling the programming current source. The constant current generator consists of LM309 No. 3 that is clamped to 22V by zener diode No. 2. The programming current is determined by the 59 ohm resistor and maintained at a constant 85mA.

An additional time delay of 1 millisecond, established by one-shot No. 4, guarantees that even slow current sources have reached the required current before the chip is enabled for 2ms to open the NiCr link. One-shot No. 5 establishes the chip enable (\overline{CE}) signal and thus the programming time.

Figure 2 shows that V_{CC} for the memory is held at 12.5V for an additional 1 millisecond before the output of one-shot No. 1 allows the supply to return to 5V.

The two time delays of 1 millisecond generated by one-shots No. 2 and No. 4 can be shortened to the microsecond

range for automatic programming equipment if fast switching and a fast current source, as the one discussed above, are chosen. Should it be desired to make the programmer self-contained, a power supply suggestion is also shown in Figure 2.

PROGRAMMER




FIGURE 1

POWER SUPPLY AND WAVEFORMS




FIGURE 2

OBJECTIVE ELECTRICAL CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$; $4.75\text{V} \leq V_{CC} \leq 5.25$)


CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
"0" Output Voltage			0.5	V	$I_{out} = 16\text{mA}$ CE_1 or $CE_2 = "1"$, $V_{out} = 2.6\text{V}$ $CE_1 = CE_2 = "0"$, $V_{out} = 2.6\text{V}$ CE_1 or $CE_2 = "1"$, $V_{out} = 0.5$ to 2.4V $CE_1 = CE_2 = "0"$, $V_{out} = 2.4\text{V}$ $V_{in} = 0.5\text{V}$ $V_{in} = 2.7\text{V}$
"1" Output Leakage (82S26)			40	μA	
"1" Output Leakage (82S29)			100	μA	
"1" Output Current (82S29)	-40		+40	μA	
"0" Input Current	-2.0			μA	
"1" Input Current			-250	μA	
"1" Input Current			50	μA	
Input Threshold Voltage					
"0" Level	.85			V	
"1" Level			2.0	V	
Power Consumption 82S26		105/525	130/685	mA/mW	
82S29		115/575	145/760	mA/mW	

($T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Input Clamp Voltage	-1.0			V	$I_{in} = 5.0\text{mA}$
Propagation Delay					
Address to Output			60	ns	
Chip Enable to Output			60	ns	

- Positive current is defined as into the terminal referenced.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltage must not exceed 6.0V except while programming. Input currents must not exceed $\pm 30\text{ mA}$. Output currents must not exceed $\pm 60\text{ mA}$ except while programming.
- Specifications are tentative. Final specifications will be available by May 1972.

AC TEST FIGURE AND WAVEFORM



Pins 13 and 14 when testing address-Output delays

CUSTOMER ORDERING INFORMATION

N8205Y - CB175
 N8204Y - CB504
 N8204Y - CB505

ASCII-TO-EBCDIC, EBCDIC-TO-ASCII
 ASCII-TO-EBCDIC CODE CONVERTER
 EBCDIC-TO-ASCII CODE CONVERTER

ASCII (ADDRESS) TO EBCDIC (DATA)

8205 — CB175 FIRST HALF

8204 — CB504

0 00000000	1 00000001	2 00000010	3 00000011	128 00100000	129 00100001	130 00100010	131 00100011
4 00101011	5 00101101	6 00101110	7 00101111	132 00100100	133 00101001	134 00000110	135 00001011
8 00010110	9 00000101	10 00010010	11 00001011	138 00101000	137 00101001	138 00101010	139 00101011
12 00001100	13 00001101	14 00001110	15 00001111	140 00101100	141 00001001	142 00001010	143 00001011
16 00010000	17 00010001	18 00010010	19 00010011	144 00110000	145 00110001	146 00011010	147 00110011
20 00111000	21 00111001	22 00110010	23 00100110	148 00110100	149 00110101	150 00110110	151 00001000
24 00011000	25 00011001	26 00111111	27 00100111	152 00111000	153 00111001	154 00111010	155 00111011
28 00011100	29 00011101	30 00011110	31 00011111	156 00000100	157 00010100	158 00111110	159 11100001
32 01000000	33 01001111	34 01111111	35 01111011	160 01000001	161 01000010	162 01000011	163 01000100
36 01011011	37 01011100	38 01010000	39 01111011	164 01000101	165 01000110	166 01000111	167 01001000
40 01001101	41 01011101	42 01011100	43 01001110	168 01001001	169 01010001	170 01010010	171 01010011
44 01101011	45 01100000	46 01001011	47 01100001	172 01010100	173 01010101	174 01010110	175 01010111
48 11110000	49 11110001	50 11110010	51 11110011	176 01010000	177 01011001	178 01100010	179 01100011
52 11110100	53 11110101	54 11110110	55 11110111	180 01100100	181 01100101	182 01100110	183 01100111
56 11111000	57 11111001	58 11111010	59 11111011	184 01101000	185 01101001	186 01101010	187 01100001
60 01001100	61 01111110	62 01101110	63 01101111	188 01110010	189 01110011	190 01110100	191 01110101
64 01111100	65 11000001	66 11000010	67 11000011	192 01110110	193 01110111	194 01111000	195 10000000
68 11000100	69 11000101	70 11000110	71 11000111	196 10001010	197 10001011	198 10001100	199 10001101
72 11001000	73 11001001	74 11010000	75 11010001	200 10001110	201 10001111	202 10010000	203 10011010
76 11010011	77 11010100	78 11010101	79 11010110	204 10011011	205 10011100	206 10011101	207 10011110
80 11010111	81 11011000	82 11011001	83 11100010	208 10011111	209 10100000	210 10101010	211 10101011
84 11100011	85 11100100	86 11100101	87 11100110	212 10101100	213 10101101	214 10101110	215 10101111
88 11100111	89 11101000	90 11101001	91 01001010	216 10110000	217 10110001	218 10110010	219 10110011
92 11100000	93 01011010	94 01011111	95 01101101	220 10110100	221 10110101	222 10110110	223 10110111
96 01111001	97 10000001	98 10000010	99 10000011	224 10111000	225 10111001	226 10111010	227 10111011
100 10000100	101 10000101	102 10000110	103 10000111	228 10111100	229 10111101	230 10111110	231 10111111
104 10010000	105 10001001	106 10010001	107 10010010	232 11001010	233 11001011	234 11001100	235 11001101
108 10010011	109 10010100	110 10010101	111 10010110	236 11001110	237 11001111	238 11011010	239 11011011
112 10010111	113 10011000	114 10011001	115 10100010	240 11011100	241 11011101	242 11011110	243 11011111
116 10100011	117 10100100	118 10100101	119 10100110	244 11101010	245 11101011	246 11101100	247 11101101
120 10100111	121 10101000	122 10101001	123 11000000	248 11101110	249 11101111	250 11111010	251 11111011
124 01101010	125 11010000	126 11010001	127 00000111	252 11111100	253 11111101	254 11111110	255 11111111

EBCDIC (ADDRESS) TO ASCII (DATA)

8205 — CB175 SECOND HALF

8204 — CB505

256 00000000	257 00000001	258 00000010	259 00000011	384 11000011	385 01100001	386 01100010	387 01100011
260 10011100	261 00001001	262 10000110	263 01111111	388 01100100	389 01100101	390 01100110	391 01100111
264 10010111	265 10001110	266 10001110	267 00001011	392 01101000	393 01101001	394 11000100	395 11000101
268 00001100	269 00001101	270 00001110	271 00001111	396 11000110	397 11000111	398 11001000	399 11001001
272 00010000	273 00010001	274 00010010	275 00010011	400 11001010	401 11001011	402 01101011	403 01101100
276 10011101	277 10000101	278 00001000	279 10000111	404 01101101	405 01101110	406 01101111	407 01110000
280 00011000	281 00011001	282 10010010	283 10001111	408 01110001	409 01110010	410 11001011	411 11001100
284 00011100	285 00011101	286 00011110	287 00011111	412 11001101	413 11001110	414 11001111	415 11010000
288 10000000	289 10000001	290 10000010	291 10000011	416 11010001	417 01111110	418 01110011	419 01110100
292 10000100	293 00001010	294 00011011	295 00011011	420 01110101	421 01110110	422 01110111	423 01111000
296 10001000	297 10001001	298 10001010	299 10001011	424 01111001	425 01111010	426 11010010	427 11010011
300 10001100	301 00000110	302 00000110	303 00000111	428 11010100	429 11010101	430 11010110	431 11010111
304 10010000	305 10010001	306 00010110	307 10010011	432 11011000	433 11011001	434 11011010	435 11011011
308 10010100	309 10010101	310 10010110	311 00000100	436 11011100	437 11011101	438 11011110	439 11011111
312 10011000	313 10011001	314 10011010	315 10011011	440 11100000	441 11100001	442 11100010	443 11100011
316 00010100	317 00010101	318 10011110	319 00011010	444 11100100	445 11100101	446 11100110	447 11100111
320 00100000	321 10100000	322 10100001	323 10100010	448 01111011	449 01000001	450 01000010	451 01000011
324 10100011	325 10100100	326 10100101	327 10100110	452 01000100	453 01000101	454 01000110	455 01000111
328 10100111	329 10101000	330 01101011	331 00101110	456 01001000	457 01001001	458 11101000	459 11101001
332 01111100	333 00101000	334 00101011	335 00100001	460 11101010	461 11101011	462 11101100	463 11101101
336 00100110	337 10101001	338 10101010	339 10101011	464 01111101	465 01001010	466 01001011	467 01001011
340 10101100	341 10101101	342 10101110	343 10101111	468 01001101	469 01001110	470 01001111	471 01011011
344 10110000	345 01100001	346 01011101	347 00100100	472 01010001	473 01010010	474 11101100	475 11110111
348 00101010	349 00101001	350 00111011	351 01011110	476 11100001	477 11100010	478 11100100	479 11110111
352 00101101	353 00101111	354 10110010	355 10110011	480 01011100	481 10011111	482 01010011	483 01010011
356 10110100	357 10110101	358 10110110	359 10110111	484 01010101	485 01010110	486 01010111	487 01010111
360 10111000	361 10111001	362 01111100	363 00101100	488 01011001	489 01011010	490 11101010	491 11101011
364 00100101	365 01011111	366 00111110	367 00111111	492 11110110	493 11110111	494 11110000	495 11110001
368 10111010	369 10111011	370 10111100	371 10111101	496 00110000	497 00110001	498 00110010	499 00110011
372 10111110	373 10111111	374 11000000	375 11000001	500 00110100	501 00110101	502 00110110	503 00110111
376 11000010	377 01100000	378 00111010	379 00100011	504 00111000	505 00111001	506 11110110	507 11110111
380 01000000	381 00100111	382 00111101	383 00100010	508 11111100	509 11111101	510 11111110	511 11111111

N8228I - CD162 PATTERN
 USASC II ROW CHARACTER GENERATOR

		0 0	0 1	1 0	1 1	1 0	1 0	1 0	1 1
		0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1
0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 0 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 0 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 1 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 1 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 1 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
0 1 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 0 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 0 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 0 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 0 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 1 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 1 0	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 1 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		
1 1 1	0 0 0	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1		

PUNCHED CARD PROGRAM INPUT FOR 8204 & 8205

The customer may specify the content of the ROM either by filling out the accompanying form or by using punched cards. He should note that:

1. "Zero" levels on data out lines are defined as low.
2. Address bit A_0 is the least significant address bit.
(See 8204 and 8205 data sheet)

Punched Card Data Input - Data to program the 8205 and the 8204 can be supplied in punched card-format. The format for the data is shown in Figure 1. Each data word is preceded by an address word which identifies its

position in memory. Figure 2 shows the deck format for the 8204 256 x 8 bit ROM. For the 8204 the first card in the deck contains the part number and it is immediately followed by up to 40 alphanumeric characters of customer supplied information used to identify the part. The 64 customer data cards follow immediately. Figure 3 shows the deck format for the 8205 512 x 8 ROM. For the 8205 the first card in the deck contains the part number and it is immediately followed by up to 40 alphanumeric characters of customer supplied information used to identify the part. 128 data cards follow immediately. The left-most digit in the data word corresponds to output O_6 and the right-most digit to output O_1 .




FIGURE 1. CARD DATA FORMAT




FIGURE 2. DECK FORMAT FOR 8204 ROM (256x8)




FIGURE 3. DECK FORMAT FOR 8205 ROM (512x8)

READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

THIS PORTION TO BE COMPLETED BY SIGNETICS

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Note: For 256 x 8 Use This Page Only

Word	OUTPUT								Word	OUTPUT								Word	OUTPUT								Word	OUTPUT							
	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
0									64											128															192
1									65												129														193
2									66												130														194
3									67												131														195
4									68												132														196
5									69												133														197
6									70												134														198
7									71												135														199
8									72												136														200
9									73												137														201
10									74												138														202
11									75												139														203
12									76												140														204
13									77												141														205
14									78												142														206
15									79												143														207
16									80												144														208
17									81												145														209
18									82												146														210
19									83												147														211
20									84												148														212
21									85												149														213
22									86												150														214
23									87												151														215
24									88												152														216

2048/4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Note: For 256 x 8 Use Previous Page Only

Word	OUTPUT								Word	OUTPUT								Word	OUTPUT								Word	OUTPUT							
	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
256								320								384												448							
257								321								385													449						
258								322								386													450						
259								323								387													451						
260								324								388													452						
261								325								389													453						
262								326								390													454						
263								327								391													455						
264								328								392													456						
265								329								393													457						
266								330								394													458						
267								331								395													459						
268								332								396													460						
269								333								397													461						
270								334								398													462						
271								335								399													463						
272								336								400													464						
273								337								401													465						
274								338								402													466						
275								339								403													467						
276								340								404													468						
277								341								405													469						
278								342								406													470						
279								343								407													471						
280								344								408													472						

(8223, 8224) (82S23, 82S123)

CB (XXX) 256 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

WORD	INPUTS						OUTPUTS							
	A ₄	A ₃	A ₂	A ₁	A ₀	ENABLE	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0								
4	0	0	1	0	0	0								
5	0	0	1	0	1	0								
6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	1	0	0	0	0								
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0								
14	0	1	1	1	0	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0								
18	1	0	0	1	0	0								
19	1	0	0	1	1	0								
20	1	0	1	0	0	0								
21	1	0	1	0	1	0								
22	1	0	1	1	0	0								
23	1	0	1	1	1	0								
24	1	1	0	0	0	0								
25	1	1	0	0	1	0								
26	1	1	0	1	0	0								
27	1	1	0	1	1	0								
28	1	1	1	0	0	0								
29	1	1	1	0	1	0								
30	1	1	1	1	0	0								
31	1	1	1	1	1	0								
ALL	X	X	X	X	X	1	1	1	1	1	1	1	1	1

CUSTOMER: _____ P.O. NO.: _____ YOUR PART NO.: _____ DATE: _____	THIS PORTION TO BE COMPLETED BY SIGNETICS PART NO.: _____ S.D. NO.: _____ DATE RECEIVED: _____
---	--

Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
0					64					128					192				
1					65					129					193				
2					66					130					194				
3					67					131					195				
4					68					132					196				
5					69					133					197				
6					70					134					198				
7					71					135					199				
8					72					136					200				
9					73					137					201				
10					74					138					202				
11					75					139					203				
12					76					140					204				
13					77					141					205				
14					78					142					206				
15					79					143					207				
16					80					144					208				
17					81					145					209				
18					82					146					210				
19					83					147					211				
20					84					148					212				
21					85					149					213				
22					86					150					214				
23					87					151					215				
24					88					152					216				
25					89					153					217				

26				90					154					218				
27				91					155					219				
28				92					156					220				
29				93					157					221				
30				94					158					222				
31				95					159					223				
32				96					160					224				
33				97					161					225				
34				98					162					226				
35				99					163					227				
36				100					164					228				
37				101					165					229				
38				102					166					230				
39				103					167					231				
40				104					168					232				
41				105					169					233				
42				106					170					234				
43				107					171					235				
44				108					172					236				
45				109					173					237				
46				110					174					238				
47				111					175					239				
48				112					176					240				
49				113					177					241				
50				114					178					242				
51				115					179					243				
52				116					180					244				
53				117					181					245				
54				118					182					246				
55				119					183					247				
56				120					184					248				
57				121					185					249				
58				122					186					250				
59				123					187					251				
60				124					188					252				
61				125					189					253				
62				126					190					254				
63				127					191					255				

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
0					70					140					210				
1					71					141					211				
2					72					142					212				
3					73					143					213				
4					74					144					214				
5					75					145					215				
6					76					146					216				
7					77					147					217				
8					78					148					218				
9					79					149					219				
10					80					150					220				
11					81					151					221				
12					82					152					222				
13					83					153					223				
14					84					154					224				
15					85					155					225				
16					86					156					226				
17					87					157					227				
18					88					158					228				
19					89					159					229				
20					90					160					230				
21					91					161					231				
22					92					162					232				
23					93					163					233				
24					94					164					234				
25					95					165					235				
26					96					166					236				
27					97					167					237				
28					98					168					238				

29			99			169			239		
30			100			170			240		
31			101			171			241		
32			102			172			242		
33			103			173			243		
34			104			174			244		
35			105			175			245		
36			106			176			246		
37			107			177			247		
38			108			178			248		
39			109			179			249		
40			110			180			250		
41			111			181			251		
42			112			182			252		
43			113			183			253		
44			114			184			254		
45			115			185			255		
46			116			186			256		
47			117			187			257		
48			118			188			258		
49			119			189			259		
50			120			190			260		
51			121			191			261		
52			122			192			262		
53			123			193			263		
54			124			194			264		
55			125			195			265		
56			126			196			266		
57			127			197			267		
58			128			198			268		
59			129			199			269		
60			130			200			270		
61			131			201			271		
62			132			202			272		
63			133			203			273		
64			134			204			274		
65			135			205			275		
66			136			206			276		
67			137			207			277		
68			138			208			278		
69			139			209			279		

CUSTOMER: _____ P.O. NO.: _____ YOUR PART NO.: _____ DATE: _____	THIS PORTION TO BE COMPLETED BY SIGNETICS PART NO.: _____ S.D. NO.: _____ DATE RECEIVED: _____
---	---

Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
280					350					420					490				
281					351					421					491				
282					352					422					492				
283					353					423					493				
284					354					424					494				
285					355					425					495				
286					356					426					496				
287					357					427					497				
288					358					428					498				
289					359					429					499				
290					360					430					500				
291					361					431					501				
292					362					432					502				
293					363					433					503				
294					364					434					504				
295					365					435					505				
296					366					436					506				
297					367					437					507				
298					368					438					508				
299					369					439					509				
300					370					440					510				
301					371					441					511				
302					372					442					512				
303					373					443					513				
304					374					444					514				
305					375					445					515				
306					376					446					516				
307					377					447					517				
308					378					448					518				

309				379				449				519			
310				380				450				520			
311				381				451				521			
312				382				452				522			
313				383				453				523			
314				384				454				524			
315				385				455				525			
316				386				456				526			
317				387				457				527			
318				388				458				528			
319				389				459				529			
320				390				460				530			
321				391				461				531			
322				392				462				532			
323				393				463				533			
324				394				464				534			
325				395				465				535			
326				396				466				536			
327				397				467				537			
328				398				468				538			
329				399				469				539			
330				400				470				540			
331				401				471				541			
332				402				472				542			
333				403				473				543			
334				404				474				544			
335				405				475				545			
336				406				476				546			
337				407				477				547			
338				408				478				548			
339				409				479				549			
340				410				480				550			
341				411				481				551			
342				412				482				552			
343				413				483				553			
344				414				484				554			
345				415				485				555			
346				416				486				556			
347				417				487				557			
348				418				488				558			
349				419				489				559			

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
560					630					700					770				
561					631					701					771				
562					632					702					772				
563					633					703					773				
564					634					704					774				
565					635					705					775				
566					636					706					776				
567					637					707					777				
568					638					708					778				
569					639					709					779				
570					640					710					780				
571					641					711					781				
572					642					712					782				
573					643					713					783				
574					644					714					784				
575					645					715					785				
576					646					716					786				
577					647					717					787				
578					648					718					788				
579					649					719					789				
580					650					720					790				
581					651					721					791				
582					652					722					792				
583					653					723					793				
584					654					724					794				
585					655					725					795				
586					656					726					796				
587					657					727					797				
588					658					728					798				

589			659			729			799
590			660			730			800
591			661			731			801
592			662			732			802
593			663			733			803
594			664			734			804
595			665			735			805
596			666			736			806
597			667			737			807
598			668			738			808
599			669			739			809
600			670			740			810
601			671			741			811
602			672			742			812
603			673			743			813
604			674			744			814
605			675			745			815
606			676			746			816
607			677			747			817
608			678			748			818
609			679			749			819
610			680			750			820
611			681			751			821
612			682			752			822
613			683			753			823
614			684			754			824
615			685			755			825
616			686			756			826
617			687			757			827
618			688			758			828
619			689			759			829
620			690			760			830
621			691			761			831
622			692			762			832
623			693			763			833
624			694			764			834
625			695			765			835
626			696			766			836
627			697			767			837
628			698			768			838
629			699			769			839

869				939					1009										
870				940					1010										
871				941					1011										
872				942					1012										
873				943					1013										
874				944					1014										
875				945					1015										
876				946					1016										
877				947					1017										
878				948					1018										
879				949					1019										
880				950					1020										
881				951					1021										
882				952					1022										
883				953					1023										
884				954															
885				955															
886				956															
887				957															
888				958															
889				959															
890				960															
891				961															
892				962															
893				963															
894				964															
895				965															
896				966															
897				967															
898				968															
899				969															
900				970															
901				971															
902				972															
903				973															
904				974															
905				975															
906				976															
907				977															
908				978															
909				979															

ECL Functional Index

COUNTERS

10136	Universal Hexadecimal Counter	5-73
10137	Universal Decimal Counter	5-73

FLIP-FLOPS

1013	AC Coupled J-K Flip-Flop (85 MHz Typ.)	5-11
1014	Dual R-S Flip-Flop (Positive Clock)	5-11
1015	Dual R-S Flip-Flop (Negative Clock)	5-11
1016	Dual R-S Flip-Flop (Single Rail) (D-Type)	5-11
1027	AC Coupled J-K Flip-Flop (120 MHz Typ.)	5-11
1033	Dual R-S Flip-Flop (Single Rail, Negative Clock)	5-11
10130	Dual D-Type Latch	5-60
10131	Dual D-Type Master-Slave Flip-Flop	5-63
10132	Dual Multiplexer-Latch (with Reset)	5-67
10133	Quad D-Type Latch (with Gated Outputs)	5-69
10134	Dual Multiplexer-Latch (with Independent Selects)	5-71
10173	Quad 2 to 1 Multiplexer-Latch	5-87

GATES

1004	Dual 4-Input Gate (2 OR Outputs with Pulldowns/2 NOR Outputs with Pulldowns)	5-11
1005	Dual 4-Input Gate (2 OR Outputs with Pulldowns/2 NOR Outputs without Pulldowns)	5-11
1006	Dual 4-Input Gate (2 OR Outputs without Pulldowns/2 NOR Outputs without Pulldowns)	5-11
1010	Quad 2-Input Gate (4 NOR Outputs with Pulldowns)	5-11
1011	Quad 2-Input Gate (2 NOR Outputs with Pulldowns/2 NOR Outputs without Pulldowns)	5-11
1012	Quad 2-Input Gate (4 NOR Outputs without Pulldowns)	5-11
1024	Dual 2-Input Expandable Gate	5-11
1025	Dual 4-5-Input Expander	5-11
10100	Quad 3-Input NOR Gate	5-25
10101	Quad 2-Input OR/NOR Gate/Complementary Outputs)	5-26
10102	Quad 2-Input NOR Gate	5-28
10105	Triple 2-3-2 OR/NOR Gate	5-30
10106	Triple 4-3-3 NOR Gate	5-32
10107	Triple Exclusive OR/NOR Gate	5-34
10109	Dual 4-5-Input OR/NOR Gate	5-36
10110	Dual 3-Input 3-Output OR Gate	5-38
10111	Dual 3-Input 3-Output NOR Gate	5-40
10112	Dual 3-Input 1 OR/2 NOR Output Gate	5-42
10113	Quad Exclusive OR (with Enable)	5-44
10117	2-Wide 2,3-Input OR-AND/OR-AND-Invert Gate	5-50
10118	Dual 2-Wide 3, 3-Input OR-AND Gate	5-52
10119	4-Wide 4,3,3,3-Input OR-AND Gate Dual	5-54
10121	4-Wide 3,3,3,3-Input OR-AND/OR-AND-INVERT Gate	5-56
10210	Dual 3-Input Triple OR Output High Performance Gate	5-94
10211	Dual 3-Input Triple NOR Output High Performance Gate	5-94
10212	Dual 3-Input Two NOR/One OR Output High Performance Gate	5-94

INTERFACE

1017	Dual Level Translator (TTL/DTL to ECL)	5-11
1039	Quad Level Translator (ECL to TTL/DTL)	5-11
1068	Quad ECL to TTL Translator	5-23
10115	Quad Differential Line Receiver	5-46
10116	Triple Differential OR/NOR Line Receiver	5-48
10124	Quad Differential Line Driver/Quad TTL to ECL Translator	5-58
10125	Quad Differential Line Receiver/Quad ECL to TTL Translator	5-59

MSI

10160	12-Bit Parity Checker-Generator Circuit	5-75
10161	1 of 8 Demultiplexer/Decoder (Selected Output is Low)	5-76
10162	1 of 8 Demultiplexer/Decoder (Selected Output is High)	5-78
10164	8 Line to 1 Line Multiplexer (with Enable)	5-80
10170	9-Bit Parity Circuit (with 2 Carry Inputs)	5-82
10171	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is Low)	5-83
10172	Dual 1 of 4 Demultiplexer/Decoder (Selected Output is High)	5-85
10174	Dual 4 Line to 1 Line Multiplexer (with Enable)	5-89
10181	4-Bit Arithmetic Logic Unit/Function Generator	5-91

REGISTERS

10141	4-Bit Universal Shift Register	5-74
-------	--------------------------------	------

PART NO.	REPLACES
N1004A	MC1004P
N1005A	MC1005P
N1006A	MC1006P
N1010A	MC1010P
N1011A	MC1011P
N1012A	MC1012P
N1013A	MC1013P
N1014A	MC1014P

PART NO.	REPLACES
N1015A	MC1015P
N1016A	MC1016P
N1017A	MC1017P
N1024A	MC1024P
N1025A	MC1025P
N1027A	MC1027P
N1033A	MC1033P
N1039B	MC1039P

DESCRIPTION

The ECL 11 series of monolithic integrated logic circuits presents the system designer with an integrated circuit family designed to permit system implementation with a relatively small number of individual types. This approach offers cost savings, reduced power supply requirements, small physical size and high reliability.

ECL 11 circuits feature very fast propagation times relative to rise and fall times. This and the constant current feature impose fewer restrictions on system design, layout and fabrication than other high-speed families.

REFER TO SECTION 8. FOR ECL 11 PACKAGE DESCRIPTIONS

FEATURES

- FULL REPLACEMENTS FOR MOTOROLA MECL 11 PARTS
- EXCELLENT NOISE IMMUNITY
- SIMULTANEOUS OR/NOR OUTPUTS
- HIGH FAN-IN AND FAN-OUT
- INTERNAL TEMPERATURE COMPENSATION

APPLICATIONS

- HIGH SPEED DATA PROCESSORS
- DATA CONCENTRATORS
- CHARACTER RECOGNITION EQUIPMENT
- INSTRUMENTATION


FUNCTION		PART NO. (0 to +75°C)	DC OUTPUT LOADING FACTOR	PROPAGATION DELAY nsec typ.	TOTAL POWER DISSIPATION mW typ.
Dual 4 Input Gate,	2 OR Outputs w/Pulldowns 2 NOR Outputs w/Pulldowns	N1004A	25	4.0	95
Dual 4 Input Gate,	2 OR Outputs w/Pulldowns 2 NOR Outputs w/o Pulldowns	N1005A	25	4.0	65
Dual 4 Input Gate,	2 OR Outputs w/o Pulldowns 2 NOR Outputs w/o Pulldowns	N1008A	25	4.0	45
Quad 2 Input Gate,	4 NOR Outputs w/Pulldowns	N1010A	25	4.5	115
Quad 2 Input Gate,	2 NOR Outputs w/Pulldowns 2 NOR Outputs w/o Pulldowns	N1011A	25	4.5	95
Quad 2 Input Gate,	4 NOR Outputs w/o Pulldowns	N1012A	25	4.5	65
AC Coupled J-K Flip-Flop (85MHz Typ.)		N1013A	25	6.0	125
Dual R-S Flip-Flop (Positive Clock)		N1014A	25	6.0	140
Dual R-S Flip-Flop (Negative Clock)		N1015A	25	6.0	140
Dual R-S Flip-Flop (Single Rail)		N1016A	25	6.0	140
Level Translator (Saturated Logic to ECL)		N1017A	25 (ECL)	15	105
Dual 2 Input Expandable Gate		N1024A	25	4.0	95
Dual 4 and 5 Input Expander		N1025A	-	-	-
AC Coupled J-K Flip-Flop (120 MHz Typ.)		N1027A	25	4.0	250
Dual R-S Flip-Flop (Single Rail, Negative Clock)		N1033A	25	6.0	140
Quad Level Translator (ECL to Saturated Logic)		N1039B	7 (DTL)	12	200

DEFINITIONS


- I_{in} Current drawn by the input of the test unit when a maximum logic "1" ($V_{IH\ max}$) is applied at that input
- I_{out} Output current
- I_R Reverse current drawn from a transistor input of the test unit when V_{EE} is applied at that input
- V_{BB} Bias reference supply voltage (-1.175 V nominal at 25°C)
- V_{BE} Base-to-emitter voltage drop of a transistor
- V_{CB} Collector-to-base voltage drop of a transistor
- V_{CC} Most positive power supply voltage for a circuit

- V_{EE} Most negative power supply voltage for a circuit
- V_{in} Input voltage
- $V_{IH\ max}$ Maximum input logic "1" level voltage
- $V_{IH\ min}$ Minimum input logic "1" level (threshold) voltage
- $V_{IL\ max}$ Maximum input logic "0" level (threshold) voltage
- $V_{IL\ min}$ Minimum input logic "0" level voltage
- $V_{OH\ max}$ Maximum output "1" or high-level voltage
- $V_{OH\ min}$ Minimum output "1" high-level voltage
- $V_{OL\ max}$ Maximum output "0" or low-level voltage
- $V_{OL\ min}$ Minimum output "0" or low-level voltage
- V_{out} Output voltage


TYPICAL CHARACTERISTIC CURVES




TYPICAL INPUT VOLTAGE VERSUS INPUT CURRENT



TYPICAL OUTPUT VOLTAGE VERSUS OUTPUT CURRENT



ECL II TRANSFER CHARACTERISTICS AND SPECIFICATION POINTS



ECL II WORST-CASE LEVELS

VOLTAGE LEVEL	AMBIENT TEMPERATURE				
	125°C	75°C	25°C	0°C	-55°C
V _{IH} max	-0.530	-0.615	-0.700	-0.740	-0.825
V _{OH} max	-0.530	-0.615	-0.700	-0.735	-0.825
V _{OH} min	-0.700	-0.775	-0.850	-0.895	-0.990
V _{IH} min	-0.875	-0.950	-1.025	-1.070	-1.166
V _{IL} max	-1.205	-1.260	-1.325	-1.350	-1.405
V _{OL} max	-1.380	-1.435	-1.500	-1.525	-1.580
V _{OL} min	-1.720	-1.780	-1.800	-1.830	-1.890
V _{IL} min	<V _{EE}	<V _{EE}	<V _{EE}	<V _{EE}	<V _{EE}

$$\frac{\Delta V_{OH}}{\Delta V_{EE}} = 0.015 \text{ max}$$

$$\frac{\Delta(V_{IH \text{ min}}' V_{IL \text{ max}})}{\Delta V_{EE}} = \begin{matrix} = 0.110 \text{ min} \\ = 0.115 \text{ nom} \\ = 0.120 \text{ max} \end{matrix}$$







$$\frac{\Delta(V_{OL \text{ max}}' V_{OL \text{ min}})}{\Delta V_{EE}} = \begin{matrix} = 0.210 \text{ min} \\ = 0.320 \text{ nom} \\ = 0.250 \text{ max} \end{matrix}$$

DIGITAL 1,000/10,000 SERIES ECL


LOGIC DIAGRAMS

The logic diagrams shown describe the circuits of the ECL II line and permit quick selection of those circuits required to implement a particular logic system. Logic equations, truth tables, typical propagation delay time (t_{pd}), and typical power dissipation per package (P_D) are provided to show line compatibility. Package pin numbers and dc loading


factors are specified on each logic diagram. Numbers at the ends of the terminals are package pin numbers. Numbers in parenthesis indicate dc loading factors at each terminal. ECL II circuits contain internal bias networks, insuring that the transition point is always in the center of the transfer characteristic curves over the temperature range.



AC COUPLED J-K FLIP-FLOP (85 MHz TYP)



AC COUPLED J-K FLIP-FLOP (120 MHz TYP)



CLOCKED J-K OPERATION


J	K	\bar{C}_D	Q^n
ϕ	ϕ	0	Q^n
0	0	1	\bar{Q}^n
0	1	1	1
1	0	1	0
1	1	1	Q^n

The \bar{J} and \bar{K} inputs refer to logic levels while the \bar{C}_D input refers to logic swings. The J and K inputs should be changed to logical "1" only while the \bar{C}_D input is in a logic "1" state. (\bar{C}_D maximum "1" level = $V_{CC} - 0.6V$) Clock \bar{C}_D is obtained by tying one J and one K input together.

R-S OPERATION

R	S	Q^{n+1}
0	1	1
1	0	0
0	0	Q^n
1	1	ND

DUAL CLOCKED R-S FLIP-FLOP



1014 1015


1014

C	R	S	Q^{n+1}
1	0	0	Q^n
1	0	1	1
1	1	0	0
1	1	1	ND
0	ϕ	ϕ	Q^n

1015

C	R	S	Q^{n+1}
0	0	0	Q^n
0	0	1	1
0	1	0	0
0	1	1	ND
1	ϕ	ϕ	Q^n

DUAL CLOCKED SINGLE RAIL R-S FLIP-FLOP




1016 1033

1016

C	D	Q^{n+1}
0	0	Q^n
0	1	Q^n
1	0	0
1	1	1

1033

C	D	Q^{n+1}
1	0	Q^n
1	1	Q^n
0	0	0
0	1	1



LOGICAL "1" = $-0.75\text{ V}(V_H)$

LOGICAL "0" = $-1.60\text{ V}(V_L)$

FOR LOGICAL "1" INPUT, "NOR" OUTPUT = $-.60\text{ V}$

"OR" OUTPUT = -1.75 V

FOR LOGICAL "0" INPUT, "NOR" OUTPUT = -1.75 V

"OR" OUTPUT = $-.60\text{ V}$

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Ratings above which device life may be impaired:			
Power Supply Voltage ($V_{CC}=0$)	V_{EE}	-10	V_{DC}
Input Voltage ($V_{CC}=0$)	V_{IN}	0 to V_{EE}	V_{DC}
Output Source Current	I_O	0 to +25	mA _{dc}
Storage Temperature Range	T_{stg}	-55 to -125	$^{\circ}\text{C}$
Recommended maximum ratings above which performance may be degraded:			
Operating Temperature Range	T_A	0 to +75	$^{\circ}\text{C}$
AC Fan-In (Expandable Gates)	m	20	-
AC Fan-Out* (Gates and Flip-Flops)	n	15	-

*Although a minimum dc fan-out of 25 is guaranteed in each electrical specification, it is recommended that the maximum ac fan-out of 15 be used for high-speed operation.

CIRCUIT DESCRIPTION

The ECL II line of monolithic integrated logic circuits was designed as a non-saturating form of logic which eliminates transistor storage time as a speed limiting characteristic.

The typical ECL II circuit comprises a differential-amplifier input with internal bias reference and with emitter-follower output to restore dc levels. High fan-out operation is possible because of high input impedance of the differential amplifier and low output impedance of the emitter followers. Power supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during transition time. Basic gate design provides for simultaneous output of both the function and its complement.

As shown in the schematic above, it is recommended that -5.2 V be applied at V_{EE} with $V_{CC} = \text{Gnd}$.


The nominal output logic swing of 0.85 V varies from a low state of $V_L = -1.60\text{ V}$ to a high state of $V_H = -0.75\text{ V}$.

An internal voltage of -1.175 V is applied to the "bias input" of the differential amplifier and the logic signals are applied to the "signal input". If a logical "0" is applied, the current through R_3 is supplied by the internally biased transistor. A drop of 0.85 V occurs across R_2 . The OR output then is -1.60 V , one V_{BE} drop below 0.85 V . Since no current flows in the "signal input" transistor, the NOR output is a V_{BE} drop below ground, -0.75 V . When a logical "1" level is applied to the "signal input", the current through R_2 is switched to the "signal input" transistor and a drop of 0.85 V occurs across R_1 . The OR output then goes to -0.75 V , and the NOR output goes to -1.60 V .

NOTE: Unused inputs should be connected to V_{EE} .

The voltage applied to the bias input is obtained from an internal regulated, temperature-compensated bias network. The temperature characteristics of the bias network compensate for variations in circuit operating point over the temperature range or supply voltage changes, and insure that the threshold point is in the center of the transfer characteristic curves.


DUAL 4-INPUT GATES



1004 Shown
 1005
 Omit NOR output
 pulldown resistors
 1008
 Omit all output
 pulldown resistors
 Resistor values are nominal

1004 THRU 1006


DUAL 2-INPUT EXPANDABLE GATE



Resistor values are nominal

1024


QUAD 2-INPUT GATES



1010 Shown
 1011
 Omit pulldown resistors
 on pins 3 and 6
 1012
 Omit all output
 pulldown resistors
 Resistor values are nominal

1010 THRU 1012


DUAL 4-5 INPUT EXPANDER



Resistor values are nominal

1026


DUAL R-S FLIP-FLOP WITH SINGLE RAIL INPUT AND POSITIVE CLOCK



Resistor values are nominal

1016


DUAL R-S FLIP-FLOP WITH SINGLE RAIL INPUT AND NEGATIVE CLOCK



Resistor values are nominal

1033


85-MHz AC-COUPLED J-K FLIP-FLOP



Resistor values are nominal

1013


120-MHz AC-COUPLED J-K FLIP FLOP



Resistor values are nominal

1027


DUAL R-S FLIP-FLOP WITH POSITIVE CLOCK



Resistor values are nominal

1014

DUAL R-S FLIP-FLOP WITH NEGATIVE CLOCK



Resistor values are nominal

1015

N1068B: 0 to +75°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

Four level translators for converting ECL signal levels to TTL or DTL logic levels. The 1068 incorporates familiar Schottky "totem pole" outputs to provide high speed operation.

FEATURES


- FAST PROPAGATION DELAY = 5.0 ns TYP
- POWER DISSIPATION = 360 mW/PACKAGE TYP
- SCHOTTKY TTL TOTEM POLE OUTPUTS
- RECOMMENDED POWER SUPPLIES:
 - $V_{CC} = +5.0 \text{ V DC } \pm 5\%$
 - $V_{EE} = -5.2 \text{ V DC } \pm 5\%$
- FOUR TRANSLATORS PER PACKAGE

CIRCUIT SCHEMATIC




LOGIC DIAGRAM AND PIN CONFIGURATION

POSITIVE LOGIC



NEGATIVE LOGIC



Gnd = 16
 $V_{CC} (+5.0 \text{ Vdc}) = 9$
 $V_{EE} (-5.2 \text{ Vdc}) = 8$

DC Input Loading Factor = 2.5 (ECL)
 DC Output Loading Factor = 10 (TTL)

ECL 1,000/10,000 SERIES PRODUCT INFORMATION

10,000 SERIES ADVANTAGES


- Best system cost — Performance available in a standard integrated circuit family.
- Factor of 2-or-more — higher system performance than Schottky TTL.
- Complete family of SS1, interface elements, and high performance MS1, with memories coming soon.
- ECL 10,000 Series includes MECL 10,000 equivalents and Signetics-originated 10,000 Series designs.
- Offers designers the logic power of ECL — Open emitter logic, simultaneous complementary outputs, transmission line capability.
- Offers designers system-optimized circuit characteristics — Excellent speed power product, excellent propagation delay/rise time ratio, excellent noise immunity/noise generation ratio, transmission line capability, differential interface capability, and high immunity from power supply variations (±5% recommended, ±10% results in minimal change in system characteristics).
- Compatible with transmission line environment, two-sided printed circuit boards, standard fan cooling techniques. Less support hardware required than Schottky TTL for many system designs.
- Low noise generation capability — Complementary balanced-load outputs, optimized propagation delay/rise time ratio, minimum "1"/"0" power imbalance.
- Directly compatible with MECL III family. Also compatible with ECL II/MECL II family with some reduction in noise immunity at the interface.
- These products contain a temperature compensated internal bias which ensures that the threshold point tracks with the center of the transition region over temperature.

10,000 SERIES TECHNOLOGY

- Signetics thin-epitaxial high performance, high volume production process.
- Advanced circuit design techniques used:
 - Internal Emitter-Dot 'OR' Logic
 - Internal Collector-Dot 'AND' Logic
 - Internal Stacked Series Gating
 - Single Stage Delay Exclusive OR Gates

PACKAGE INFORMATION

B PACKAGE



NOTES:

1. Lead Material: Nickel, tin plated
2. Body Material: Silicone molded
3. Tolerances non-cumulative
4. Signetics symbol denotes Lead No. 1
5. Lead spacing shall be measured within this zone
6. Body dimensions do not include molding flash

PACKAGE TYPES

- SS1, MS1 and memories will be available in cerdip packages. Signetics new designation F specifies cerdip packages or any number of leads. (Previously E specified 16 lead cerdip).
- Presently SS1, and later some MS1 and memories will be available in Signetics' double-encapsulated silicone dip with nickel lead frame. This provides minimum thermal resistance and hence maximum thermal compatibility with cerdip packages.

MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Power Supply Voltage ($V_{CC} = 0$)	Note 1	V_{EE}	-8	Vdc
Input Voltage ($V_{CC} = 0$)	Note 1	V_{IN}	0 to V_{EE}	Vdc
Output Source Current	Note 1	I_o		
Continuous			50	mAdc
Surge			100	mAdc
Storage Temperature Range	Note 1	T_{stg}	-55 to +125	°C
Operating Junction Temperature	Note 1	T_J	125	°C
Operating Temperature Range	Note 2	T_A	-30 to +85	°C
DC Fan-Out (Gates and Flip-Flops)	Notes 2,3	—	70	—
Power Supply Regulation Required	Note 2	—	±10%	—

NOTES:

1. Ratings above which device life may be impaired.
2. Recommended maximum rating above which performance may be degraded.
3. AC fan-out is defined by desired system performance.


ORDERING INFORMATION

101XX F Specifies a 10,000 Series product in Cerdip Dual-in-Line package, operating temperature range -30°C to +85°C (intermediate Range). (F is Signetics' new designation for Cerdip).

101XX B Specifies a 10,000 Series product in 16 pin Silicone Dual-in-Line package, operating temperature range -30°C to +85°C (intermediate Range).

Availability of a device in a particular package is indicated on the appropriate product Data Sheet.







F PACKAGE



NOTES:

1. Lead Material: Alloy 42 or equivalent, tin plated
2. Body Material: Ceramic with glass seal
3. Tolerances non-cumulative
4. Signetics symbol denotes lead No. 1
5. Lead spacing shall be measured within this zone

LOGIC DIAGRAMS: BASIC GATES




NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: COMPLEX GATES

10107
TRIPLE EXCLUSIVE OR/NOR




$t_{pd} = 2.0, 2.8 \text{ ns TYP.}$

10113
QUAD EXCLUSIVE OR (WITH ENABLE)




$t_{pd} = 2.5 \text{ ns TYP.}$

10117
DUAL 2-WIDE 2, 3-INPUT OA/OAI GATE




$t_{pd} = 2.3 \text{ ns TYP.}$

10118
DUAL 2-WIDE 3-INPUT OR-AND




$t_{pd} = 2.3 \text{ ns TYP.}$

10119
4-WIDE 4, 3, 3, 3-INPUT OR-AND



$t_{pd} = 2.3 \text{ ns TYP.}$

10121
4-WIDE 3, 3, 3, 3-INPUT OA/OAI









$t_{pd} = 2.3 \text{ ns TYP.}$

NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'

LOGIC DIAGRAMS: MULTIPLE OUTPUT GATES




NOTES: $V_{CC1} = 1, 15, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: INTERFACE CIRCUITS

10115
QUAD DIFFERENTIAL
LINE RECEIVER




$t_{pd} = 2.0 \text{ ns TYP.}$
 $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10116
TRIPLE DIFFERENTIAL
LINE RECEIVER (OR/NOR)




$t_{pd} = 2.0 \text{ ns TYP.}$
 $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10124
QUAD TTL TO-ECL TRANSLATOR



$t_{pd} = 5.0 \text{ ns TYP.}$
 $V_{CC} = 9, \text{GND} = 16, V_{EE} = 8$





10125
QUAD ECL TO TTL TRANSLATOR
(TOTEM-POLE OUTPUTS)



$t_{pd} = 5.0 \text{ ns TYP.}$
 $V_{CC} = 9, \text{GND} = 16, V_{EE} = 8$

NOTE: POSITIVE LOGIC; HIGH LEVEL = '1'





LOGIC DIAGRAMS: DUAL LATCHES AND FLIP-FLOPS



NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'





LOGIC DIAGRAMS: MSI: QUAD LATCH, COUNTERS, SHIFT REGISTER



NOTES: $V_{CC1} = 1$, $V_{CC2} = 16$, $V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'




LOGIC DIAGRAMS: MSI DECODERS



NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = -8$

POSITIVE LOGIC: HIGH LEVEL = '1'




LOGIC DIAGRAMS: MSI: MULTIPLEXERS, QUAD MULTIPLEXER-LATCH



NOTE: POSITIVE LOGIC: HIGH LEVEL = '1'

LOGIC DIAGRAMS: MSI: PARITY AND ALU FUNCTIONS

TO BE ANNOUNCED



NOTE: POSITIVE LOGIC: HIGH LEVEL = '1'

10100B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

ADVANCED INFORMATION

DESCRIPTION

The 10100 is a high speed Quad 3-Input NOR Gate. All inputs are terminated with a 50K ohm resistor to V_{EE} which eliminates the need to tie unused inputs low. The gate has an excellent speed-power product of 50 picojoules. The 10100 is optimized for high performance logic applications. This gate meets the ECL 10,000 Series standard voltage current and rise and fall time specifications.


FEATURES

- FAST PROPAGATION DELAY = 2.0ns TYPICAL
- LOW POWER DISSIPATION = 100mW/PACKAGE - (NO LOAD)
- HIGH FANOUT CAPABILITY
 - CAN DRIVE FOUR 50 OHM LINES
 - DC OUTPUT LOADING FACTOR OF 90X4
- HIGH Z INPUTS - DC LOADING FACTOR OF 1
- INTERNAL 50K OHM PULLDOWN RESISTORS
- OUTPUT RISE AND FALL TIMES
 - 3.5ns TYPICAL (10% TO 90%)
 - 2.0ns TYPICAL (20% TO 80%)
- SEPARATE OUTPUT EMITTER FOLLOWER V_{CC} PIN - NEGLIGIBLE COUPLING
- HIGH NOISE IMMUNITY/NOISE GENERATION RATIO
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = 5.2V \pm 5\%$ RECOMMENDED
- MINIMUM CHANGE IN SYSTEM CHARACTERISTICS OCCURS WITHIN $\pm 10\% V_{EE}$
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

ELECTRICAL CHARACTERISTICS

- Conditions: $T_A = 25^\circ C$, $V_{EE} = -5.2V \pm 1\%$
1. I_E = 20mA dc typical
= 26mA dc max.
 2. I_{inH} = 265 μA dc max.
= 550 μA dc max. (Pin 9)
- Conditions: $T_A = 25^\circ C$, $V_{CC} = +2.0V \pm 1\%$,
 $V_{EE} = -3.2V \pm 1\%$, 50 ohm loads
3. t_{pd} = 2.0ns typical (t_{+} , t_{-})
 4. t_r , t_f = 2.0ns typical (20% to 80%)

LOGIC DIAGRAM



TEMPERATURE RANGE

- -30 to +85° C Operating Ambient

RECOMMENDED OPERATING VOLTAGE

- $V_{CC1} = V_{CC2} = GND$, $V_{EE} = 5.2V \pm 5\%$

PACKAGE TYPES

- B: 16 pin Silicone Dip
- F: 16 pin Cerdip

10101F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10101 is a high speed 2-input OR/NOR quad gate with complementary outputs. The 10101 is particularly useful as a quad differential line driver.

Each gate has one input connected to pin 12. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The gate has an excellent speed-power product of 50 picojoules. The 10101 is optimized for high performance logic applications. This gate meets the ECL 10,000 Series standard voltage, current and rise and fall time specifications.

FEATURES

- FAST PROPAGATION DELAY = 20 ns TYP
- COMPLEMENTARY OR/NOR OUTPUTS
— EXCELLENT FOR DRIVING TWISTED PAIRS
- COMMON INPUT FOR GATING
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
— CAN DRIVE 50 ohm LINES
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16 Pin CERDIP

5-28

LOGIC DIAGRAM



CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10101 Test Limits												TEST VOLTAGE VALUES					(V _{CC}) Unit
			-30°C		-25°C		+25°C		+85°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			Min	Max	Min	Typ	Max	Min	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}				
Power Supply Drain Current	I _E	8	—	—	—	20	26	—	—	—	—	—	—	—	—	8	1.18			
Input Current	I _{inH}	4	—	—	—	—	266	—	—	—	—	—	—	—	—	8	1.16			
		12	—	—	—	—	560	—	—	—	—	—	—	—	—	8	1.16			
Input Current	I _{inL}	4	—	—	0.6	—	—	—	—	—	—	—	—	—	—	8	1.16			
		12	—	—	0.8	—	—	—	—	—	—	—	—	—	—	8	1.16			
Logic "1" Output Voltage	V _{OH}	6	-1.060	-0.890	-0.960	—	-0.910	-0.890	-0.700	V _{dc}	12	—	—	—	—	8	1.30			
		6	-1.060	-0.980	-0.960	—	-0.910	-0.890	-0.700	V _{dc}	4	—	—	—	—	8	1.16			
		2	-1.000	-0.890	-0.900	—	-0.910	-0.890	-0.700	V _{dc}	—	12	—	—	—	—	—			
		2	-1.060	-0.890	-0.960	—	-0.910	-0.890	-0.700	V _{dc}	—	4	—	—	—	—	—			
Logic "0" Output Voltage	V _{OL}	6	-1.890	-1.876	-1.850	—	-1.850	-1.825	-1.816	V _{dc}	—	12	—	—	—	—	—			
		6	-1.890	-1.876	-1.890	—	-1.850	-1.825	-1.816	V _{dc}	—	4	—	—	—	—	—			
		2	-1.800	-1.876	-1.860	—	-1.890	-1.825	-1.816	V _{dc}	—	12	—	—	—	—	—			
		2	-1.890	-1.876	-1.850	—	-1.850	-1.825	-1.816	V _{dc}	—	4	—	—	—	—	—			
Logic "1" Threshold Voltage	V _{OHA}	6	-1.080	—	-0.980	—	-0.910	—	—	V _{dc}	—	—	12	—	—	8	1.18			
		6	-1.060	—	-0.980	—	-0.910	—	—	V _{dc}	—	—	4	—	—	—	—			
		2	-1.060	—	-0.980	—	-0.910	—	—	V _{dc}	—	—	—	12	—	—	—			
		2	-1.080	—	-0.960	—	-0.910	—	—	V _{dc}	—	—	—	4	—	—	—			
Logic "0" Threshold Voltage	V _{OLA}	6	—	-1.656	—	—	-1.830	—	-1.656	V _{dc}	—	—	—	12	—	8	1.18			
		6	—	-1.656	—	—	-1.830	—	-1.656	V _{dc}	—	—	—	4	—	—	—			
		2	—	-1.656	—	—	-1.830	—	-1.656	V _{dc}	—	—	—	12	—	—	—			
		2	—	-1.656	—	—	-1.830	—	-1.656	V _{dc}	—	—	—	4	—	—	—			
Switching Times * 150-ohm load																				
Propagation Delay	t _p	14+ 2-	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	—	—	—	—	4	2	6	1.16	
		14- 2+	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
		16+ 5+	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
		14- 6-	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
Rise Time (20% to 80%)	t _r	12+	2	1.1	3.6	1.1	—	3.3	1.1	3.7	—	—	—	—	—	—	—	—		
		16+	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
Fall Time (80% to 20%)	t _f	12-	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
		16-	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10102B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10102 is a high speed quad 2-input NOR gate. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The gate has an excellent speed-power product of 50 picojoules. The 10102 is optimized for high performance logic applications. This gate meets the ECL 10,000 Series standard voltage current and rise and fall time specifications.

FEATURES

- FAST PROPAGATION DELAY = 2.0 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE (NO LOAD)
- HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE


B: 16-Pin Silicone DIP
F: 16-Pin CERDIP

5-28

LOGIC DIAGRAM



CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10102 Test Limits						Unit		TEST VOLTAGE APPLIED TO PINS LISTED BELOW.					V _{CC1} Qnd	
			-30°C			+25°C			+85°C		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
			Min	Max	Typ	Min	Max	Min	Max								
Power Supply Drain Current	I _E	8	-	-	-	20	26	-	-	mAdc	-	-	-	-	8	1.18	
Input Current	I _{IH}	12	-	-	-	-	265	-	-	μAdc	12	-	-	-	8	1.18	
	I _{IL}	12	-	-	0.5	-	-	-	-	μAdc	-	12	-	-	8	1.18	
Logic "1" Output Voltage	V _{OH}	9	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12	-	-	-	8	1.18	
		0	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	13	-	-	-	8	1.18	
		15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	12	-	-	8	1.18	
		15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	13	-	-	8	1.18	
Logic "0" Output Voltage	V _{OL}	9	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	12	-	-	8	1.18	
		0	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	13	-	-	8	1.18	
		15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	12	-	-	8	1.18	
		15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	13	-	-	8	1.18	
Logic "1" Threshold Voltage	V _{OHA}	9	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	12	-	8	1.18	
		0	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	13	-	8	1.18	
		15	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	12	-	8	1.18	
		15	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	13	-	8	1.18	
Logic "0" Threshold Voltage	V _{OLA}	9	-	-1.885	-	-	-1.630	-	-1.585	Vdc	-	-	12	-	8	1.18	
		0	-	-1.885	-	-	-1.630	-	-1.585	Vdc	-	-	13	-	8	1.18	
		15	-	-1.885	-	-	-1.630	-	-1.585	Vdc	-	-	12	-	8	1.18	
		15	-	-1.885	-	-	-1.630	-	-1.585	Vdc	-	-	13	-	8	1.18	
Switching Times ¹ 150-ohm load	Propagate Delay	112+ 15-	15	1.0	3.1	1.0	2.0	2.8	1.0	3.3	ns	-	-	12	15	8	1.18
		112- 16+	15	1.0	3.1	1.0	2.0	2.8	1.0	3.3	ns	-	-	12	15	8	1.18
Rise Time (20% to 80%)	Fall Time (20% to 80%)	112+ 9+	9	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18
		112- 9-	9	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18
Switching Times ¹ 150-ohm load	Rise Time (20% to 80%)	115+	15	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18
		115-	15	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18
Switching Times ¹ 150-ohm load	Fall Time (20% to 80%)	116	15	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18
		119-	9	1.1	3.6	1.1	3.3	1.1	3.7	ns	-	-	-	-	15	9	1.18

¹Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 3 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10105B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10105 package contains one 3 input OR/NOR gate, and two 2 input OR/NOR gates. The 10105 is optimized for high performance logic applications. Each gate has an excellent speed power product of 50 picojoules. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment. This gate meets the ECL 10,000 Series standard voltage, current, and rise and fall time specifications.

Complementary outputs make the 10105 particularly useful for differential line driving.

FEATURES

- FAST PROPAGATION DELAY = 2.0 ns TYP
- POWER DISSIPATION = 75 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- COMPLEMENTARY OR/NOR OUTPUTS
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE


B: 16-Pin Silicone DIP
F: 16-Pin CERDIP

5-30

LOGIC DIAGRAM



CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10105 Test Limits								TEST VOLTAGE VALUES					Unit	(V _{CC})	Gnd
			-30°C		+25°C		+85°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			Min	Max	Min	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}					
Power Supply Drain Current	I _E	8	-	-	-	16	21	-	-	mA _{dc}	-	-	-	-	B	1,16		
Input Current	I _{inH}	4	-	-	-	-	286	-	-	μA _{dc}	4	-	-	-	B	1,16		
	I _{inL}	4	-	-	0.5	-	-	-	-	μA _{dc}	-	4	-	-	B	1,16		
Logic "1" Output Voltage	V _{OH}	3	-1.060	-0.890	-0.950	-	-0.810	-0.690	-0.700	V _{dc}	-	-	-	-	B	1,16		
		2	-1.080	-0.800	-0.980	-	-0.810	-0.690	-0.700	V _{dc}	4	-	-	-	B	1,16		
Logic "0" Output Voltage	V _{OL}	3	-1.890	-1.675	-1.850	-	-1.660	-1.625	-1.616	V _{dc}	-	-	-	-	B	1,16		
		2	-1.890	-1.675	-1.850	-	-1.660	-1.625	-1.616	V _{dc}	-	4	-	-	B	1,16		
Logic "1" Threshold Voltage	V _{DH1}	3	-1.890	-	-0.980	-	-	-0.910	-	V _{dc}	-	-	-	4	B	1,16		
		2	-1.080	-	-0.980	-	-	-0.910	-	V _{dc}	-	-	4	-	B	1,16		
Logic "0" Threshold Voltage	V _{DL0}	3	-	-1.665	-	-	-1.620	-	-1.595	V _{dc}	-	-	-	4	B	1,16		
		2	-	-1.665	-	-	-1.620	-	-1.595	V _{dc}	-	-	-	4	B	1,16		
Switching Times* (60-ohm load)																		
Propagation Delay	14+ 3-	3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	-	-	4	3	8	1,16		
	14- 3+	3									-	-		3				
	14+ 2+	2									-	-		6				
	14- 2-	2									-	-		6				
Rise Time (20% to 80%)	t ₃₊	3	1.1	3.6	1.1		3.3	1.1	3.7		-	-		3				
	t ₂₊	2									-	-		6				
Fall Time (20% to 80%)	t ₃₋	3									-	-		3				
	t ₂₋	2									-	-		6				

* Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 3 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.


10106B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10106 package contains one 4 input NOR gate and two 3 input NOR gates. The 10106 is optimized for high performance logic applications. The gate has an excellent speed power product of 50 picojoules. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment. This gate meets the ECL 10,000 Series standard voltage, current and rise and fall time specifications.


LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY = 2.0 ns TYP
- LOW POWER DISSIPATION = 75 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
— CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

CIRCUIT SCHEMATIC



TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS

(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10106 Test Limits												TEST VOLTAGE VALUES					I _{VCC1} Gnd
			-30°C			+25°C			+85°C			I _V (Volts)					V _{EE}			
			Min	Max	Min	Typ	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}						
			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:																	
Power Supply Grain Current	I _g	8	—	—	—	15	21	—	—	—	—	—	—	8	1.18					
Input Current	I _{inH}	4	—	—	—	285	—	—	—	—	—	—	8	1.18						
	I _{inL}	4	—	—	0.5	—	—	—	—	—	—	—	8	1.18						
Logic "1" Output Voltage	V _{OH}	3	-1.080	-0.890	-0.980	—	-0.810	-0.890	-0.700	—	—	—	—	8	1.18					
		2	-1.060	-0.890	-0.960	—	-0.810	-0.890	-0.700	—	—	—	—	—	—					
Logic "0" Output Voltage	V _{OL}	3	-1.890	-1.675	-1.850	—	-1.650	-1.625	-1.615	—	—	—	—	8	1.18					
		2	-1.890	-1.675	-1.850	—	-1.650	-1.625	-1.615	—	—	—	—	—	—					
Logic "1" Threshold Voltage	V _{OHA}	3	-1.080	—	-0.980	—	—	-0.910	—	—	—	—	4	8	1.18					
		2	-1.080	—	-0.980	—	—	-0.910	—	—	—	—	8	—	—					
Logic "0" Threshold Voltage	V _{OLA}	3	—	-1.685	—	—	-1.630	—	-1.595	—	—	—	4	8	1.18					
		2	—	-1.685	—	—	-1.630	—	-1.595	—	—	—	8	—	—					
Switching Times * (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V				
Preparation Delay	t ₄₊₃₋	3	1.0	3.1	1.0	2.0	2.0	1.0	3.3	ns	—	—	4	3	8	1.18				
	t ₄₋₃₊		1.0	3.1	1.0	2.0	2.0	1.0	3.3											
Rise Time (20% to 80%)	t ₃₊		1.1	3.6	1.1	—	—	3.3	1.1	3.7										
Fall Time (80% to 20%)	t ₃₋		1.1	3.6	1.1	—	—	3.3	1.1	3.7										

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 3 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to ground.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10107B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10107 is a triple high speed 2-input Exclusive OR/Exclusive NOR gate. The 10107 is optimized for high speed comparator and parity functions, and has an excellent speed power product for this function. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout are ideal for a transmission line environment. The 10107 contains a temperature tracking internal bias which insures that the threshold point remains in the center of the transition region over temperature. The 10107 has complementary outputs.

FEATURES

- FAST PROPAGATION DELAY
 - 2.0 ns TYP (INPUTS 4, 9, 14)
 - 2.8 ns TYP (INPUTS 5, 7, 15)
- LOW POWER DISSIPATION = 115 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
 - CAN DRIVE SIX 50 Ω LINES
- HIGH Z INPUTS – INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- COMPLEMENTARY OR/NOR OUTPUTS
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

LOGIC DIAGRAM



TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

5-34

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10107 Test Limits										TEST VOLTAGE VALUES					V _{CC1} Gnd									
			-30°C		+25°C		+85°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW					V _{CC1} Gnd													
			Min	Max	Min	Max	Min	Max	Unit	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max		V _{EE}												
@ Test Temperature -30°C +25°C +85°C			V _{IH} max -0.800 -0.810 -0.700					V _{IL} min -1.890 -1.850 -1.825					V _{IHA} min -1.205 -1.105 -1.035					V _{IHA} max -1.500 -1.475 -1.440					V _{EE} 5.2 -5.2 -8.2				
Power Supply Drain Current	I _{DD}	8	-		-		28		-		-		mA/dC	All Inputs	-		-		-		8	1.16					
	I _{INH}	4, 9, 14	-		-		285		-		-		μA/dC	4	-		-		-		8	1.16					
	I _{INL}	5, 7, 15	-		-		220		-		-		μA/dC	4	-		-		-		8	1.16					
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	-		-		V _{dc}	4, 5	-		-		-		8	1.16					
		2	1.060	-0.890	-0.890	-0.810	-0.890	-0.700	-		-		V _{dc}	4, 5	-		-		-		8	1.16					
		3	-1.060	-0.820	-0.960	-0.810	-0.890	-0.700	-		-		V _{dc}	4, 5	-		-		-		8	1.16					
		3	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	-		-		V _{dc}	5	-		-		-		8	1.16					
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.875	-1.850	-1.850	-1.825	-1.815	-		-		V _{dc}	4, 5	-		-		-		8	1.16					
		2	-1.890	-1.675	-1.850	-1.850	-1.825	-1.815	-		-		V _{dc}	5	-		-		-		8	1.16					
		3	-1.890	-1.875	-1.850	-1.850	-1.825	-1.815	-		-		V _{dc}	4, 5	-		-		-		8	1.16					
		3	-1.890	-1.675	-1.850	-1.850	-1.825	-1.815	-		-		V _{dc}	5	-		-		-		8	1.16					
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	-	-0.980	-	-0.910	-	-		-		V _{dc}	5	-		-		-		8	1.16					
		2	-1.080	-	-0.980	-	-0.910	-	-		-		V _{dc}	-	-		-		-		8	1.16					
		3	-1.080	-	-0.980	-	-0.910	-	-		-		V _{dc}	-	-		-		-		8	1.16					
		3	-1.080	-	-0.980	-	-0.910	-	-		-		V _{dc}	-	-		-		-		8	1.16					
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.655	-	-1.630	-	-1.595	-		-		V _{dc}	-	-		-		-		8	1.16					
		2	-	-1.655	-	-1.630	-	-1.595	-		-		V _{dc}	-	-		-		-		8	1.16					
		3	-	-1.655	-	-1.630	-	-1.595	-		-		V _{dc}	5	-		-		-		8	1.16					
		3	-	-1.655	-	-1.630	-	-1.595	-		-		V _{dc}	-	-		-		-		8	1.16					
Switching Times† (50-ohm load)					Min	Typ	Max		Unit	+1.1 V		Pulse In	Pulse Out	-3.2 V	-2.0 V												
Propagation Delay	t _{PH}	Inputs 4, 9, or 14 to either Output	1.0	3.8	1.1	2.0	3.7	1.1	4.0	ns	9.7, 15	Input 4, 9, or 14	Corresponding Ex-OR/Ex-NOR Output	8	1.16												
	t _{PL}	Inputs 5, 7, or 15 to either Output				2.8					4.9, 14	Input 5, 7, or 15	Corresponding Ex-OR/Ex-NOR Output														
Rise Time (20% to 80%)	t _r	**	1.1	3.5		2.5			3.8		4.9, 14	Any Input	Corresponding Ex-OR/Ex-NOR Output														
Fall Time (20% to 80%)	t _f	**	1.1	3.5		2.5	3.5		3.8		4.9, 14	Any Input	Corresponding Ex-OR/Ex-NOR Output														

* Individually test each input applying V_{IH} or V_{IL} to input under test.
 ** Any Output
 † Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



- NOTES:**
- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
 - For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
 - Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
 - All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10109B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10109 is a high speed 4-input OR/NOR and 5-input OR/NOR dual gate. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The gate has an excellent speed-power product of 50 picojoules. The 10109 is optimized for high performance logic applications. The 10109 has complementary outputs.


FEATURES

- FAST PROPAGATION DELAY - 2.0 ns TYP
- LOW POWER DISSIPATION - 50 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- COMPLEMENTARY OR/NOR OUTPUTS
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

LOGIC DIAGRAM



CIRCUIT SCHEMATIC



TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

B: 16-Pin Silicone DIP


F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10109 Test Limits								TEST VOLTAGE VALUES					Unit	V _{CC} Gnd
			-30°C		+25°C		+85°C		[Volts]								
			Min	Max	Min	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}				
Power Supply Drain Current	I _E	8	-	-	-	10	14	-	-	mAdc	-	-	-	-	8	1.16	
Input Current	I _{inH}	4	-	-	-	-	268	-	-	pAdc	4	-	-	-	8	1.16	
	I _{inL}	4	-	-	0.5	-	-	-	-	pAdc	4	4	-	-	8	1.16	
High Output Voltage	V _{OH}	2	-1.080	-0.890	-0.990	-	-0.910	-0.890	-0.700	Vdc	4	-	-	-	8	1.16	
		3	-1.080	-0.890	-0.990	-	-0.910	-0.890	-0.700	Vdc	-	4	-	-	8	1.16	
Low Output Voltage	V _{OL}	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.815	Vdc	4	4	-	-	8	1.16	
		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.815	Vdc	-	-	4	-	8	1.16	
High Threshold Voltage	V _{OHA}	2	-1.080	-	-0.990	-	-	-0.910	-	Vdc	-	-	4	-	8	1.16	
		3	-1.060	-	-0.880	-	-	-0.910	-	Vdc	-	-	4	-	8	1.16	
Low Threshold Voltage	V _{OLA}	2	-	-1.655	-	-	-1.630	-	-1.695	Vdc	-	-	4	-	8	1.16	
		3	-	-1.655	-	-	-1.630	-	-1.695	Vdc	-	-	4	-	8	1.16	
Switching Times * (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay	t _{PH} 2-	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	-	-	4	2	8	1.16	
	t _{PL} 2-	2	↓	↓	↓	↓	↓	↓	↓				2	2			
	t _{PH} 3-	3	↓	↓	↓	↓	↓	↓	↓				3	3			
	t _{PL} 3+	3	↓	↓	↓	↓	↓	↓	↓				3	3			
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.8	1.1		3.3	1.1	3.7				2	2			
		3	↓	↓	↓	↓	↓	↓	↓				3	3			
Fall Time (20% to 80%)	t ₂₋	2	↓	↓	↓	↓	↓	↓	↓				2	2			
		3	↓	↓	↓	↓	↓	↓	↓				3	3			

* Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 2 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10110B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10110 is a dual high speed 3-input 3-output OR gate. The 10110 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the 10110 particularly useful in clock distribution applications where minimum clock skew is desired.

FEATURES

- FAST PROPAGATION DELAY = 2.4 ns TYP (ALL OUTPUTS LOADED)
- POWER DISSIPATION = 150 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
- CAN DRIVE SIX 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 \text{ V} \pm 5\%$ RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE


- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

5-38

LOGIC DIAGRAM



CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS

(At Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10110 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC1} Gnd	
			-30°C		+25°C		+85°C			[Volts]						
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
Power Supply Drain Current	I _E	8	—	—	—	—	38	—	—	—	—	—	—	—	8	1.15, 1.6
Input Current	I _{inH}	5, 6, 7	—	—	—	—	435	—	—	—	—	—	—	—	8	1.15, 1.6
	I _{inL}	5, 6, 7	—	—	0.6	—	—	—	—	—	—	—	—	—	8	1.15, 1.6
Logic "1" Output Voltage	V _{OH}	2	1.050	-0.890	-0.980	—	-0.810	-0.890	-0.700	Vdc	5	—	—	—	8	1.15, 1.6
		3	-1.060	-0.890	-0.980	—	-0.810	-0.890	-0.700	Vdc	6	—	—	—	8	1.15, 1.6
		4	-1.060	-0.890	-0.950	—	-0.810	-0.890	-0.700	Vdc	7	—	—	—	8	1.15, 1.6
Logic "0" Output Voltage	V _{OL}	2	-1.580	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	—	5	—	—	8	1.15, 1.6
		3	-1.880	-1.675	-1.850	—	-1.850	-1.825	-1.615	Vdc	—	6	—	—	8	1.15, 1.6
		4	-1.880	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	—	7	—	—	8	1.15, 1.6
Logic "1" Threshold Voltage	V _{OHA}	2	-1.050	—	-0.990	—	-0.910	—	—	Vdc	—	5	—	—	8	1.15, 1.6
		3	-1.050	—	-0.990	—	-0.910	—	—	Vdc	—	6	—	—	8	1.15, 1.6
		4	-1.050	—	-0.990	—	-0.910	—	—	Vdc	—	7	—	—	8	1.15, 1.6
Logic "0" Threshold Voltage	V _{OLA}	2	—	-1.855	—	-1.630	—	-1.595	—	Vdc	—	—	5	8	1.15, 1.6	
		3	—	-1.855	—	-1.630	—	-1.595	—	Vdc	—	—	6	8	1.15, 1.6	
		4	—	-1.855	—	-1.630	—	-1.595	—	Vdc	—	—	7	8	1.15, 1.6	
Switching Times **																
Propagation Delay	15+ 2+	2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	—	—	6	2	8	1.15, 1.6
	15- 2-	2	—	—	—	—	—	—	—	—	—	—	—	2	—	—
	15+ 3+	3	—	—	—	—	—	—	—	—	—	—	—	3	—	—
	15- 3-	3	—	—	—	—	—	—	—	—	—	—	—	3	—	—
	15+ 4+	4	—	—	—	—	—	—	—	—	—	—	—	4	—	—
Rise Time (20% to 80%)	12+ 4-	4	—	—	—	—	—	—	—	—	—	—	—	4	—	—
	12+	2	1.0	—	1.1	2.2	—	1.2	—	—	—	—	—	2	—	—
	13+	3	—	—	—	—	—	—	—	—	—	—	—	3	—	—
	14+	4	—	—	—	—	—	—	—	—	—	—	—	4	—	—
Fall Time (20% to 80%)	12-	2	—	—	—	—	—	—	—	—	—	—	—	2	—	—
	13-	3	—	—	—	—	—	—	—	—	—	—	—	3	—	—
	14-	4	—	—	—	—	—	—	—	—	—	—	—	4	—	—

* Individually test each input using the pin connections shown.
 ** Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



- NOTES:**
- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
 - For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
 - Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
 - All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10111B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION


The 10111 is a dual high speed 3-input 3-output NOR gate. The 10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the 10111 particularly useful in clock distribution applications where minimum clock skew is desired.

FEATURES

- FAST PROPAGATION DELAY = 2.4 ns TYP (ALL OUTPUTS LOADED)
- POWER DISSIPATION = 150 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
- CAN DRIVE SIX 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

LOGIC DIAGRAM




TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


(at Listed Voltages and Ambient Temperatures).

TEST VOLTAGE VALUES (Volts)				
Temperature	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max
-30°C	-0.690	-1.890	-1.205	-1.500
+25°C	-0.810	-1.850	-1.105	-1.475
+85°C	-0.700	-1.825	-1.025	-1.440


Characteristic	Symbol	Pin Under Test	10111 Test Limits									TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC} (V _{CC} Gnd)
			-30°C			+25°C			+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
			Min	Max	Typ	Min	Max	Min	Max	Min	Max	Unic					
Power Supply Drain Current	I _E	B	-	-	-	-	36	-	-	-	μA _{dc}	-	-	-	-	B	1.15, 1.6
	I _{inH}	5, 6, 7	-	-	-	-	435	-	-	-	μA _{dc}	-	-	-	-	B	1.15, 1.6
	I _{inL}	5, 6, 7	-	-	0.8	-	-	-	-	-	μA _{dc}	-	-	-	-	B	1.15, 1.6
Logic "1" Output Voltage	V _{OH}	2	-1.090	-0.890	-0.960	-	-0.810	-0.890	-0.700	-	V _{dc}	-	6	-	-	B	1.15, 1.6
		3	-1.090	-0.890	-0.960	-	-0.810	-0.890	-0.700	-	V _{dc}	-	6	-	-	B	1.15, 1.6
		4	-1.090	-0.890	-0.960	-	-0.810	-0.890	-0.700	-	V _{dc}	-	7	-	-	B	1.15, 1.6
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.675	-1.590	-	-1.650	-1.625	-1.615	-	V _{dc}	6	-	-	-	B	1.15, 1.6
		3	-1.890	-1.675	-1.590	-	-1.650	-1.625	-1.615	-	V _{dc}	6	-	-	-	B	1.15, 1.6
		4	-1.890	-1.675	-1.590	-	-1.650	-1.625	-1.615	-	V _{dc}	7	-	-	-	B	1.15, 1.6
Logic "1" Threshold Voltage	V _{OH(A)}	2	-1.090	-	-0.990	-	-	-0.910	-	-	V _{dc}	-	-	-	5	B	1.15, 1.6
		3	-1.090	-	-0.990	-	-	-0.910	-	-	V _{dc}	-	-	-	6	B	1.15, 1.6
		4	-1.090	-	-0.990	-	-	-0.910	-	-	V _{dc}	-	-	-	7	B	1.15, 1.6
Logic "0" Threshold Voltage	V _{OL(A)}	2	-	-1.855	-	-	-1.630	-	-1.595	-	V _{dc}	-	6	-	-	B	1.15, 1.6
		3	-	-1.855	-	-	-1.630	-	-1.595	-	V _{dc}	-	6	-	-	B	1.15, 1.6
		4	-	-1.855	-	-	-1.630	-	-1.595	-	V _{dc}	-	7	-	-	B	1.15, 1.6
Switching Times ** (50-ohm load)																	
Propagation Delay																	
	15+ 2-	2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	-	-	6	2	8	1.15, 1.6	
	16+ 2+	2												2			
	15+ 3-	3													3		
	15+ 3+	3													3		
	15+ 4-	4													4		
	15+ 4+	4													4		
Rise Time (20% to 80%)																	
	12+	2	1.0		1.1	2.2	3.5	1.2	3.8						2		
	13+	3													3		
	14+	4													4		
Fall Time (20% to 80%)																	
	12-	2													2		
	13-	3													3		
	14-	4													4		

* Individually test each input using the pin connections shown.
 ** Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



- NOTES:
- Each ECL 1,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
 - For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
 - Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
 - All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10112B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION


The 10112 is a dual high speed 3-input 1 OR/2 NOR output gate. The 10112 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the 10112 particularly useful in clock distribution applications where minimum clock skew is desired. The 10112 is suitable for use in memory chip select decoding. The 10112 is particularly useful as a clock amplifier on a board using clock signals of both polarities.


FEATURES

- FAST PROPAGATION DELAY = 2.4 ns TYP (ALL OUTPUTS LOADED)
- POWER DISSIPATION = 150 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
— CAN DRIVE SIX 50 Ω LINES
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

CIRCUIT SCHEMATIC



LOGIC DIAGRAM



TEMPERATURE RANGE

- -30 to +85°C Operating Ambient


PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10112 Test Limits								Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW				NOTES
			-30°C		+25°C		+85°C		VIH max	VIL min		VlHA min	VlLA max			
			Min	Max	Min	Typ	Max	Min	Max							
			TEST CONDITIONS													
TEST VOLTAGE VALUES (Volts)																
Temperature																
-30°C												VIH max	VIL min	VlHA min	VlLA max	
-25°C												-0.890	-1.890	-1.208	-1.600	
+25°C												-0.810	-1.850	-1.105	-1.475	
+85°C												-0.700	-1.825	-1.035	-1.440	
Power Supply Drain Current	IE	8	--	--	--	--	38	--	--	--	mAdc				5	
Input Current	IinI	5	--	--	--	--	420	--	--	--	μAdc	5	--	--	5	
	IinL	5	--	--	0.5	--	--	--	--	--	μAdc	--	5	--	5	
Logic "1" Output Voltage	VOH	2	-1.080	-0.890	-0.980	--	-0.810	-0.890	-0.700	--	Vdc	5	--	--	5	
		3	-1.090	-0.890	-0.980	--	-0.810	-0.890	-0.700	--	Vdc	--	6	--	5	
		4	-1.080	-0.890	-0.890	--	-0.810	0.900	0.700	--	Vdc	--	7	--	5	
Logic "0" Output Voltage	VOL	2	-1.890	-1.875	-1.850	--	-1.650	-1.825	-1.615	--	Vdc	--	5	--	5	
		3	-1.890	1.875	-1.850	--	-1.650	-1.825	-1.615	--	Vdc	5	--	--	5	
		4	-1.890	-1.875	-1.850	--	-1.650	-1.825	-1.615	--	Vdc	--	7	--	5	
Logic "1" Threshold Voltage	VQHA	2	-1.080	--	-0.980	--	--	-0.810	--	--	Vdc	--	5	--	5	
		3	-1.090	--	-0.980	--	--	-0.810	--	--	Vdc	--	--	6	5	
		4	-1.090	--	-0.980	--	--	-0.810	--	--	Vdc	--	--	7	5	
Logic "0" Threshold Voltage	VOLA	2	--	-1.856	--	--	-1.650	--	-1.595	--	Vdc	--	--	5	5	
		3	--	-1.856	--	--	-1.650	--	-1.595	--	Vdc	--	6	--	5	
		4	--	-1.856	--	--	-1.650	--	-1.595	--	Vdc	--	7	--	5	
Switching Times (50-ohm load)	Propagation Delay	15+ 2+	--	--	1.4	2.4	3.5	--	--	--	ns		b	2	2.6	
		15- 2-	--	--	--	--	--	--	--	--				2		
		15+ 1+	--	--	--	--	--	--	--	--				3		
		15- 3+	--	--	--	--	--	--	--	--				3		
		15+ 4-	--	--	--	--	--	--	--	--				4		
		15- 4+	--	--	--	--	--	--	--	--				4		
Rise Time (20% to 80%)	t2+	2	--	--	1.1	2.2	3.5	--	--	--				2		
		3	--	--	--	--	--	--	--				3			
		4	--	--	--	--	--	--	--				4			
Fall Time (80% to 20%)	t2-	2	--	--	--	--	--	--	--				2			
		3	--	--	--	--	--	--	--				3			
		4	--	--	--	--	--	--	--				4			

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- Pin 1 = Pin 15 = Pin 16 = V_{CC} = +2.0 V, Pin 8 = V_{EE} = -5.2 V.
- Pin 1 = Pin 15 = Pin 16 = V_{CC} = +2.0 V, Pin 8 = V_{EE} = -3.2 V.

10113B, F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10113 is a four gate array designed to provide the positive logic Exclusive OR function in high performance applications. This device contains a temperature compensated internal bias which insures that the threshold point remains in the center of the transition region over temperature. Input pulldown resistors eliminate the need to tie unused inputs to VEE.

Open emitter outputs are provided to enable bussing of multiple outputs together. If the four outputs of the 10113 are wire-ORed together the device performs a 4-bit compare function (outputs low for compare).

The outputs are all gated by the enable input. If this $\overline{\text{enable}}$ input is high all outputs will be forced low.

LOGIC DIAGRAM



FEATURES

- PERFORMS 4-BIT COMPARE FUNCTION (IF OUTPUTS ARE WIRE-ORed TOGETHER)
- HIGH FUNCTIONAL DENSITY – FOUR EXCLUSIVE OR GATES/PACKAGE
- FAST PROPAGATION DELAY FOR EXCLUSIVE OR: 2.5 ns TYP
- LOW POWER DISSIPATION: 165 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY – CAN DRIVE FOUR 50 Ω LINES
- HIGH Z INPUTS – INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- OUTPUT ENABLE GATING MAKES POWERFUL LOGIC FUNCTION

APPLICATIONS

- QUAD EXCLUSIVE-OR
(For parity, error correcting, and other logic functions).
- FOUR-BIT COMPARATOR
(For logic, test equipment, error detection applications).
- GATED FOUR-BIT COMPARATOR
(Enable input permits wire-ORing multiples of four bits)

TRUTH TABLE

$\overline{\text{E9}}$	IN 7	IN 6	OUT 3
L	L	L	L
L	L	H	H
L	H	L	H
L	H	H	L
H	φ	φ	L

φ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPES

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS


(at Listed Voltages and Ambient Temperatures).

		TEST VOLTAGE VALUES				
		[Voler]				
Temp	Temperature	V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}
-30°C	-30°C	-0.890	-1.890	-1.205	-1.600	-5.2
+25°C	+25°C	0.810	-1.850	-1.105	-1.475	-5.2
+65°C	+65°C	-0.700	-1.825	-1.035	-1.440	-5.2


Characteristic	Symbol	Pin Under Test	10113 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
			Min	Max	Min	Max	Min	Max							
Power Supply Drain Current Input Current	I _E	8	-	-	-	40	-	-	mAdc	-	-	-	-	8	1.16
	I _{in1}	6,7	-	-	-	265	-	-	µAdc	6,7	-	-	-	8	1.16
	I _{in2}	9	-	-	-	720	-	-	µAdc	9	-	-	-	8	1.16
Logic "1" Output Voltage	V _{OH}	3	-1.050	-0.990	-0.900	-0.810	-0.860	-0.700	Vdc	6	-	-	-	8	1.16
	V _{OC}	3	-1.060	-0.990	-0.860	-0.810	-0.860	-0.700	Vdc	7	-	-	-	8	1.16
Logic "0" Output Voltage	V _{OL}	3	-1.850	-1.675	-1.850	-1.600	-1.825	-1.615	Vdc	-	-	-	-	8	1.16
	V _{OC}	3	-1.850	-1.675	-1.850	-1.550	-1.825	-1.615	Vdc	6,7	-	-	-	8	1.16
Logic "1" Threshold Voltage	V _{DH1}	3	-1.080	-	-0.980	-	-0.810	-	Vdc	-	-	6	-	8	1.16
	V _{DH2}	3	-1.080	-	-0.880	-	-0.810	-	Vdc	-	-	7	-	8	1.16
Logic "0" Threshold Voltage	V _{DLA}	3	-	1.655	-	-1.830	-	1.595	Vdc	7	-	6	-	8	1.16
	V _{DLB}	3	-	1.655	-	-1.630	-	1.595	Vdc	-	-	6	-	8	1.16
Switching Times* 150 Ω load					Min	Typ	Max			+1.1 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t _{PH}	3				2.5			ns	-	-	6	3	8	1.16
	t _{PL}									7	-	-	-		
	t _{PLH}									7	-	-	-		
	t _{PLL}									-	-	-	-		
	t _{PHL}									-	-	-	-		
	t _{PHL}	2,3,14,15				2.7				4,7,11,13		9	2,3,14,15		
	t _{PLH}					2.7				-	-	-	-		
	t _{PLL}					2.5				-	-	-	-		
	t _{PLH}					2.5				-	-	-	-		
	t _{PLL}					2.5				-	-	-	-		
Rise Time (20% to 80%)	t _r									-	-	-	-		
Fall Time (80% to 20%)	t _f									-	-	-	-		

* Individually test each input supplying V_{IH} or V_{IL} to input under test.
 ** Any Output
 † Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a linear printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10115B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the 10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input must be connected to V_{BB} (pin 9) to prevent upsetting the current source bias network.

FEATURES

- GOOD COMMON MODE NOISE REJECTION
- FAST PROPAGATION DELAY = 2.0 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
– CAN DRIVE 50 Ω LINES
- HIGH SYSTEM DENSITY – FOUR RECEIVERS PER PACKAGE
- VERY HIGH INPUT Z – NO 50 K PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 \text{ V} \pm 5\%$ RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- V_{BB} VOLTAGE AVAILABLE ON PIN 9


TEMPERATURE RANGE

- -30 to +85°C Operating Ambient


PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

LOGIC DIAGRAM



CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


(at Listed Voltages and Ambient Temperatures).

① Test		TEST VOLTAGE VALUES						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						I(Vcc)
Temperature		V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{BB}	V _{EE}		V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{BB}	V _{EE}	
-30°C		-0.890	-1.890	-1.208	-1.600	From	-5.2	4	7,10,13	—	—	5,6,11,12	8	1,16	
+25°C		-0.810	-1.850	-1.105	-1.476	Pin	-5.2	—	7,10,13	—	—	5,6,11,12	8,4	1,16	
+85°C		-0.700	-1.826	-1.035	-1.440	9	-5.2	—	—	—	—	—	—	—	


Characteristic	Symbol	Pin Under Test	10115 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						I(Vcc)
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{BB}	V _{EE}	
Power Supply Drain Current	I _{CC}	8	—	—	25	—	—	—	—	—	—	5,6,11,12	8	1,16		
Input Current	I _{INP}	4	—	—	95	—	—	—	—	—	—	5,6,11,12	8	1,16		
	I _{CB0}	4	—	—	1.0	—	—	—	—	—	—	5,6,11,12	8,4	1,16		
Logic "1" Output Voltage	V _{O1}	2	-1.080	-0.890	-0.960	-0.810	-0.890	-0.700	V _{DC}	7,10,13	4	—	5,6,11,12	8	1,16	
Logic "0" Output Voltage	V _{O0}	2	-1.890	-1.675	-1.850	-1.650	-1.826	-1.615	V _{DC}	4	7,10,13	—	5,6,11,12	8	1,16	
Logic "1" Threshold Voltage	V _{O1A}	2	-1.050	—	-0.900	—	-0.910	—	V _{DC}	—	7,10,13	—	4	5,6,11,12	8	1,16
Logic "0" Threshold Voltage	V _{O0A}	2	—	-1.665	—	-1.630	—	-1.695	V _{DC}	—	7,10,13	4	—	5,6,11,12	8	1,16
Reference Voltage	V _{BB}	9	+1.420	1.280	-1.350	-1.230	1.205	-1.150	V _{DC}	—	—	—	5,6,11,12	8	1,16	
Switching Times * 150-ohm load																
Propagation Delay	t _p 2+	2	1.0	3.1	1.0	2.9	1.0	3.3	ns	4	2	5,6,11,12	8	1,16		
	t _p 2-	2	1.0	2.9	1.0	2.9	1.0	3.3								
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1	3.3	1.1	3.7								
Fall Time (20% to 80%)	t ₂₋	2	1.1	3.3	1.1	3.3	1.1	3.7								

* Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 3 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- One input from each gate must be tied to V_{BB} (Pin 9) during testing.

10116B,F: -30 to +85°C


DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide the 10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complemented outputs of the input logic function.

LOGIC DIAGRAM



FEATURES

- GOOD COMMON MODE NOISE REJECTION
- FAST PROPAGATION DELAY = 2.0 ns TYP
- LOW POWER DISSIPATION = 83 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
– CAN DRIVE 50 Ω LINES
- VERY HIGH INPUT Z – NO 50 K PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 \text{ V} \pm 5\%$ RECOMMENDED
- COMPLEMENTARY OUTPUTS
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- V_{BB} VOLTAGE AVAILABLE ON PIN 11


TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS

(At Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10116 Test Limits										Unit	TEST VOLTAGE VALUES						V _{CC1} Qns	
			-30°C		+25°C			+85°C		(Volts)											
			Min	Max	Min	Typ	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min		V _{IHA} max	V _{BB}	V _{EE}					
Power Supply Drain Current	I _{ES}	8	-	-	-	16	20	-	-	-	-	-	mAdc	-	4,9,12	-	-	5,10,13	6	1,16	
	I _{OH}	4	-	-	-	95	-	-	-	-	-	-	μAdc	4	9,12	-	-	5,10,13	8	1,16	
	I _{CO}	4	-	-	-	1.0	-	-	-	-	-	-	μAdc	-	9,12	-	-	5,10,13	8,4	1,16	
High Output Voltage	V _{OH}	2	-1.060	-0.890	-0.980	-	-0.810	-0.890	-0.700	-	-	-	Vdc	4	9,12	-	-	5,10,13	8	1,16	
		3	-1.080	-0.890	-0.980	-	-0.810	-0.890	-0.700	-	-	-	Vdc	9,12	4	-	-	5,10,13	8	1,16	
Low Output Voltage	V _{OL}	2	-1.690	-1.675	-1.850	-	-1.650	-1.628	-1.615	-	-	-	Vdc	9,12	4	-	-	5,10,13	8	1,16	
		3	-1.590	-1.675	-1.850	-	-1.650	-1.625	-1.615	-	-	-	Vdc	4	9,12	-	-	5,10,13	8	1,16	
High Threshold Voltage	V _{OH(A)}	2	-1.060	-	-0.980	-	-	-0.810	-	-	-	-	Vdc	-	9,12	4	-	5,10,13	8	1,16	
		3	-1.080	-	-0.980	-	-	-0.810	-	-	-	-	Vdc	9,12	-	-	4	5,10,13	8	1,16	
Low Threshold Voltage	V _{OL(A)}	2	-	-1.665	-	-	-1.830	-	-1.895	-	-	-	Vdc	-	9,12	-	-	4	5,10,13	8	1,16
		3	-	-1.665	-	-	-1.830	-	-1.895	-	-	-	Vdc	9,12	-	4	-	5,10,13	8	1,16	
Reference Voltage	V _{BB}	11	-1.420	-1.200	-1.350	-	-1.230	-1.295	-1.150	-	-	-	Vdc	-	-	-	-	5,10,13	8	1,16	
Switching Times (50-ohm load)																					
Propagation Delay	t _{PL} 2+	2	1.0	3.1	1.0	2.0	2.8	1.0	3.3	ns	-	-	-	-	-	-	-	-	-	-	-
	t _{PL} 2-	2																			
	t _{PL} 3-	3																			
	t _{PL} 3+	3																			
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1	2.0	3.3	1.1	3.7												
	t ₃₊	3																			
Fall Time (20% to 80%)	t ₂₋	2																			
	t ₃₋	3																			

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



- NOTES:**
- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 3 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
 - For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
 - Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
 - All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
 - One input from each gate must be tied to V_{BB} (Pin 11) during testing.

10117B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10117 package contains two 2 input/3 input OR-AND/OR-AND INVERT complex gates. Pin 9 is common to both gates. This function is particularly useful in data control, multiplexing and distribution. The 10117 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment.


FEATURES

- FAST PROPAGATION DELAY FOR TWO LOGIC LEVELS = 2.3 ns TYP
- POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY
- OUTPUTS MAY BE CROSS COUPLED BACK TO INPUTS TO MAKE A LATCH FUNCTION

CIRCUIT SCHEMATIC



LOGIC DIAGRAM



TEMPERATURE RANGE

- -30 to +85

PACKAGE TYPE

- B: 16 Pin Silicone DIP
- F: 16 Pin CERDIP


ELECTRICAL CHARACTERISTICS

(at Listed Voltage and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10117 Test Limits										Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC} Gnd
			-30°C		+25°C			+85°C		V _{IH} max	V _{IL} min	V _{IHA} min		V _{VILA} max	V _{EE}				
			Min	Max	Min	Typ	Max	Min	Max										
Power Supply Drain Current	I _E	8	—	—	—	20	28	—	—	—	—	—	—	—	—	8	1.15		
Input Current	I _{inH}	4	—	—	—	—	265	—	—	—	—	—	—	—	8	1.15			
	I _{inL}	4	—	—	—	—	370	—	—	—	—	—	—	—	8	1.15			
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	—	-0.810	-0.890	-0.700	—	—	—	—	—	8	1.15			
		3	-1.060	-0.780	0.960	—	-0.700	-0.890	-0.690	—	—	—	—	—	8	1.15			
Logic "0" Output Voltage	V _{OL}	2	-2.000	-1.675	-1.690	—	-1.660	-1.920	-1.615	—	—	—	—	—	8	1.15			
		3	-1.690	-1.675	-1.650	—	-1.660	-1.925	-1.615	—	—	—	—	—	8	1.15			
Logic "1" Threshold Voltage	V _{OH(A)}	2	-1.060	—	-0.960	—	—	-0.910	—	—	—	—	—	—	8	1.15			
		3	-1.080	—	-0.990	—	—	-0.910	—	—	—	—	—	—	8	1.15			
Logic "0" Threshold Voltage	V _{OLA}	2	—	-1.555	—	—	-1.630	—	-1.595	—	—	—	—	—	8	1.15			
		3	—	-1.665	—	—	-1.630	—	-1.595	—	—	—	—	—	8	1.15			
Switching Times* (50-ohm load)																			
Propagation Delay	14+ 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	9	—	4	2	8	1.15			
	14- 2-	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	14+ 3-	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	14- 3+	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
Rise Time (20% to 80%)	t ₂₊	2	0.9	4.1	1.1	2.2	4.0	1.1	4.6	ns	—	—	—	—	—	—			
	t ₃₊	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	t ₂₋	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
Fall Time (20% to 80%)	t ₂₋	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	t ₃₋	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	t ₃₋	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—			

* Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10118B, F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10118 package contains two 3,3-input OR-AND Complex gates. Pin 9 is common to both gates. This function is particularly useful in data control, multiplexing and data distribution. The 10118 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 kΩ resistor to VEE which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment. This gate meets the ECL 10,000 Series current and rise and fall time specifications.

FEATURES

- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
— CAN DRIVE 50 Ω LINE
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{CC} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

LOGIC DIAGRAM




TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10118 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					[V _{CC} One]	
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
			Min	Max	Min	Max	Min	Max		(Volts)						
Power Supply Drain Current	I _E	8	-	-	-	20	28	-	-	mA dc	-	-	-	-	8	1.18
Input Current	I _{IHH}	6	-	-	-	285	285	-	-	μA dc	6	-	-	-	8	1.18
	I _{IHL}	7	-	-	-	285	370	-	-	μA dc	7	-	-	-	8	1.18
	I _{IL}	8	-	-	0.5	-	-	-	-	μA dc	8	6	-	-	8	1.18
Logic "1" Output Voltage	V _{OZH}	2	-1.060	-0.690	-0.950	-	-0.210	-0.280	-0.700	V dc	3.9	-	-	-	8	1.18
Logic "0" Output Voltage	V _{OL}	2	-2.000	-1.875	-1.900	-	-1.550	-1.920	-1.615	V dc	-	3.9	-	-	8	1.18
Logic "1" Threshold Voltage	V _{OHA}	2	-1.060	-	-0.950	-	-	-0.910	-	V dc	8	-	3	-	8	1.18
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.888	-	-	-1.630	-	-1.595	V dc	8	-	-	3	8	1.18
Switching Times* (50-ohm load)										V dc	+1.1 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t _p 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	3	-	6	2	8	1.18
	t _p 2-		1.4	3.9	1.4	2.3	3.4	1.4	3.8							
Rate Time (20% to 80%)	t _r		0.8	4.1	1.5	2.6	4.0	1.5	4.8							
Fall Time (20% to 80%)	t _f		0.8	4.1	1.5	2.6	4.0	1.8	4.8							

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



- NOTES:
- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
 - For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
 - Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
 - All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10119B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10119 is a 4 wide 4-3-3-3 input OR-AND gate. Pin 10 is common to two of the input gates. This function is particularly useful in data control and multiplexing. The 10119 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 kΩ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment.

FEATURES

- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINE
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

LOGIC DIAGRAM




TEMPERATURE RANGE

-30 to +85

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristics	Symbol	Pin Under Test	10119 Test Limits								Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC1} Gnd
			-30°C		+25°C		+85°C		V _{IH} max	V _{IL} min		V _{IHA} min	V _{IHA} max	V _{EE}			
			Min	Max	Min	Typ	Max	Min	Max	V _{IH} min		V _{IL} max	V _{IHA} max	V _{IHA} min			
Power Supply Drain Current	I _E	8	-	-	-	20	26	-	-	-	-	-	-	8	1.16		
Input Current	I _{inH}	7	-	-	-	-	286	-	-	-	-	-	-	8	1.16		
		9	-	-	-	-	285	-	-	-	-	-	8	1.16			
		10	-	-	-	-	370	-	-	-	-	-	8	1.16			
		10	-	-	-	-	-	-	-	-	-	-	8	1.16			
Logic "1" Output Voltage	V _{OH}	2	-1.080	-0.890	-0.980	-	-0.810	-0.830	-0.700	Vdc	3.10, 15	-	-	-	8	1.16	
		2	-2.000	-1.675	-1.000	-	-1.850	-1.820	-1.616	Vdc	-	3.10, 15	-	-	8	1.16	
		2	-1.080	-	-0.980	-	-	-	-	Vdc	10, 15	-	3	-	8	1.16	
		2	-	-1.665	-	-	-1.830	-	-1.595	Vdc	10, 15	-	3	-	8	1.16	
Logic "0" Output Voltage	V _{OL}	2	-	-	-	-	-	-	-	-	-	-	-	8	1.16		
Logic "1" Threshold Voltage	V _{IHA}	2	-	-	-	-	-	-	-	-	-	-	-	8	1.16		
Logic "0" Threshold Voltage	V _{IHA}	2	-	-	-	-	-	-	-	-	-	-	-	8	1.16		
Switching Times* (50-ohm load)																	
Propagation Delay	t _p	7	1.4	3.0	1.4	2.3	3.4	1.4	3.8	ns	10, 13	-	3	2	8	1.16	
Rise Time (20% to 80%)	t _r	1	0.8	4.1	1.5	2.6	4.0	1.5	4.8	ns	-	-	-	-	-	-	
Fall Time (20% to 80%)	t _f	1	0.8	4.1	1.5	2.6	4.0	1.5	4.6	ns	-	-	-	-	-	-	

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 2 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

4-WIDE 3,3,3-INPUT OR-AND/OR-AND-INVERT GATE 10121

10121B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10121 is a 4 wide 3-3-3-input OR-AND/OR-AND-INVERT gate. Pin 10 is common to two of the input gates. This function is particularly useful in data control and multiplexing. The 10121 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 kΩ resistor to VEE which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment.

FEATURES


- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
- CAN DRIVE TWO 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

EQUATIONS (Positive Logic)


$$2 = (4+5+6) \cdot (7+9+10) \cdot (10+11+12) \cdot (13+14+15)$$

$$3 = \frac{(4+5+6) \cdot (7+9+10) \cdot (10+11+12) + (13+14+15)}{(4+5+6) \cdot (7+9+10) \cdot (10+11+12) \cdot (13+14+15)}$$

CIRCUIT SCHEMATIC



LOGIC DIAGRAM



TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS
(at Listed Voltage and Ambient Temperatures).

TEST VOLTAGE VALUES					
(Notes)					
Temp	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}
-30°C	-0.830	-1.890	-1.705	-1.600	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2


Characteristic	Symbol	Pin Under Test	10121 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					(V _{CC}) Gnd	
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
			Min	Max	Min	Typ	Max	Min		Max						
Power Supply Drain Current	I _E	8	-	-	-	20	28	-	-	mAdc	-	-	-	-	8	1.16
Input Current	I _{inH}	7	-	-	-	-	265	-	-	μAdc	7	-	-	-	8	1.16
		9	-	-	-	-	268	-	-	μAdc	9	-	-	-	8	1.16
	I _{inL}	10	-	-	-	-	370	-	-	μAdc	10	-	-	-	8	1.16
		7	-	-	0.5	-	-	-	-	μAdc	-	7	-	-	8	1.16
Logic "1" Output Voltage	V _{OH}	3	-1.090	-0.780	-0.960	-	-0.700	-0.690	-0.690	Vdc	-	-	-	-	8	1.16
Logic "0" Output Voltage	V _{OL}	2	-1.060	-0.850	-0.960	-	-0.810	-0.890	-0.700	Vdc	4,10,15	-	-	-	8	1.16
		3	-1.890	-1.675	-1.850	-	-1.650	-1.826	-1.615	Vdc	4,10,15	-	-	-	8	1.16
Logic "1" Threshold Voltage	V _{OHA}	3	1.080	-	-0.980	-	-	-0.910	-	Vdc	10,15	-	-	4	8	1.16
		2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	10,15	-	4	-	8	1.16
Logic "0" Threshold Voltage	V _{OLA}	3	-	-1.855	-	-1.630	-	-1.695	-	Vdc	10,15	-	4	-	8	1.16
		2	-	-1.655	-	-1.630	-	-1.585	-	Vdc	10,15	-	4	-	8	1.16
Switching Times* (80-ohm load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	141 3-	3	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	10,13	-	4	3	8	1.16
	14- 3+	3	↓	↓	↓	↓	↓	↓	↓							
	14+ 2+	2	↓	↓	↓	↓	↓	↓	↓							
	14- 2-	2	↓	↓	↓	↓	↓	↓	↓							
Rise Time (20% to 80%)	13+	3	0.0	4.1	1.1	2.5	4.0	1.3	4.8							
	12+	2	↓	↓	↓	↓	↓	↓	↓							
Fall Time (20% to 80%)	13-	3	↓	↓	↓	↓	↓	↓	↓							
	12-	2	↓	↓	↓	↓	↓	↓	↓							

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 2 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10124 B,F: -30 to 85°C

ADVANCED INFORMATION

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10124 is a Quad Differential Line Driver or TTL to ECL translator. The 10124 inputs are compatible with standard and Schottky TTL levels. The outputs are standard ECL 10,000 levels. Complementary open emitter outputs provide for inverting, non-inverting or differential applications. A common strobe input when at a TTL logical "0" forces all true outputs to an ECL logical "0" and all inverting outputs to an ECL logical "1".

FEATURES

- FAST PROPAGATION DELAY = 5.0 ns TYP.
- POWER DISSIPATION = 340mW/PACKAGE TYP.
- VERY HIGH FANOUT CAPABILITY
 - CAN DRIVE EIGHT 50Ω LINES
 - DC OUTPUT LOADING FACTOR OF 90X8
- COMPLEMENTARY OUTPUTS
- STANDARD ECL 10,000 SERIES OUTPUT LEVELS
- OPEN EMITTER OUTPUTS FOR BUSSING AND LOGIC CAPABILITY
- TTL COMPATIBLE INPUT STROBE
- INPUT-CLAMP DIODES
- FOUR TRANSLATORS PER PACKAGE

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

RECOMMENDED OPERATING VOLTAGE


- $V_{CC} = +5.0V \pm 5\%$, $V_{EE} = -5.2V \pm 5\%$

PACKAGE TYPES

- B: 16 Pin Silicone Dip
- F: 16 Pin Cerdip

5-58

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS

Conditions: $T_A = 25^\circ C$, $V_{CC} = +5.0V \pm 1\%$,
 $V_{EE} = -5.2V \pm 1\%$

1. $I_{EE} = 66mA$ max.
 $I_{CCH} = 14.5mA$ max.
 $I_{CCL} = 24mA$ max.
2. $I_{inL} = -3.2mA$ max. (pins 5, 7, 10, 11)
 $I_{inL} = -12.8mA$ max. (pin 6)
 $I_{inH} = 265\mu A$ max. (pin 6)

3. $V_{in} = -1.2V$ min. ($I_{in} = -18mA$)

Conditions: $T_A = 25^\circ C$, $V_{CC} = +5.0V \pm 1\%$,
 $V_{EE} = -5.2V \pm 1\%$, $R_L = 50\Omega$ to $-2.0V$
 $V_{in} = +2.0V$ min. or
 $V_{in} = +0.8V$ max.

4. $V_{OH} = -.81V$ max.
 $= -.96V$ min.

5. $V_{OL} = -1.65V$ max.
 $= -1.85V$ min.

6. $t_{pd} = 5.0 ns$ typ.
 $= 8.0 ns$ max.

7. $t_r, t_f = 2.5 ns$ typ. (20 to 80%)

10125, B, F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

ADVANCED INFORMATION

DESCRIPTION

The 10125 is a quad differential translator. It can be used as a quad differential line receiver in a TTL system and also as a quad ECL to TTL translator. The 10125 incorporates differential inputs and Schottky-clamped TTL totem pole outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver.

FEATURES

- FAST PROPAGATION DELAY = 5.0ns TYP.
- POWER DISSIPATION = 360mW/PACKAGE TYPICAL
- DIFFERENTIAL INPUTS, ECL COMPATIBLE
- ECL 10,000 LEVEL V_{BB} AVAILABLE
- INVERTING OR NON-INVERTING FUNCTION
- SCHOTTKY TTL TOTEM POLE OUTPUTS
- RECOMMENDED POWER SUPPLIES:
 $V_{CC} = +5.0V$ DC $\pm 5\%$
 $V_{EE} = -5.2V$ DC $\pm 5\%$
- FOUR TRANSLATORS PER PACKAGE
- OUTPUT LEVELS SPECIFIED FOR INPUT VOLTAGE RANGE +0.2V to -2.2V

ELECTRICAL CHARACTERISTICS


Conditions: $T_A = 25^\circ C$, $V_{EE} = -5.2V \pm 1\%$
 $V_{CC} = +5.0V \pm 1\%$

1. $I_{EE} = 40mA$ max.
 $I_{CCH} = 54mA$ max.
 $I_{CCL} = 45mA$ max.
2. $I_{inH} = 110\mu A$ max.
3. $V_{BB} = -1.35V$ min.
 $= -1.23V$ max.
4. $t_{pd} = 5.0ns$ typ. ($C_L = 15pF$, $R_L = 280\Omega$)
 $= 7.0ns$ typ. ($C_L = 50pF$, $R_L = 280\Omega$)

Conditions: $T_A = 25^\circ C$, $V_{EE} = -5.2V \pm 1\%$
 $V_{CC} = +5.0V \pm 5\%$ $\Delta V_{in} = 200mV$

5. $V_{OL} = 0.5$ max. ($I_{OL} = 20mA$)
6. $V_{OH} = +2.7V$ min. ($I_{OL} = -1mA$)

LOGIC DIAGRAM



APPLICATIONS

- QUAD DIFFERENTIAL LINE RECEIVER
- QUAD ECL TO TTL TRANSLATOR
- QUAD MOS TO TTL SENSE AMP
- QUAD LEVEL DETECTOR

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

RECOMMENDED OPERATING VOLTAGE

- $V_{CC} = +5.0V \pm 5\%$, $V_{EE} = -5.2V \pm 5\%$

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

10130F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10130 is a clocked dual D-type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (\overline{C}).


Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

Input pull-down resistors eliminate the need to tie unused inputs to V_{EE} .

The asynchronous set (S) and reset (R) inputs are effective only with the clock input high.

The 10130 is pin compatible with the 10131 dual master/slave type D flip-flop.

LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY = 2.5 ns TYP (DATA) = 2.8 ns TYP (SET, RESET) = 3.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 140 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE 50Ω LINES
- HIGH Z INPUTS - INTERNAL 60 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 V \pm 6\%$ RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- PIN COMPATIBLE WITH 10131

APPLICATIONS

- HIGH SPEED REGISTERS
- CONTROL LATCHES
- STATUS LATCHES

TRUTH TABLE

D	C	S	R	Q_{n+1}
L	L	ϕ	ϕ	I
A	I	ϕ	ϕ	H
ϕ	H	L	L	Q_n
ϕ	H	H	L	H
ϕ	H	L	H	L
ϕ	H	H	H	N.D.

$C = \overline{CE} + \overline{C}$
 ϕ = Don't care
 N.D. = Not defined

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10130 Test Limits								Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC1} Gnd
			-30°C		+25°C			+85°C				V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
			Min	Max	Min	Typ	Max	Min	Max	Min		Max	Min	Max	Min	Max	
Power Supply Drain Current	I _E	8	-	-	-	28	35	-	-	mAdc	9	-	-	-	8	1.16	
Input Current	I _{IH}	8,11	-	-	-	-	220	-	-	μAdc	8	-	-	-	8	1.16	
		9	-	-	-	-	205	-	-		4,8	-	-	-			
		4,8,7	-	-	-	-	285	-	-		5,9	-	-	-			
	I _{IL}	4*	-	-	-	0,50	-	-	-	μAdc	-	4	-	-	8	1.16	
Logic "1" Output Voltage	V _{OH}	2	-1,060	-0,850	-0,950	-	-0,810	-0,690	-0,700	Vdc	7	-	-	-	8	1.16	
Logic "0" Output Voltage	V _{OL}	2	-1,850	-1,676	-1,850	-	-1,860	-1,625	-1,615	Vdc	-	7	-	-	8	1.16	
Logic "1" Threshold Voltage	V _{OHA}	2	-1,080	-	-0,980	-	-	-0,910	-	Vdc	7	-	-	9	8	1.16	
Logic "0" Threshold Voltage	V _{OHA}	2	-	-1,656	-	-	-1,630	-	-1,656	Vdc	-	7	-	9	8	1.16	
Switching Times (50 Ω load) (See Figure 1)											+1,11 V	Pulse In	Pulse Out	-3,2 V	+2,0 V		
Propagation Delay	t _p 2-	2	-	-	1,5	2,5	4,3	-	-	ns	-	7	2	8	1.16		
	t _p 2+		-	-	1,5	2,6	4,3	-	-		-	7					
	t _p 2i		-	-	1,5	2,8	4,3	-	-		8		5				
	t _p 2+		-	-	1,2	2,8	4,3	-	-		8		4				
Rise Time (20% to 80%)	t _r		-	-	1,1	2,6	4,6	-	-		-	7					
Fall Time (20% to 80%)	t _f		-	-	1,1	2,5	4,6	-	-		-	7					
Setup Time	t _{setup} ¹	2	-	-	-	2,5	-	-	-	ns	-	-	6,7	2	8	1.16	
Hold Time	t _{hold} ¹	2	-	-	1,5	-	-	-	-	ns	-	-	6,7	2	8	1.16	

*All other inputs are tested in the same manner.


¹ t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data input (D).

¹ t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

SWITCHING TIME TEST CIRCUIT




PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 600 linear fpm is maintained. Voltage levels will shift approximately 4mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scopes are equal lengths of 50-ohm coaxial cables. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10130



C - $\overline{C}_E + \overline{C}$. All $R_p = 50 \text{ k}\Omega$.

10131F: -30 to +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10131 is a dual master-slave type D flip-flop. Asynchronous set (S) and reset (R) override clock (\bar{C}) and clock enable ($\bar{C}E$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the clock enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master-slave construction. Input pull-down resistors eliminate the need to tie unused inputs to VEE. Output rise and fall times have been optimized to provide relaxation of system design and layout criteria.

The 10131 is pin compatible with the 10130 dual D-type latch.

LOGIC DIAGRAM



FEATURES

- t_{TOG} = 125 MHz MIN
= 160 MHz TYP
- FAST PROPAGATION DELAY
= 2.8 ns TYP (SET, RESET)
= 3.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 235 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
- CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 k Ω PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V \pm 5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- PIN COMPATIBLE WITH 10130

APPLICATIONS

- CONTROL LOGIC
- STATUS LOGIC
- COUNTERS
- SHIFT REGISTER
- PRESCALERS

TRUTH TABLE

D	C*	S	R	Q_{n+1}
ϕ	L	L	L	Q_n
L	H	L	L	L
H	H	L	L	H
ϕ	* ϕ	H	L	H
ϕ	ϕ	L	H	L
ϕ	ϕ	H	H	N.D.

*An H represents a transition from L to H between $t = n$ and $t = n + 1$

C = $C_C + \bar{C}E$

N.D. = Not defined

TEMPERATURE RANGE


- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10131 Test Limits									TEST VOLTAGE VALUES					(V _{CC}) Gnd
			-30°C			+25°C			+85°C			V _{CC} = 1%					
			Min	Max	Typ	Min	Typ	Max	Min	Max	Unit	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
Power Supply Drain Current	I _E	8	-	-	-	45	55	-	-	mA _{dc}	8	-	-	-	8	1.16	
Input Current	I _{inH}	4	-	-	-	-	330	-	-	μA _{dc}	4	-	-	-	8	1.16	
		5	-	-	-	-	330	-	-	μA _{dc}	5	-	-	-	8	1.16	
		6	-	-	-	-	220	-	-	μA _{dc}	6	-	-	-	8	1.16	
		7	-	-	-	-	245	-	-	μA _{dc}	7	-	-	-	8	1.16	
Input Leakage Current	I _{inL}	4, 5, 7	-	-	0.5	-	-	-	-	μA _{dc}	-	*	-	-	8	1.16	
		6, 7, 9	-	-	0.5	-	-	-	-	-	μA _{dc}	-	*	-	-	8	1.16
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.990	-0.950	-	-0.810	-0.890	-0.700	V _{dc}	5	-	-	-	8	1.16	
		2†	-1.050	-0.990	-0.950	-	-0.810	-0.890	-0.700	V _{dc}	2	-	-	-	8	1.16	
Logic "0" Output Voltage	V _{OL}	3	-1.990	-1.975	-1.850	-	-1.660	-1.625	-1.815	V _{dc}	5	-	-	-	8	1.16	
		3†	-1.890	-1.975	-1.850	-	-1.660	-1.625	-1.815	V _{dc}	7	-	-	-	8	1.16	
Logic "1" Threshold Voltage	V _{DH1}	2	-1.080	-	-0.980	-	-	-0.910	-	V _{dc}	-	-	5	-	8	1.16	
		2†	-1.080	-	-0.980	-	-	-0.910	-	V _{dc}	-	-	7	9	8	1.16	
Logic "0" Threshold Voltage	V _{D0}	3	-	-1.695	-	-	-1.630	-	-1.695	V _{dc}	-	-	5	-	8	1.16	
		3†	-	-1.655	-	-	-1.630	-	-1.695	V _{dc}	-	-	7	-	8	1.16	
Switching Times Clock Input**											+1.1V _{dc}		Pulse In	Pulse Out	-3.2V _{dc}	+2.0V _{dc}	
Propagation Delay	t _p + 2-	2	1.4	4.6	1.5	3.0	4.5	1.8	5.0	ns	-	-	8	2	8	1.16	
		2	↓	↓	↓	↓	↓	↓	↓	↓	7	-	9	2	8	1.16	
		2	↓	↓	↓	↓	↓	↓	↓	↓	7	-	8	2	8	1.16	
		2	↓	↓	↓	↓	↓	↓	↓	↓	7	-	8	2	8	1.16	
Rise Time (20% to 80%)	t _r + 2-	2	0.8	-	1.1	2.5	-	1.7	4.8	ns	7	-	9	2	8	1.16	
		2	0.8	-	1.1	3.5	-	1.1	4.9	ns	-	-	9	2	8	1.16	
Set Input	Propagation Delay	t _S + 2-	2	1.1	4.4	1.2	2.8	4.3	1.2	4.8	ns	-	-	5	2	8	1.16
		t _S + 15-	15	↓	↓	↓	↓	↓	↓	↓	-	-	12	15	8	1.16	
		t _S + 3-	3	↓	↓	↓	↓	↓	↓	↓	-	-	5	3	8	1.16	
		t _S + 14-	14	↓	↓	↓	↓	↓	↓	↓	-	-	12	14	8	1.16	
Reset Input	Propagation Delay	t _R + 2-	2	1.1	4.4	1.2	2.8	4.3	1.2	4.8	ns	-	-	4	2	8	1.16
		t _R + 15-	15	↓	↓	↓	↓	↓	↓	↓	-	-	13	15	8	1.16	
		t _R + 3-	3	↓	↓	↓	↓	↓	↓	↓	-	-	4	3	8	1.16	
		t _R + 14-	14	↓	↓	↓	↓	↓	↓	↓	-	-	13	14	8	1.16	
Setup Time	t _S setup	7	-	-	-	1.5	2.6	-	-	ns	-	-	6, 7	2	8	1.16	
Hold Time	t _{hold}	7	-	-	-	1.5	0.5	-	-	ns	-	-	6, 7	2	8	1.16	
Toggle Frequency (Max)	f _{log}	2	-	-	-	125	180	-	-	MHz	-	-	6	2	8	1.16	


* Individually test each input; apply V_{IL} min to pin under test.
 * Pin 3 is tied to pin 7 for these tests.
 † Output level to be measured after a clock pulse has been applied to the C_E input (pin 6) 

NOTES:


1. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.

- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.


TOGGLE FREQUENCY TEST CIRCUIT



SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C




NOTE

t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data input (D).

t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

10131
(1/2 OF CIRCUIT SHOWN)



10132F: -30 TO +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION


The 10132 is a dual clocked D-type latch with 2 to 1 data multiplexing. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this state, the enable inputs perform the function of enabling the common clock, (C_C).

Any change at the selected D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data or select inputs will not affect the output information.

The asynchronous reset input (R) overrides the clock inputs.

Input pulldown resistors eliminate the need to tie unused inputs to VEE.

LOGIC DIAGRAM



FEATURES

- HIGH SPEED COMBINED MULTIPLEXER - LATCH IMPROVES SYSTEM PERFORMANCE.
- MULTIPLEXED INPUTS TO REDUCE PACKAGE COUNT
- FAST PROPAGATION DELAY = 2.5 ns TYP (DATA)
= 3.7 ns TYP (SELECT)
= 3.0 ns TYP (RESET)
= 4.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 200 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 k Ω PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V \pm 5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

APPLICATIONS

- COMBINED MULTIPLEXER - REGISTER FOR:
 - high speed central processors
 - high speed peripherals
 - high speed minicomputers
 - high speed accumulators
 - communication systems

TRUTH TABLE

R	X _{in}	C _C	\overline{CE}	Z _{n+1}
L	L	L	L	L
L	L	L	H	Z _n
L	L	H	L	Z _n
L	L	H	H	Z _n
L	H	L	L	H
L	H	L	H	Z _n
L	H	H	L	Z _n
L	H	H	H	Z _n
H	ϕ	H	ϕ	L

ϕ = Don't Care.

$$X_{in} = \overline{A} \cdot X_0 + A \cdot X_1$$

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10132 Test Limits										TEST VOLTAGE VALUES (Volts)					End	
			-30°C					+25°C					+85°C						
			Min	Max	Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Max	VEE			
Power Supply Current	I_E	8					50								8	1.18			
Input Current	$I_{in H}$	4					290								8	1.16			
		5					290												
		6					300												
		7					290												
		10					220												
	$I_{in L}$	11				220													
		4*			0.50								4		8	1.16			
Logic "1" Output Voltage	V_{OH}	2	-1.060	-0.990	-0.980		-0.910	-0.890	-0.700				4	7.9,10		8	1.18		
Logic "0" Output Voltage	V_{OL}	3	-1.890	-1.675	-1.650		-1.650	-1.825	-1.815				4	7.9,11		8	1.18		
Logic "1" Threshold Voltage	V_{OMA}	2	-1.080		-0.980			-0.910					7.9,10	4		8	1.18		
Logic "0" Threshold Voltage	V_{OLA}	3		-1.655			-1.630		-1.595				7.9,10	4		8	1.18		
Switching Times (50-ohm load)													-1.11 V	+0.91 V	Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay (See Figure 1)	Date	t_{4+2}	2				2.5							7.9,10		4	2	8	1.16
	Realt	t_{612}					3.0									6			
	Clock	t_{7-2}					4.0									7			
	Select	t_{11+2}					3.7									7	11		
Setup Time	Date	t_{setup}	2				1.5						ns		11	4,10	2	8	1.18
	Select	t_{setup}	2				2.5						ns	5	7	10,11	2	8	1.18
Hold Time	Date	t_{hold}	2				0.0						ns		11	4,10	2	8	1.18
	Select	t_{hold}	2				-0.5						ns	8	7	10,11	2	8	1.16
Rise Time (20% to 80%)		t_{2+}	2				2.0						ns		7.9,10	4	2	8	1.16
Fall Time (20% to 60%)		t_{2-}	2				2.0						ns		7.9,10	4	2	8	1.16

*All other inputs tested in the same manner.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10133F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL


ADVANCED INFORMATION

DESCRIPTION

The 10133 is a high speed, low power, ECL quad latch consisting of four bistable latch circuits with D-type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is high, the outputs will follow the D inputs. Information is latched on the negative going transition of the clock.

The outputs are gated low when the output enable is high. All four latches may be clocked at one time with the common clock, or each half may be clocked separately with its clock.

LOGIC DIAGRAM



TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

FEATURES

- FAST PROPAGATION DELAY
 - = 4.0 ns TYP CLOCK OR DATA TO OUTPUT
 - = 2.0 ns TYP ENABLE TO OUTPUT
 - = 0.7 ns TYP SETUP AND HOLD TIMES
- GATED OUTPUTS FOR BUS-ORIENTED APPLICATIONS
- HIGH DENSITY - FOUR LATCHES PLUS GATING
- LOW POWER DISSIPATION = 290 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE FOUR 50 Ω LINES
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS

APPLICATIONS

- TEMPORARY STORAGE ELEMENT IN:
 - high speed central processors
 - high speed peripherals and memories
 - high speed digital communications
 - instrumentation
 - test equipment
- BUS-ORIENTED STORAGE REGISTER FOR:
 - mini-computers
 - array processors

TRUTH TABLE

\bar{C}	C	D	Q _{n+1}
H	φ	φ	L
L	L	φ	Q _n
L	H	L	L
L	H	H	H

$$C = \bar{C}_C + C_E$$

φ = Don't Care

NOTES:

- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

ELECTRICAL CHARACTERISTICS


(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10133 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW.					
			-30°C		+25°C		+85°C		Unit	TEST VOLTAGE VALUES (V _{Test})					Gnd	
			Min	Max	Min	Typ	Max	Min		Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max		V _{EE}
Power Supply Drain Current	I _{EE}	8	-	-	-	75	-	-	-	mAde	-	13	-	-	8	1.16
Input Current	I _{inL}	3	-	-	-	245	-	-	-	μAde	3	-	-	-	8	1.16
		4	-	-	-	220	-	-	-	4	-	-	-	8	1.16	
		5	-	-	-	350	-	-	-	5	-	-	-	8	1.16	
Logic "1" Output Voltage	V _{OH}	2	-1.160	-0.890	-0.860	-	-0.810	-0.890	-0.700	Vdc	3.4	9	-	-	8	1.16
		2	-	-	-	-	-	-	-	3.13	-	-	-	-	-	-
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.675	-1.850	-	1.850	1.825	1.815	Vdc	13	-	-	-	8	1.16
		2	-	-	-	-	-	-	-	3.5	-	-	-	-	-	-
Logic "1" Threshold Voltage	V _{DHA}	2	-1.080	-	-0.880	-	-	0.910	-	Vdc	3.4	-	-	6	8	1.16
		2	-	-	-	-	-	-	-	4	-	3	-	-	-	
		2	-	-	-	-	-	-	-	3.4	-	-	-	-	-	
		2	-	-	-	-	-	-	-	3	-	-	-	-	-	
		2	-	-	-	-	-	-	-	3	-	-	4	-	-	
		2	-	-	-	-	-	-	-	3	-	13	-	-	-	
		2	-	-	-	-	-	-	-	3	-	-	-	-	-	
Logic "0" Threshold Voltage	V _{DLA}	2	-	-1.855	-	-	-1.630	-	-1.595	Vdc	3.4	5	-	3	8	1.16
		2	-	-	-	-	-	-	-	4	-	-	3	-	-	
		2	-	-	-	-	-	-	-	4	-	-	-	-	-	
		2	-	-	-	-	-	-	-	4	-	-	-	-	-	
		2	-	-	-	-	-	-	-	3	-	-	-	-	-	
		2	-	-	-	-	-	-	-	3	-	-	-	-	-	
Switching Times (1.1 150 V _I load)										+1.1 V		Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay	t ₃₊₂₊	2	-	-	-	4.0	-	-	ns	4	-	3	2	8	1.16	
	t ₄₊₂₊	2	-	-	-	4.0	-	-	-	3	-	4	7	-	-	
	t ₅₋₂₊	2	-	-	-	2.0	-	-	-	-	-	5	2	-	-	
	t _{setup} *	3	-	-	-	0.7	-	-	-	-	-	3	2	-	-	
	t _{hold} **	3	-	-	-	0.7	-	-	-	-	-	3	2	-	-	
Rise Time (20% to 80%)	t ₂₊	2	-	-	-	2.0	-	-	-	-	-	3	2	-	-	
Fall Time (20% to 80%)	t ₂₋	2	-	-	-	2.0	-	-	-	-	-	3	2	-	-	


t₃₊ Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).
 t₄₊ Data input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.
 t₅₋ Data input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.

*t_{setup} is minimum time before the negative transition of the clock pulse (C) that information must be present at the data input (D).
 **t_{hold} is the minimum time after the negative transition of the clock pulse (C) that information must remain unchanged at the data input (D).

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



10134F: -30 to +85°C CERDIP

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10134 is a dual clocked D-type latch with 2 to 1 data multiplexing. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this state, the enable inputs perform the function of enabling the common clock (C_C).

Any change at the selected D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data or select inputs will not affect the output information.

Input pull-down resistors eliminate the need to tie unused inputs to V_{EE} .

LOGIC DIAGRAM



FEATURES

- HIGH SPEED COMBINED MULTIPLEXER - LATCH IMPROVES SYSTEM PERFORMANCE.
- MULTIPLEXED INPUTS TO REDUCE PACKAGE COUNT
- FAST PROPAGATION DELAY = 2.5 ns TYP (DATA) = 3.5 ns TYP (SELECT) = 4.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 225 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 k Ω PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 V \pm 5\%$ RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

APPLICATIONS

- COMBINED MULTIPLEXER - REGISTER FOR:
 - high speed central processors
 - high speed peripherals
 - high speed minicomputers
 - high speed accumulators
 - communication systems

TRUTH TABLE

C	A0	X0	X1	Z_{n+1}
L	L	L	ϕ	L
L	L	H	ϕ	H
L	H	ϕ	L	L
L	H	ϕ	H	H
H	ϕ	ϕ	ϕ	Z_n

ϕ = Don't Care

$C = \overline{CE} + C_C$

$X_{in} = \overline{A0} \cdot X0 + A0 \cdot X1$

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS

(At Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10134 Test Limits										TEST VOLTAGE VALUES (Volts)					Gnd
			-30°C		+25°C		+85°C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}				
Power Supply Drain Current	I _G	8	-	-	-	55	-	-	-	mAdc	8,711	-	-	-	8	1,16		
Input Current	I _{in} H	4	-	-	-	290	-	-	-	μAdc	4	-	-	-	8	1,16		
		5	-	-	-	290	-	-	-	5,6	-	-	-	8	1,16			
		6	-	-	-	220	-	-	-	6	-	-	-	8	1,16			
		7	-	-	-	290	-	-	-	7	-	-	-	8	1,16			
		10	-	-	-	220	-	-	-	10	-	-	-	8	1,16			
I _{OL}	4*	-	-	0.50	-	-	-	-	μAdc	-	4	-	-	8	1,16			
Logic "1" Output Voltage	V _{OH}	2	-1.080	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	4	6,710	-	-	8	1,16			
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.675	-1.850	-1.660	-1.825	-1.615	Vdc	5,6	7,10	-	-	8	1,16			
Logic "1" Threshold Voltage	V _{DH}	2	-1.890	-1.675	-1.850	-1.660	-1.825	-1.615	Vdc	6	5,710	-	-	8	1,16			
Logic "0" Threshold Voltage	V _{DL}	2	-1.080	-0.890	-0.960	-0.810	-0.910	-	Vdc	6	7,10	5	-	8	1,16			
Switching Times (50-ohm load) (See Figure 1)					Typ	Max				+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V			
Propagation Delay	Data	t _{d+2+}	2	-	-	2.5	-	-	-	ns	-	6,710	4	2	8	1,16		
	Clock	t ₁₀₋₂₊	2	-	-	4.0	-	-	-	ns	4	/	10	↓	↓	↓		
	Select	t _{d+2+}	2	-	-	3.5	-	-	-	ns	5	7,10	6	↓	↓	↓		
Setup Time	Data	t _{setup}	2	-	-	1.6	-	-	-	ns	-	6,7	4,10	2	8	1,16		
	Select	t _{setup}	2	-	-	2.5	-	-	-	ns	5	7,11	6,10	2	8	1,16		
Hold Time	Data	t _{hold}	2	-	-	0.0	-	-	-	ns	-	6,7	4,10	2	8	1,16		
	Select	t _{hold}	2	-	-	-0.5	-	-	-	ns	5	7,11	6,10	2	8	1,16		
Rise Time (20% to 80%)		t _{r+}	2	-	-	2.0	-	-	-	ns	-	6,710	4	2	8	1,16		
Fall Time (20% to 80%)		t _{f-}	2	-	-	2.0	-	-	-	ns	-	6,710	4	2	8	1,16		

*All other inputs tested in the same manner


SWITCHING TIME TEST CIRCUIT



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

PROPAGATION DELAY WAVEFORMS @ 25°C



- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

ADVANCE INFORMATION
TO BE ANNOUNCED

10136F, 10137F: -30 to +85°C, Cerdip

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10136 and 10137 are high speed synchronous counters that can count up, count down, preset, or stop count at rates exceeding 100 MHz.

The 10136 is a 16-state (Hexadecimal) counter and the 10137 is a 10-state (Decade) counter.


The flexibility of these devices allows the designer to use one basic counter design for all applications. The synchronous count feature makes these MSI parts suitable for either computers or instrumentation.

The carry input enables the counter, and prevents it from changing state when the clock goes high. The inputs S1 and S2 control the state of the counter: stop count, increment (count up), decrement (count down), and preset (program) count. The other inputs are clock, and the four D inputs for presetting the counter.

The outputs include four Q's and a carry out which goes low on the terminal count. When an output is not needed, it can be left open to conserve system power.

The counter changes state only on the positive-going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The next state of the counter is determined by the configuration of the inputs only during the positive transition of the clock.

BLOCK DIAGRAMS



APPLICATIONS

Either the binary counter (10136) or the decade counter (10137) can be useful in high speed central processors and peripheral controllers, mini-computers, high speed digital communication equipment, and instrumentation.

When used as a prescaler, it is possible to extend the input frequency of the 10136, 37 to over 200 MHz with the 10231.

FUNCTION SELECT TABLE

S1	S2	OPERATING MODE
L	L	Preset (Program)
L	H	Increment (Count Up)
H	L	Decrement (Count Down)
H	H	Hold (Stop Count)

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin Cerdip

ADVANCE INFORMATION
TO BE ANNOUNCED

10141F: -30 to +85°C, CERDIP
DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10141 is a four bit universal shift register. The register performs shift left or right, serial/parallel in and serial/parallel out with no external gating. This device is useful for counting, temporary storage, and shifting in high speed digital communication systems, instrumentation, peripheral controllers and computers.

Inputs S1 and S2 control the four possible operations of the register without interfering with the clock. The flip-flops shift information on the positive edge of the clock. The four operations are: stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs: four for parallel data entry, one for shifting in from the left (DL), and one for shifting in from the right (DR). When the register is used for serial output only, the unused emitter-follower outputs can be left open.

The 10141 is capable of 200 MHz shift rate operation (typical).

BLOCK DIAGRAM



TRUTH TABLE

PULSE	INPUTS						OUTPUTS*					
	S1	S2	D3	D2	D1	D0	DR	DL	Q3	Q2	Q1	Q0
0	L	L	L	H	H	L	X	X	-	-	-	-
1	L	L	L	H	H	L	X	X	L	H	H	L
2	L	L	H	L	L	H	X	X	H	L	L	H
3	L	L	H	H	L	L	X	X	H	H	L	L
4	L	H	X	X	X	X	L	X	L	H	H	L
5	L	H	X	X	X	X	H	X	H	L	H	H
6	L	H	X	X	X	X	L	X	L	H	L	H
7	L	H	X	X	X	X	L	X	L	L	H	L
8	H	L	X	X	X	X	X	L	L	H	L	L
9	H	L	X	X	X	X	X	H	H	L	L	H
10	H	L	X	X	X	X	X	H	L	L	H	H
11	H	L	X	X	X	X	X	L	L	H	H	L
12	H	L	X	X	X	X	X	L	H	H	L	L
13	H	H	X	X	X	X	X	X	H	H	L	L
14	H	H	X	X	X	X	X	X	H	H	L	L

* Outputs as exist after pulse appears at "C" input with input conditions as shown.

(Pulse = Positive transition of clock input)

X = Don't Care

S-74

FUNCTION TABLE

FUNCTION TABLE		
SELECT		OPERATING MODE
S1	S2	
L	L	Parallel Entry
L	H	Shift Right
H	L	Shift Left
H	H	Stop Shift

TEMPERATURE RANGE

- 30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

ADVANCE INFORMATION TO BE ANNOUNCED

10160 F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION


The 10160 is a high performance parity circuit constructed with nine EXCLUSIVE-OR gates in a single package, internally connected to provide odd parity checking or generation.

Input pulldown resistors ensure that the unconnected inputs are pulled to low logic level allowing parity detection and generation for less than 12 bits.

The Output goes high with ODD parity on input pins 3 through 15. (That is, if there are 1,3,5,7,9 or 11 '1's on these inputs).

Expansion for word lengths greater than 12 bits can be achieved by connecting to the carry inputs of the 10170 Parity Circuit or by using 10107 or 10113 EXCLUSIVE-OR gates.

LOGIC DIAGRAM



FEATURES

- HIGH FUNCTIONAL DENSITY ON ONE CHIP
REDUCES PACKAGE COUNT AND SAVES SYSTEM POWER
- FAST PROPAGATION DELAY = 4.0 ns TYP
- LOW POWER DISSIPATION = 325 mW/PACKAGE TYPE (NO LOAD)
- HIGH FANOUT CAPABILITY –
CAN DRIVE 60 Ω LINES
- HIGH Z INPUTS – INTERNAL 50 kΩ PULLDOWNS
- CONTROLLED OUTPUT RISE AND FALL TIMES
–2.0 ns TYP (20% TO 80%)(ALL OUTPUTS LOADED)
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

ELECTRICAL CHARACTERISTICS

Conditions: $T_A = 25^\circ\text{C}$, $V_{EE} = -5.2 \text{ V} \pm 1\%$

1. $I_E = 62 \text{ mA dc typ.}$
 $= 78 \text{ mA dc max.}$
2. $I_{inH} = 265 \mu\text{A dc max. (pin 3 etc.)}$
 $= 220 \mu\text{A dc max. (pin 4 etc.)}$

Conditions: $T_A = 25^\circ\text{C}$, $V_{CC} = +2.0 \text{ V} \pm 1\%$,
 $V_{EE} = -3.2 \text{ V} \pm 1\%$, 60 Ω loads

3. $t_{pd} = 4.0 \text{ ns typ.}$
4. $t_r, t_f = 2.0 \text{ ns typ. (20% to 80%)}$

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

10162F: -30 to +85°C, CERDIP


DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10162 is a binary coded 3 line to 8 line decoder. Outputs are normally low with the selected output going high. Two enable inputs make it ideally suited for demultiplexer applications. One of the two enable inputs can be used as the data enable input. Either enable input when high, forces all outputs low.

The 10162 is a true parallel decoder using internal emitter dotting techniques. Hence it eliminates unequal delay times found in other decoders. The 10162 is a low power, high speed device with high Z input pulldown resistors and open emitter outputs.

LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY
 - = 4.0 ns TYP ADDRESS TO OUTPUT
 - = 4.5 ns TYP ENABLE TO OUTPUT
- LOW POWER DISSIPATION = 295 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE EIGHT 50 Ω LINES
- TRUE PARALLEL DECODER - ELIMINATES UNEQUAL DELAY TIMES
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- OPEN EMITTER OUTPUTS
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS

APPLICATIONS

- 1 of 8 Decoder
- 1 line to 8 line Demultiplexer

TRUTH TABLE

INPUTS					OUTPUTS							
E1	E0	A2	A1	A0	D0	D1	D2	D3	D4	D5	D6	D7
L	L	L	L	L	H	L	L	L	L	L	L	L
L	L	L	L	H	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	H	L	L	L	L	L
L	L	L	H	H	L	L	L	H	L	L	L	L
L	L	H	L	L	L	L	L	L	L	H	L	L
L	L	H	H	L	L	L	L	L	L	L	H	L
L	L	H	H	H	L	L	L	L	L	L	L	H
H	L	φ	φ	φ	L	L	L	L	L	L	L	L
L	H	φ	φ	φ	L	L	L	L	L	L	L	L
H	H	φ	φ	φ	L	L	L	L	L	L	L	L

φ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10162 Test Limits										TEST VOLTAGE VALUES (Vohh)					V _{CC1} Gnd
			-30°C			+25°C			+85°C				TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			Min	Max	Typ	Min	Max	Min	Max	Min	Max	Unit	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
													V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
Power Supply Drain Current	I _E	8	-	-	57	72	-	-	-	-	mAde	-	-	-	-	8	1.16	
Input Current	I _{INH}	14	-	-	-	265	-	-	-	-	μAdc	14	-	-	-	8	1.16	
	I _{INL}	14	-	-	0.5	-	-	-	-	-	μAdc	-	14	-	-	8	1.16	
Logic "1" Output Voltage	V _{O1H}	13	-1.080	-0.890	-0.860	-	-0.810	-0.690	-0.700	Vdc	14	-	-	-	8	1.16		
Logic "0" Output Voltage	V _{O1L}	13	-1.690	-1.675	-1.860	-	-1.650	-1.825	-1.015	Vdc	2	-	-	-	8	1.16		
Logic "1" Threshold Voltage	V _{O1HA}	13	-1.080	-	-0.860	-	-	-0.910	-	Vdc	-	-	14	-	8	1.16		
Logic "0" Threshold Voltage	V _{O1LA}	13	-	-1.665	-	-	-1.630	-	-1.585	Vdc	-	-	2	-	8	1.16		
Switching Times * (50-ohm load)																		
Propagation Delay	t ₁₄₋₁₃₋	13	-	-	-	4.0	-	-	-	ns	-	-	-	-	14	13	8	1.16
Rise Time (20% to 80%)	t _r	13	-	-	-	2.0	-	-	-	-	-	-	-	-	-	-	-	-
Fall Time (20% to 80%)	t _f	13	-	-	-	2.0	-	-	-	-	-	-	-	-	-	-	-	-

*Unused outputs connected to 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.


10164F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10164 is a high speed, low power 8 to 1 multiplexer/data selector which routes data present at one-of-eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion. The 10164 has high Z input pulldown resistors and open emitter outputs.

LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY
= 3.5 ns TYP DATA TO OUTPUT
= 5.0 ns TYP ADDRESS TO OUTPUT
= 2.0 ns TYP ENABLE TO OUTPUT
- OUTPUT ENABLE TO PERMIT OUTPUT BUSSING
- LOW POWER DISSIPATION = 290 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY — CAN DRIVE A 50 Ω LINE
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = -5.2 V ±5% RECOMMENDED
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS

APPLICATIONS

- 8 to 1 Multiplexer
- 8 to 1 Data Selector
- Parallel to Serial Conversion
- Barrel Shift Logic

TRUTH TABLE

ENABLE	ADDRESS INPUTS			Z
	A ₂	A ₁	A ₀	
L	L	L	L	D ₀
L	L	L	H	D ₁
L	L	H	L	D ₂
L	L	H	H	D ₃
L	H	L	L	D ₄
L	H	L	H	D ₅
L	H	H	L	D ₆
L	H	H	H	D ₇
H	φ	φ	φ	L

φ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient


PACKAGE TYPE

- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10164 Test Limits										TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC1} Gnd					
			-30°C					+25°C					+85°C						V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}
			Min	Max	Min	Typ	Max	Min	Max	Unit	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}								
			TEST VOLTAGE VALUES (Volts)										θ Test Temperature										
Power Supply Drain Current (Input Current)	I _{EE} I _{inH} I _{inL}	8 4 4	--	--	--	55 75	--	--	mAdc μAdc μAdc	--	--	--	--	8	1.16								
Logic "1" Output Voltage	V _{OH}	15	-1.050	-0.890	-0.860	--	-0.810	-0.880	-0.700	Vdc	4.9	--	--	--	8	1.16							
Logic "0" Output Voltage	V _{OL}	15	1.830	1.675	1.660	--	-1.650	1.825	1.615	Vdc	9	--	--	8	1.16								
Logic "1" Threshold Voltage	V _{OHA}	15	-1.030	--	-0.860	--	--	-0.810	--	Vdc	4.9	--	--	2	8	1.16							
Logic "0" Threshold Voltage	V _{OLA}	15	--	-1.655	--	--	1.830	--	-1.895	Vdc	9	--	--	2	8	1.16							
Switching Times* (50 Ωload)											-1, 11 V		Pulse In										
Propagation Delay										ns	9	--	4	15	8	1.16							
	14+ 15+	15	--	--	--	3.5	--	--	--		9	--	4										
	14- 15-	15	--	--	--	3.5	--	--	--		9	--	4										
	17+ 15-	15	--	--	--	5.0	--	--	--		5	--	7										
	17 16	16	--	--	--	5.0	--	--	--		5	--	7										
	12+ 15+	15	--	--	--	2.0	--	--	--		7.5	--	2										
	T2- 16+	15	--	--	--	2.0	--	--	--		7.5	--	2										
Rise Time (20% to 80%)	t _r	15	--	--	--	2.0	--	--	--		9	--	4										
Fall Time (20% to 80%)	t _f	15	--	--	--	2.0	--	--	--		9	--	4										

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope channel input.
- Test procedures are shown for only one input or for one set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

ADVANCE INFORMATION

10170F: -30 TO +85°C, CERDIP


DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10170 is a high performance parity circuit constructed with triple EXCLUSIVE-OR gates. The function is optimized for use in byte organized systems. The device can generate or check 9 bits of parity in 2 gate delays. Larger word lengths to 27 bits can be checked in 3 gate delays by connecting output A of other 10170's to the carry inputs. The carry inputs may also be used for ODD/EVEN parity control.

Output A goes high with ODD parity on input pins 3 through 12. (That is if there are 1,3,5,7, or 9 '1's on these inputs). Output B goes high for ODD parity on output A and carry input pins 13 and 14. (That is if there are 1,3,5,7,9 or 11 '1's on input pins 3 through 14).

LOGIC DIAGRAM



FEATURES

- OPTIMIZED FOR BYTE-ORGANIZED SYSTEMS
- FAST PROPAGATION DELAY
 - = 4.0 ns TYP (INPUT TO OUTPUT A)
 - = 6.0 ns TYP (INPUT TO OUTPUT B)
 - = 2.0 ns TYP (CARRY TO OUTPUT B)
- CARRY INPUTS FOR EASY EXPANSION OR ODD/EVEN CONTROL
- UP TO 9 BIT CHECK IN 4.0 ns
- UP TO 27 BIT CHECK IN 6.0 ns WITH NO ADDITIONAL GATES REQUIRED
- LOW POWER DISSIPATION = 280 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER OUTPUTS FOR LOGIC AND BUSSING CAPABILITY

ELECTRICAL CHARACTERISTICS

Conditions: $T_A = 25^\circ\text{C}$, $V_{EE} = -5.2\text{ V} \pm 1\%$

1. $I_E = 54\text{ mA dc, typ.}$
2. $I_{inH} = 265\text{ }\mu\text{A dc, max.}$

Conditions: $T_A = 25^\circ\text{C}$, $V_{CC} = +2.0\text{ V} \pm 1\%$,
 $V_{EE} = -3.2\text{ V} \pm 1\%$, 50 Ω loads

3. $t_{pd} = 4.0\text{ ns}$ (inputs to output A)
= 6.0 ns (inputs to output B)
= 2.0 ns (carry to output B)
4. $t_r, t_f = 2.0\text{ ns typ. (20\% to 80\%)}$

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

10171F: -30 to +85°C, CERDIP


DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10171 is a binary coded 2 line to dual 4 line decoder/demultiplexer. Outputs are normally high with the selected outputs going low. There are two parallel 1 line to 4 line non-inverting data paths and a common enable input. Each data input when high forces its four outputs high. The enable input when high forces all eight outputs high.

The 10171 is a true parallel decoder using internal emitter dotting techniques. Hence it eliminates unequal delay times found in other decoders. The 10171 is a low power, high speed device with high Z input pulldown resistors and open emitter outputs.

LOGIC DIAGRAM



FEATURES

- **FAST PROPAGATION DELAY**
= 4.0 ns TYP ADDRESS TO OUTPUT
= 4.5 ns TYP ENABLE OR DATA TO OUTPUT
- **LOW POWER DISSIPATION** = 310 mW/PACKAGE TYP (NO LOAD)
- **HIGH FANOUT CAPABILITY** - CAN DRIVE EIGHT 50 Ω LINES
- **TRUE PARALLEL DECODER** - ELIMINATES UNEQUAL DELAY TIMES
- **HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS:** VEE = -5.2 V ±5% RECOMMENDED
- **HIGH Z INPUTS** - INTERNAL 50 kΩ PULLDOWNS
- **OPEN EMITTER OUTPUTS**
- **MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS**

APPLICATIONS

- Dual 1 line to 4 line Demultiplexer
- Crossbar Switch Applications
- High Fanout 1 of 4 Decoder
- Memory Chip Select Decoder

TRUTH TABLE

E0	INPUTS			OUTPUTS			
	A1	A0	DAIN	DA0	DA1	DA2	DA3
L	L	L	L	L	H	H	H
L	L	L	H	H	H	H	H
L	L	H	L	H	L	H	H
L	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H
L	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L
L	H	H	H	H	H	H	H
H	φ	φ	φ	H	H	H	H

DB is Similar. φ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP


ELECTRICAL CHARACTERISTICS

(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10171 Test Limits										Unit	TEST VOLTAGE VALUES					[V _{CC1} Gnd]
			-20°C			+25°C			+85°C			(Volts)							
			Min	Max	MRn	Typ	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min		V _{ILA} max	V _{EE}				
			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:											V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
Power Supply Drain Current	I _g	8	—	—	—	60	76	—	—	—	—	mAde	2,7,9,14,15	—	—	—	B	1.18	
Input Current	I _{inA}	14	—	—	—	—	285	—	—	—	—	μAde	14	—	—	—	B	1.18	
	I _{inL}	14	—	—	0.6	—	—	—	—	—	—	μAde	—	14	—	—	B	1.18	
Logic "1" Output Voltage	V _{O1}	13	1.050	0.890	0.960	—	-0.810	0.890	-0.700	Vdc	14	—	—	—	—	—	B	1.18	
Logic "0" Output Voltage	V _{O0}	13	-1.050	-0.890	-0.960	—	-0.810	-0.890	-0.700	Vdc	15	—	—	—	—	—	B	1.18	
Logic "0" Output Voltage	V _{OL}	13	-1.890	-1.675	-1.850	—	-1.660	-1.825	-1.815	Vdc	—	—	—	—	—	—	B	1.18	
Logic "1" Threshold Voltage	V _{Q1A}	13	-1.080	—	-0.980	—	—	-0.910	—	Vdc	—	—	14	—	—	—	B	1.18	
Threshold Voltage	V _{TH}	13	-1.080	—	-0.980	—	—	-0.910	—	Vdc	—	—	15	—	—	—	B	1.18	
Logic "0" Threshold Voltage	V _{Q0A}	13	—	-1.685	—	—	-1.630	—	-1.595	Vdc	—	—	—	14	—	—	B	1.18	
Switching Times * (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V			
Propagation Delay	t _p 13	13	—	—	—	4.0	—	—	—	ns	—	—	9	13	6	—	—	—	
Rise Time (20% to 80%)	t _r 13	13	—	—	—	4.0	—	—	—	—	—	—	—	—	—	—	—	—	
Fall Time (20% to 80%)	t _f 13	13	—	—	—	2.0	—	—	—	—	—	—	—	—	—	—	—	—	
Fall Time (20% to 80%)	t _f 3	13	—	—	—	2.0	—	—	—	—	—	—	—	—	—	—	—	—	

* Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

1. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 6 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
2. For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
3. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
4. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10172F: -30 to +85°C, CERDIP


DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10172 is a binary coded 2 line to 4 line decoder/demultiplexer. Outputs are normally low with the selected outputs going high. The enable input when high forces all eight outputs low. Each data input when low forces its four outputs low. Hence, when using as a decoder the data inputs should be connected to a logic "1" level. Data paths are non-inverting.

The 10172 is a true parallel decoder using internal emitter dotting techniques. Hence it eliminates unequal delay times found in other decoders. The 10172 is a low power, high speed device with high Z input pulldown resistors and open emitter outputs.

LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY
= 4.0 ns TYP ADDRESS TO OUTPUT
= 4.5 ns TYP ENABLE OR DATA TO OUTPUT
- LOW POWER DISSIPATION = 310 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE EIGHT 50 Ω LINES
- TRUE PARALLEL DECODER - ELIMINATES UNEQUAL DELAY TIMES
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- OPEN EMITTER OUTPUTS
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS

APPLICATIONS

- Dual 1 line to 4 line Demultiplexer
- Crossbar Switch Applications
- High Fanout 1 of 4 Decoder
- Memory Chip Select Decoding

TRUTH TABLE

INPUTS				OUTPUTS			
E0	A1	A0	DA IN	DA0	DA1	DA2	DA3
L	L	L	H	H	L	L	L
L	L	L	L	L	L	L	L
L	L	H	H	L	H	L	L
L	L	H	L	L	L	L	L
L	H	L	H	L	L	H	L
L	H	L	L	L	L	L	L
L	H	H	H	L	L	L	H
L	H	H	L	L	L	L	L
H	φ	φ	φ	L	L	L	L

DB is Similar, φ = Don't Care

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16-Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10172 Test Limits										TEST VOLTAGE VALUES					Unit	V _{CC}	I _{CC}
			-30°C		+25°C			+95°C		(Volts)										
			Min	Max	Min	Typ	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}						
Power Supply Drain Current	I _E	8	—	—	—	80	75	—	—	mAdc	—	—	—	—	8	1.18				
Input Current	I _{inH}	14	—	—	—	285	—	—	—	μAdc	14	—	—	—	8	1.18				
	I _{inL}	14	—	—	0.5	—	—	—	—	μAdc	—	14	—	—	8	1.18				
Logic "1" Output Voltage	V _{OH}	13	-0.60	-0.890	-0.950	—	-0.810	-0.890	-0.700	Vdc	14	—	—	—	8	1.18				
Logic "0" Output Voltage	V _{OL}	13	-1.890	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	—	—	—	—	8	1.18				
Threshold Voltage	V _{OHL}	13	-1.890	-1.675	-1.850	—	-1.650	-1.825	-1.615	Vdc	9.14	—	—	—	8	1.18				
Logic "1" Threshold Voltage	V _{OHA}	13	-1.080	—	-0.980	—	—	-0.910	—	Vdc	—	—	14	—	8	1.18				
Logic "0" Threshold Voltage	V _{OLA}	13	—	-1.858	—	-1.630	—	-1.595	—	Vdc	—	—	—	14	8	1.18				
Switching Times * (50 ohm load)																				
Propagation Delay	t _{p13-}	13	—	—	—	4.0	—	—	—	ns	—	—	9	13	8	1.18				
	t _{p-13-}	13	—	—	—	4.0	—	—	—		—	—	—	—	8	1.18				
Rise Time (20% to 80%)	t _r	13	—	—	—	2.0	—	—	—		—	—	—	—	—	—				
Fall Time (80% to 20%)	t _f	13	—	—	—	2.0	—	—	—		—	—	—	—	—	—				

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY APPLIED WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

10173F: -30 TO +85°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10173 is a quad clocked D-type latch with 2 to 1 data multiplexing.

Any change at the selected D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data or select inputs will not affect the output information.

When the select input is false, the D_{n0} inputs are selected and when select is true the D_{n1} inputs are selected. As a quad 2-Input Multiplexer, with the added feature of a latch output, the 10173 provides the data select and store function in the same package. The result is a savings in system delay and package count.

LOGIC DIAGRAM



FEATURES

- SIMULTANEOUS MULTIPLEXING AND LATCHING FUNCTION IMPROVES SYSTEM PERFORMANCE
- QUAD LATCH AND MULTIPLEXER ON ONE CHIP INCREASES SYSTEM DENSITY
- FAST PROPAGATION DELAY
= 2.5 ns TYP (DATA TO OUTPUT)
= 3.7 ns TYP (SELECT TO OUTPUT)
= 4.3 ns TYP (CLOCK TO OUTPUT)
- LOW POWER DISSIPATION = 325 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS - INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 \text{ V} \pm 5\%$ RECOMMENDED
- OPEN EMITTER OUTPUTS - ALLOW WIRE OR AND DATA BUSSING

APPLICATIONS

COMBINED MULTIPLEXER - REGISTER FOR:

- high speed central processors
- high speed peripherals
- high speed minicomputers
- communication systems
- instrumentation

TRUTH TABLE

D_n	C	$Q_n (N + 1)$
L	L	L
H	L	H
ϕ	H	$Q_n (N)$

$$D_n = \bar{S} \cdot D_{n0} + S \cdot D_{n1}$$

ϕ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16 Pin CERDIP

ELECTRICAL CHARACTERISTICS
(At Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10173 Test Limits						Unit	TEST VOLTAGE VALUES					Gnd
			-20°C		+25°C		+85°C			(Volts)					
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
Power Supply Drain Current	I _E	8	-	-	-	78	-	-	mAdc	7.8	-	-	-	8	16
Input Current	I _{in H}	5	-	-	-	290	-	-	μAdc	6	-	-	-	8	16
		6	-	-	-	220	-	-	μAdc	6	-	-	-	8	16
		7	-	-	-	300	-	-	μAdc	7	-	-	-	8	16
		9	-	-	-	220	-	-	μAdc	9	-	-	-	8	16
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	-0.810	-0.800	-0.700	Vdc	4	7.9	-	-	8	16
		2	-1.060	-0.890	-0.960	-0.810	-0.800	-0.700	Vdc	3.9	7	-	-	8	16
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.675	-1.650	-1.650	-1.625	-1.615	Vdc	-	4.78	-	-	8	16
		2	-1.890	-1.675	-1.650	-1.650	-1.625	-1.615	Vdc	9	3.7	-	-	8	16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.060	-	-0.880	-	-0.910	-	Vdc	-	7.9	4	-	8	16
		2	-1.060	-	-0.880	-	-0.910	-	Vdc	9	7	3	-	8	16
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.665	-	-1.630	-	-1.685	Vdc	-	7.9	-	4	8	16
		2	-	-1.665	-	-1.630	-	-1.595	Vdc	9	7	-	3	8	16
Switching Times (50-ohm load) (See Figure 1)					Type	Max				+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Data	14: 2+	-	-	2.5	-	-	-	ns	9	7	4	2	8	16
	Clock	17: 2+	-	-	4.3	-	-	-	ns	4.9	-	7	7	8	16
	Select	19: 2+	-	-	3.7	-	-	-	ns	4	7	9	9	8	16
Setup Time	Data	t _{setup}	2	-	1.6	-	-	-	ns	-	7.9	4	2	8	16
	Select	t _{setup}	2	-	2.5	-	-	-	ns	2	7	9	2	8	16
Hold Time	Data	t _{hold}	2	-	0.6	-	-	-	ns	-	7.9	4	2	8	16
	Select	t _{hold}	2	-	-0.5	-	-	-	ns	3	7	9	2	8	16
Rise Time (20% to 80%)		t _r	2	-	2.0	-	-	-	ns	-	7.9	4	2	8	16
Fall Time (20% to 80%)		t _f	2	-	2.0	-	-	-	ns	-	7.9	4	2	8	16

*All other inputs tested in the same manner

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 6 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.


10174F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10174 is a high speed dual channel multiplexer with output enable capability. The select inputs determine one of four active data inputs for each multiplexer. An output enable forces both outputs low when in the high state. The enable is also useful in wire-ORing several multiplexers to achieve additional channel capability. Delay from data input to output is typically 3.5 nanoseconds.

LOGIC DIAGRAM



FEATURES

- FAST PROPAGATION DELAY
 - = 3.5 ns TYP DATA TO OUTPUT
 - = 5.0 ns TYP ADDRESS TO OUTPUT
 - = 2.0 ns TYP ENABLE TO OUTPUT
- OUTPUT ENABLE TO PERMIT OUTPUT BUSSING
- LOW POWER DISSIPATION = 290 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY - CAN DRIVE TWO 50 Ω LINES
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: VEE = -5.2 V ±5% RECOMMENDED
- MEETS ECL 10,000 SERIES STANDARD INTERFACE SPECIFICATIONS

APPLICATIONS

- Dual 4 to 1 Multiplexer
- Dual 4 to 1 Data Selector
- Cross Bar Switch Applications

TRUTH TABLE

ENABLE	ADDRESS INPUTS		OUTPUTS	
\overline{E}	A1	A0	Z	W
H	ϕ	ϕ	L	L
L	L	L	X0	Y0
L	L	H	X1	Y1
L	H	L	X2	Y2
L	H	H	X3	Y3

ϕ = Don't Care.

TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE


- F: 16 Pin CERDIP

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).


Characteristic	Symbol	Pin Under Test	10174 Test Limits								TEST VOLTAGE VALUES (Volts)					(Vcc) Gnd
			-30°C		+25°C		+85°C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Typ	Max	Min		Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}	
Power Supply Drain Current	I _{CC}	9	-	-	-	55	73	-	-	mAdc	-	-	-	-	9	1.16
Input Current	I _{IH}	4	-	-	-	-	220	-	-	μAdc	4	-	-	-	9	1.16
	I _{IL}	4	-	-	-	-	330	-	-	μAdc	4	-	-	-	9	1.16
Logic "1" Output Voltage	V _{O1}	15	-1.060	-0.890	-0.860	-	-0.810	-0.890	-0.700	Vdc	13	-	-	-	9	1.16
Logic "0" Output Voltage	V _{O0}	15	-1.890	-1.876	-1.860	-	-1.850	-1.828	-1.818	Vdc	14	-	-	-	9	1.16
Logic "1" Threshold Voltage	V _{OHA}	15	-1.060	-	-0.860	-	-	-0.810	-	Vdc	-	-	-	14	9	1.16
Logic "0" Threshold Voltage	V _{O0A}	15	-	-1.856	-	-	-1.830	-	-1.595	Vdc	-	-	-	14	9	1.16
Switching Times* (50 Ω load)											+1.1 V					
Propagation Delay	113+ 15+	15	-	-	-	3.5	-	-	-	ns	-	-	13	15	9	1.16
	113- 15-	15	-	-	-	3.5	-	-	-	ns	-	-	13	15	9	1.16
	17+ 15-	16	-	-	-	5.0	-	-	-	ns	11	-	7	14	9	1.16
	7- 18+	25	-	-	-	5.0	-	-	-	ns	11	-	7	14	9	1.16
	114+ 15-	16	-	-	-	2.0	-	-	-	ns	-	-	2	14	9	1.16
114- 15+	15	-	-	-	2.0	-	-	-	ns	-	-	2	14	9	1.16	
Rise Time (20% to 80%)	t _r	15	-	-	-	2.0	-	-	-	ns	-	-	14	14	9	1.16
Fall Time (80% to 20%)	t _f	15	-	-	-	2.0	-	-	-	ns	-	-	14	14	9	1.16

*Unused outputs connected to a 50 Ω resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50-ohm termination to ground is located in each scope channel input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

ADVANCE INFORMATION TO BE ANNOUNCED

10181F: -30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10181 is an extremely versatile high speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic functions on two four-bit words. Using advanced circuit design techniques and double layer metalization the 10181 represents the state-of-the-art in standard ECL/LSI functions. As a result, the 10181 has the same power dissipation as the comparable TTL function, while increasing the speed of operation by a factor of 4.

The \bar{M} input selects the arithmetic or logic mode of operation on 2 four-bit words. The desired arithmetic or logic function is selected by applying the appropriate binary word to the select inputs (\bar{S}_0 thru \bar{S}_3). Full internal carry is incorporated for ripple-through operation. Group carry propagate (PG) and carry generate (GG) are provided to allow fast addition of very long words using a second order look-ahead in conjunction with the 10179 full look-ahead carry block. The internal carry is enabled when the mode control input (M) has a low-level voltage applied (arithmetic operation). Full addition of two 32-bit words, with carry in and carry out can be performed in 18 ns. All inputs have 50k Ω internal pull-down resistors, and outputs are all open emitters for versatility in interconnect techniques.

FEATURES

- **FAST PROPAGATION DELAYS:**
 - = 3.1 ns TYP (\bar{C}_n TO \bar{C}_{n+4})
 - = 5.0 ns TYP (\bar{C}_n TO \bar{F}_1)
 - = 7.0 ns TYP (\bar{A}_1, \bar{B}_1 TO \bar{F}_1)
 - = 5.0 ns TYP (\bar{A}_1 TO \bar{C}_{n+4})
- 16 LOGIC OPERATIONS
- 16 ARITHMETIC OPERATIONS
- POWER DISSIPATION = 600 mW/PACKAGE TYP (NO LOAD)
- HIGH Z INPUTS - INTERNAL 50 k Ω PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 V \pm 5\%$ RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY


TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 24-Pin CERDIP

BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE POSITIVE LOGIC

Function Select	Logic Functions		Arithmetic Operation	
	\bar{M} is High	\bar{M} is Low	\bar{C}_n of LSB must be High	\bar{F}^*
L L L L	$\bar{F} = A$			F = A minus 1
L L L H	$\bar{F} = A + B$			F = A plus (A + B)
L L H L	$\bar{F} = A + \bar{B}$			F = A plus (A + B)
L L H H	$\bar{F} = \text{Logical "1"}$			F = A times 2
L H L L	$\bar{F} = A \cdot B$			F = (A · B) minus 1
L H L H	$\bar{F} = B$			F = (A · B) plus (A + B)
L H H L	$\bar{F} = A \oplus B$			F = A plus B
L H H H	$\bar{F} = \bar{A} + B$			F = A plus (A · B)
H L L L	$\bar{F} = A \cdot \bar{B}$			F = (A · B) minus 1
H L L H	$\bar{F} = A \oplus \bar{B}$			F = A minus B minus 1
H L H L	$\bar{F} = \bar{B}$			F = (A · B) plus (A + B)
H L H H	$\bar{F} = \bar{A} + \bar{B}$			F = (A · B) plus A
H H L L	$\bar{F} = \text{Logical "0"}$			F = minus 1 (two's complement)
H H L H	$\bar{F} = \bar{A} \cdot B$			F = (A + B) plus 0
H H H L	$\bar{F} = \bar{A} \cdot \bar{B}$			F = (A + B) plus 0
H H H H	$\bar{F} = \bar{A}$			F = A plus 0

*F outputs of ALU are one's complement of function listed below.

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10181 Test Limits										TEST VOLTAGE VALUES					Unit	Gnd
			-30°C			+25°C			+85°C			(Volts)							
			Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}			
			TEST VOLTAGE APPLIED TO PINS BELOW:										V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
Power Supply Drain Current	I _E	12	-	-	-	145	-	-	-	-	-	-	-	-	12	1.24	mA dc		
Input Current	I _{inH}	9	-	-	-	245	-	-	-	-	-	-	-	-	-	-	-	μA dc	
		10	-	-	-	220	-	-	-	-	-	-	-	-	-	-	-	-	
		11	-	-	-	245	-	-	-	-	-	-	-	-	-	-	-	-	-
		13	-	-	-	200	-	-	-	-	-	-	-	-	-	-	-	-	-
		14	-	-	-	265	-	-	-	-	-	-	-	-	-	-	-	-	-
		15	-	-	-	265	-	-	-	-	-	-	-	-	-	-	-	-	-
		16	-	-	-	220	-	-	-	-	-	-	-	-	-	-	-	-	-
		17	-	-	-	266	-	-	-	-	-	-	-	-	-	-	-	-	-
		18	-	-	-	220	-	-	-	-	-	-	-	-	-	-	-	-	-
		19	-	-	-	245	-	-	-	-	-	-	-	-	-	-	-	-	-
		20	-	-	-	245	-	-	-	-	-	-	-	-	-	-	-	-	-
		21	-	-	-	220	-	-	-	-	-	-	-	-	-	-	-	-	-
		22	-	-	-	290	-	-	-	-	-	-	-	-	-	-	-	-	-
23	-	-	-	200	-	-	-	-	-	-	-	-	-	-	-	-	-		
Input Leakage Current	I _{inL}	9	-	-	0.5	-	-	-	-	-	-	-	-	-	12	1.24	μA dc		
10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
17	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
18	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
19	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
20	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
21	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
22	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
High Output Voltage	V _{OH}	*	-1.060	-0.890	-0.980	-0.810	-0.890	0.700	-	-	-	-	-	-	12	1.24	V dc		
Low Output Voltage	V _{OL}	*	-2.000	-1.875	-1.950	-1.850	-1.800	-1.815	-	-	-	-	-	-	12	1.24	V dc		
High Threshold Voltage	V _{OHA}	*	1.050	0.980	-	-0.940	-	-	-	-	-	-	-	-	12	1.24	V dc		
Low Threshold Voltage	V _{OLA}	*	-1.655	-	-1.630	-	-1.635	-	-	-	-	-	-	-	12	1.24	V dc		

*Test all input-output combinations according to Function Table.
**For threshold level test, apply threshold input level to only one input pin at a time.

Each ECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a


printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Characteristic	Symbol	Input	Output	Conditions†	AC Switching Characteristics		
					Min	Typ	Max
Propagation Delay	t _{PHL}	C _n	C _{n+4}	-	3.1	-	ns
Rise Time	t _r	-	-	-	3.1	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PLH}	C _n	F1	M is Low	4.9	-	ns
Rise Time	t _r	-	-	-	5.0	-	ns
Fall Time	t _f	-	-	-	4.9	-	ns
Propagation Delay	t _{PHL}	A1	F1	-	5.0	-	ns
Rise Time	t _r	-	-	-	2.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	A1	F _G	-	7.0	-	ns
Rise Time	t _r	-	-	-	7.0	-	ns
Fall Time	t _f	-	-	-	7.0	-	ns
Propagation Delay	t _{PHL}	A1	F _G	-	3.0	-	ns
Rise Time	t _r	-	-	-	3.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	A1	G _G	-	4.0	-	ns
Rise Time	t _r	-	-	-	5.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	A1	C _{n+4}	-	5.4	-	ns
Rise Time	t _r	-	-	-	4.4	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	F1	S1 and S2 High, S0 or S3 Low	7.0	-	ns
Rise Time	t _r	-	-	-	7.0	-	ns
Fall Time	t _f	-	-	-	7.0	-	ns
Propagation Delay	t _{PHL}	B1	F1	-	7.0	-	ns
Rise Time	t _r	-	-	-	2.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns


Characteristic	Symbol	Input	Output	Conditions†	AC Switching Characteristics		
					Min	Typ	Max
Propagation Delay	t _{PHL}	B1	F _G	S0 Low, S1 High	3.0	-	ns
Rise Time	t _r	-	-	-	3.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	G _G	S2 High, S3 Low	4.0	-	ns
Rise Time	t _r	-	-	-	5.0	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	C _{n+4}	S1 and S2 High, S0 or S3 Low	5.4	-	ns
Rise Time	t _r	-	-	-	4.4	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	F1	S1 or S2 Low	7.5	-	ns
Rise Time	t _r	-	-	-	8.0	-	ns
Fall Time	t _f	-	-	-	7.5	-	ns
Propagation Delay	t _{PHL}	B1	F _G	S1 Low	4	-	ns
Rise Time	t _r	-	-	-	4	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	G _G	S2 Low	5.2	-	ns
Rise Time	t _r	-	-	-	5.7	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns
Propagation Delay	t _{PHL}	B1	C _{n+4}	S0 or S1 or S2 or S3 Low	6.0	-	ns
Rise Time	t _r	-	-	-	5.6	-	ns
Fall Time	t _f	-	-	-	2.0	-	ns

†High = +1.11 V
Low = +0.31 V
V_{CC1} = V_{CC2} = +2.0 V dc, -3.2 V dc, V_{EE} = -3.2 V dc


LOGIC DIAGRAM



SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORM @ 25°C



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin.

ADVANCE INFORMATION
TO BE ANNOUNCED

10210 B, F, 10211 B, F 10212 B, F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10210/10211/10212 are designed to drive up to six transmission lines simultaneously. The multiple outputs of these devices also allow the wire-OR'ing of several levels of gating for minimization of gate and package count.

Three logic functions are available:

10210 - Triple OR outputs

10211 - Triple NOR outputs

10212 - Two NOR/One OR Outputs

The 10210/10211/10212 are high performance versions of the 10110/10111/10112.

The ability to control three parallel lines with minimum propagation delay from a single point makes the 10210/10211/10212 particularly useful in clock distribution applications where minimum clock skew is desired. The 10212 is particularly useful as a clock amplifier on a board using clock signals with both polarities.

TEMPERATURE RANGE

- 30 to +85°C Operating Ambient

PACKAGE TYPES

- B: 16-Pin Silicone Dip
- F: 16-Pin CERDIP

FEATURES

- FAST PROPAGATION DELAY - 1.7 ns TYP. (ALL OUTPUTS LOADED)
- POWER DISSIPATION = 150 mW/PACKAGE TYP. (NO LOAD)
- VERY HIGH FANOUT CAPABILITY - CAN DRIVE SIX 50 Ω LINES
- INTERNAL 50 kΩ PULLDOWN RESISTORS
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

ELECTRICAL CHARACTERISTICS

Conditions: $T_A = 25^\circ\text{C}$, $V_{EE} = -5.2\text{ V} \pm 1\%$

1. $I_E = 38\text{ mA dc max.}$


2. $I_{IH} = 425\ \mu\text{A dc max.}$

Conditions: $T_A = 25^\circ\text{C}$, $V_{CC} = +2.0\text{ V} \pm 1\%$,
 $V_{EE} = -3.2\text{ V} \pm 1\%$, 50 Ω loads

3. $t_{pd} = 1.7\text{ ns typ.}$

4. $t_r, t_f = 1.5\text{ ns typ. (20\% to 80\%)}$

LOGIC DIAGRAMS



Linear Functional Index

Comparators and Sense Amplifiers

526	Analog Voltage Comparator	6-14
527	High Speed Voltage Comparator	6-16
529	High Speed Voltage Comparator	6-20
μ A710	Differential Voltage Comparator	6-99
μ A711	Dual Voltage Comparator	6-101
SN7520	Dual Core Memory Sense Amplifier	6-149
SN7521	Dual Core Memory Sense Amplifier	6-149
SN7522	Dual Core Memory Sense Amplifier	6-149
SN7523	Dual Core Memory Sense Amplifier	6-149
SN7524	Dual Core Memory Sense Amplifier	6-149
SN7525	Dual Core Memory Sense Amplifier	6-149

Communications Circuits

501	Video Amplifier	6-3
592	Video Amplifier	6-91
μ A733	Differential Video Amplifier	6-108
511	Dual Differential Amplifier	6-7
515	Differential Amplifier	6-9
510	Dual Differential Amplifier	6-5
PA239	Dual Low Noise Preamplifier	6-30
5596	Balanced Modulator-Demodulator	6-147
75450	Dual Peripheral Driver	6-157
75451	Dual Peripheral Driver	6-159
DM8880	High Voltage 7-Segment Decoder/Driver	6-161

Consumer Circuits

540	Power Driver	6-36
555	Timer	6-49
5070/71/72	Television Chroma System	6-134
5070	Chroma Signal Processor	6-136
5071	Chroma Amplifier	6-138
5072	Chroma Demodulator	6-140
ULN2111	FM Detector and Limiter	6-128

Operational Amplifiers

516	Operational Amplifier	6-12
531	High Slew Rate Operational Amplifier	6-24
536	FET Input Operational Amplifier	6-32
LM101A	High Performance Operational Amplifier	6-164
LM101	High Performance Amplifier	6-169
LM107	General Purpose Operational Amplifier	6-175
LM201A	High Performance Operational Amplifier	6-164
LM201	High Performance Amplifier	6-169
LM207	General Purpose Operational Amplifier	6-175
LM301A	High Performance Operational Amplifier	6-164
LM307	General Purpose Operational Amplifier	6-175
5556	Operational Amplifier	6-142
5558	Dual Operational Amplifiers	6-145
μ A709	Operational Amplifier	6-79
μ A740	FET Input Operational Amplifier	6-113
μ A741	High Performance Operational Amplifier	6-115
μ A747	Dual Operational Amplifier	6-119
μ A748	High Performance Operational Amplifier	6-124

Phase Locked Loops

560	Phase Locked Loop	6-56
561	Phase Locked Loop	6-61
562	Phase Locked Loop	6-66
565	Phase Locked Loop	6-72
566	Function Generator	6-77
567	Tone Decoder Phase Locked Loop	6-81

Voltage Regulators

550	Precision Voltage Regulator	6-44
LM109	Five Volt Regulator	6-179
LM209	Five Volt Regulator	6-179
LM309	Five Volt Regulator	6-179
μ A723	Precision Volt Regulator	6-103

COMMERCIAL TEMPERATURE RANGE
(0°C – 70°C)

PARAMETER	T _A	NE631	NE633 Note 1	NE632 Note 2	NE636	NE637	NE656	NE699	LM201	LM301A	LM307	LM308	μA709	μA740	μA741	μA742	μA748	UNITS
Input Offset Voltage (Max)	25°C	6	2	2	90	7.5	10		7.5	7.5	7.5	7.5	7.5		6		6	mV
	Over Temp	7.5	3	3		10	14		10	10	10	10	10		7.5		7.5	mV
Input Current (Max)	25°C	1500	10	10	0.1	7	20		1500	250	250	7	1500		500		500	nA
	Over Temp	2000	15	15		10	40		2000	300	300	10	2000		800		800	nA
Input Offset Current (Max)	25°C	200	6	6		1	10		500	50	50	1	500		200		200	nA
	Over Temp	300	10	10		1.5	14		750	70	70	1.5	750		300		300	nA
Large Signal Voltage Gain (Min)	25°C	20	40	12	25	25	70		20	25	25	25	15		20		80	V/mV
C.M.R.R. (Min)	25°C	70	90	84	64	80	70		85	70	70	80	85		70		70	dB
P.S.R.R. (Min)	25°C	150	50	50	300	100	200		300	300	100	100	200		150		150	μV/V
Slew Rate A = +1 (Typ)	25°C	30	0.03	0.005	5	0.2	2.5		0.5	0.5	0.5	0.2	0.5	6	0.5		0.5	V/μS
Power Dissipation (Max)	25°C	300	1.5	0.12	240	80	80		90	90	90	24	200	240	85		85	mW
Compensation		No	No	No	Yes	No	Yes	Yes	No	No	Yes	No	No	Yes	Yes	Yes	No	

Note 1: V_{CC} = ±15V

Note 2: V_{CC} = ± 3V

MILITARY TEMPERATURE RANGE
(-55°C – +125°C)

PARAMETER	T _A	SE621	SE633 Note 1	SE632 Note 2	SUS36 Note 3	SE637	SE856	SE858	LM101	LM101A	LM107	LM108	μA709	μA741	μA742	μA748	UNITS
Input Offset Voltage (Max)	25°C	5	1	1	20	2	4		5	2	2	2	5	5		5	mV
	Over Temp	6	2	2	30	3	5		6	3	3	3	5	5		5	mV
Input Current (Max)	25°C	500	10	10	0.03	2	15		500	75	75	2	500	500		500	nA
	Over Temp	1500	15	15	3	3	30		1500	100	100	3	1500	1500		1500	nA
Input Offset Current (Max)	25°C	200	5	5		0.2	2		200	10	10	0.2	200	200		200	nA
	Over Temp	500	10	10		0.3	5		500	20	20	0.4	500	500		500	nA
Large Signal Voltage Gain (Min)	25°C	50	50	16	50	50	100		50	50	50	50	25	50		50	V/mV
C.M.R.R. (Min)	25°C	70	100	90	70	80	80		70	80	80	80	70	70		70	dB
P.S.R.R. (Min)	25°C	150	25	25	180	100	100		300	100	100	100	150	150		150	μV/V
Slew Rate A = +1 (Typ)	25°C	30	0.03	0.005	5	0.2	2.5		0.5	0.5	0.5	0.2	0.5	0.5		0.5	V/μS
Power Dissipation (Max)	25°C	210	0.9	0.096	165	45	45		90	90	90	18	185	85		85	mW
Compensation		No	No	No	Yes	No	Yes	Yes	No	No	Yes	No	No	Yes	Yes	No	

Note 1: V_{CC} = ±15V

Note 2: V_{CC} = ± 3V

Note 3: -55°C – +85°C

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The Signetics NE501 is a direct-coupled broad-band amplifier fabricated within a monolithic silicon substrate by planar and epitaxial techniques. Typical applications include video amplifiers.

Application flexibility is provided by several external pin connections which adjust the amplifier characteristics to individual needs.


FEATURES

- ADJUSTABLE GAIN AND IMPEDANCE CHARACTERISTICS
- UNITY GAIN FREQUENCY — 150 MHz
- NOISE FIGURE — 5.0dB
- POWER DISSIPATION — 20mW

ABSOLUTE MAXIMUM RATINGS


Voltage Applied $V_{G,H,E,C}$	+8.0V
Voltage Applied V_B	$\pm 3.0V$
Voltage Applied $V_{K,D}$	+4.0V
Current Rating $I_{F,J}$	$\pm 30mA$
Storage Temperature	-65°C to +150°C
Operating Temperature	NE501 0°C to +70°C
	SE501 -55°C to +125°C

CIRCUIT SCHEMATIC



PIN CONFIGURATIONS


A PACKAGE (Top View)



ORDER PART NOS.
SE501A/NE501A

1. Feedback adjust
2. Input 1
3. NC
4. NC
5. Output 3
6. Input 2
7. Ground
8. Output 2
9. V^+
10. NC
11. NC
12. Buffer output
13. Buffer input
14. Output 1

Q PACKAGE



ORDER PART NOS.
SE501Q/NE501Q

1. Ground
2. Output 3
3. Input 2
4. Output 2
5. V^+
6. Buffer output
7. Buffer input
8. Output 1
9. Feedback adjust
10. Input 1

K PACKAGE



ORDER PART NOS.
SE501K/NE501K

1. Ground
2. Output 3
3. Input 2
4. Output 2
5. V^+
6. Buffer output
7. Buffer input
8. Output 1
9. Feedback adjust
10. Input 1

LINEAR INTEGRATED CIRCUITS ■ 501

ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	NE501			SE501			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Voltage Gain	f = 50 kHz; Notes 1, 2, 6	22.5	24	26.5	23	24	26	dB
Bandwidth (-3dB)	Notes 1, 2, 6	11			14			MHz
Unity Gain Frequency	$A_{V_O} = 0\text{dB}$; Notes 2, 6	100	150		100	150		MHz
Voltage Gain Stability	f = 50 kHz; T = 0°C; Notes 2, 6	-1.0						dB
	f = 50 kHz; T = +70°C; Notes 2, 6			+0.6				dB
	f = 50 kHz; T = -55°C; Notes 2, 6				-1.0			dB
	f = 50 kHz; T = +125°C; Notes 2, 6						+0.6	dB
Output Voltage	Notes 1, 2, 6, 9	0.71	1.0		0.71	1.0		V_{RMS}
Input Impedance	Notes 1, 6; f = 50 kHz; $V_J = V_K$	470		1200	540		1100	Ω
Output Impedance	Notes 1, 2; f = 50 kHz; $V_D = \text{AC ground}$		12	18		12	18	Ω
Output Impedance	Notes 1, 5; f = 50 kHz; $V_D = \text{AC ground}$		25	65		25	50	Ω
Power Dissipation				24			21	mW
Power Dissipation	$V_K = V_J$			60			53	mW
Pulse Response								
	Delay Time	Notes 2, 6, 7		15			15	ns
Rise Time	Notes 2, 6, 7		12	20		12	16	ns
Noise Figure	f = 100 kHz; BW = 100 Hz; $Z_s = 600\Omega$		5.0	8.0				dB
	$f_c = 100\text{ kHz}$; BW = 100 Hz; $Z_s = 500\Omega$, $V_J = V_K$					5.0	7.0	dB

(Notes: 3, 4, 5, 8) Standard Conditions: $V_E = +6.0\text{V}$, $V_A = 0\text{V}$, $V_G = V_B$, T = +25°C (except as noted)

NOTES:

- Variations in this parameter depend on optional alternate connections as indicated in accompanying curves.
- Measured at Pin F, with Pins J and K connected.
- Pins not specifically referenced are left electrically open. All voltages are referenced to Pin A. Letter subscripts denote pins on circuit schematic.
- Positive current flow is defined as into the terminal referenced.
- Measured at Pin J.
- Load Resistance = 600Ω , capacitively coupled.
- Delay time is defined as the time interval between the 50% points of e_D and e_F . Rise time = 20% to 80% points of e_F . Input Pulse Characteristics: Amplitude = 25mV; PW = 100ns.
- See Signetics SURE Program Bulletin No. 6001 for definition of Acceptance test Sub-Groups. Sub-Group A-7 is used for the electrical end points for Linear Products.
- Total harmonic distortion less than 8% at $e_o = 0.71 V_{RMS}$.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 510 is a dual high-frequency differential amplifier with associated constant current sources and biasing elements contained within a silicon monolithic epitaxial substrate. The large number of accessible internal points provide extreme flexibility of application. The 510 is intended for RF-IF amplifier service to beyond 100 MHz. Circuit layout provides for connection as either a high-gain, common-emitter, common-base, cascode amplifier or a common-collector, common-base, differential amplifier that is useful in critical limiter applications. Automatic gain control may be applied to either circuit.

The SE510Q and SE510A meet or exceed the mechanical and environmental requirements of MIL-S-19500 over the temperature range of -55°C to $+125^{\circ}\text{C}$.

The NE510A and NE510J are intended for industrial applications over the temperature range of 0°C to $+75^{\circ}\text{C}$.

FEATURES


- LOW INPUT OFFSET VOLTAGE = $\pm 2\text{mV}$
- LOW INPUT OFFSET CURRENT = $\pm 3\mu\text{A}$
- SINGLE POWER SUPPLY
- AGC CAPABILITY
- HIGH FORWARD TRANSADMITTANCE
- LOW FEEDBACK CAPACITANCE

ABSOLUTE MAXIMUM RATINGS

Applied Voltage (V^+)	20V
Output Collector Voltage	25V
Current (Pin K)	-25mA
Current (All Other Pins)	$\pm 15\text{mA}$
Storage Temperature	-65°C to $+150^{\circ}\text{C}$
Operating Temperature	
SE510J, SE510A	-55°C to $+125^{\circ}\text{C}$
NE510A, NE510J	0°C to $+75^{\circ}\text{C}$
Junction Temperature	150 $^{\circ}\text{C}$


Maximum ratings are limiting values above which serviceability may be impaired.

BASIC CIRCUIT SCHEMATIC



PIN CONFIGURATIONS


A PACKAGE (Top View)



1. Output B
2. Output A
3. Input A
4. Input B
5. Reference
6. Source 1
7. Ground
8. Source 2
9. Bias
10. Input D
11. Input C
12. Output C
13. Output D
14. V^+

ORDER PART NOS. SE510A/NE510A

Q PACKAGE



1. Input C
2. Output C
3. Output D
4. V^+
5. Output B
6. Output A
7. Input A
8. Input B
9. Reference
10. Source 1
11. Ground
12. Source 2
13. Bias
14. Input D

ORDER PART NOS. SE510Q/NE510Q

ELECTRICAL CHARACTERISTICS

PARAMETERS	TEMPERATURE	TEST CONDITIONS	LIMITS						UNITS
			NE510			SE510			
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	+25°C 0°C to +70°C -55°C to +125°C	V _{in} = 0		0.5 1.0	3 4		0.5 1.5	2 3.5	mV
Input Offset Current	+25°C 0°C to +70°C -55°C to +125°C			2.0 2.5	6 9		2.0 2.5	3.5 7.5	μA
Input Bias Current	+25°C 0°C to +70°C -55°C to +125°C			8.0 10.0	25 40		8.0 16.0	20 40	μA
Differential Collector Current per Differential Pair	+25°C 0°C to +70°C -55°C to +125°C			45 50	75 100		45 50	62.5 100	μA
Differential Current in the Current Sources	+25°C 0°C to +70°C -55°C to +125°C			30 35	75 100		30 35	62.5 100	μA
Total Current	+25°C			11.0	15.0		11.0	15.0	mA
Common Mode Rejection Ratio	+25°C			60	80		60	80	dB

ELECTRICAL CHARACTERISTICS (V⁺ = +12V, T = 25°C applicable from DC to 10 MHz, unless otherwise noted)

PARAMETER	EMITTER COUPLED CONFIGURATION	CASCODE CONFIGURATION V _{AGC} = 0V	UNITS
Input Conductance [R _e (Y ₁₁)]	0.7	3.0	mmho
Output Conductance [R _e (Y ₂₂)]	0.01	0.01	mmho
Input Capacitance	4.5	10	pF
Output Capacitance	2.5	2.5	pF
Reverse Transfer Capacitance	0.05	0.05	pF
Forward Transconductance	25	90	mmho

LINEAR INTEGRATED CIRCUITS

PIN CONFIGURATIONS

DESCRIPTION

The 511 is a monolithic dual high frequency differential amplifier with associated constant current source transistors and biasing diode. It is useful from DC to 100 MHz. The circuit arrangement provides for connection as two completely independent emitter coupled (differential) or cascode amplifiers. The bias diode allows stabilization of the current source currents over a large temperature range.


FEATURES

- LOW INPUT OFFSET VOLTAGE = $\pm 2\text{mV}$
- LOW INPUT OFFSET CURRENT = $\pm 3\mu\text{A}$
- AGC CAPABILITY
- HIGH FORWARD TRANSADMITTANCE
- LOW FEEDBACK CAPACITANCE
- SINGLE POWER SUPPLY

ABSOLUTE MAXIMUM RATINGS

Applied Voltage (V+)	20V
Output Collector Voltage	25V
Current (All Pins)	$\pm 15\text{mA}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Operating Temperature	
SE511Q, SE511B	-55°C to $+125^\circ\text{C}$
NE511B, NE511Q	0°C to $+75^\circ\text{C}$
Junction Temperature	150°C


Maximum ratings are limiting values above which serviceability may be impaired.




ELECTRICAL CHARACTERISTICS (Standard Test Circuit)

ACCEPTANCE TEST SUBGROUP	PARAMETERS	SYMBOL	LIMITS						UNITS	TEMPERATURE	TEST CONDITIONS
			MIN		TYP		MAX				
			SE511	NE511	SE511	NE511	SE511	NE511			
A-3	Input Offset Voltage	ΔV_{in}			0.5	0.5	2	3	mV	$+25^\circ\text{C}$	$V_{in} = 0;$ $I_p = 2\text{mA}$
A-4		ΔV_{in}				1.0		4.0		0°C to $+75^\circ\text{C}$	
A-5		ΔV_{in}			1.5		3.5			-55°C to $+125^\circ\text{C}$	
A-3	Input Offset Current	ΔI_{in}			2.0	2.0	3.5	6	μA	$+25^\circ\text{C}$	
A-4		ΔI_{in}				2.5		9		0°C to $+75^\circ\text{C}$	
A-5		ΔI_{in}			2.5		7.5			-55°C to $+125^\circ\text{C}$	
A-3	Input Bias Current	I_{in}			8.0	8.0	20	25	μA	$+25^\circ\text{C}$	
A-4		I_{in}				10.0		40		0°C to $+75^\circ\text{C}$	
A-5		I_{in}			16.0		40			-55°C to $+125^\circ\text{C}$	
A-3	Differential Collector Current per differential pair	ΔI_c			45	45	62.5	75	μA	$+25^\circ\text{C}$	
A-4		ΔI_c				50		100		0°C to $+75^\circ\text{C}$	
A-5		ΔI_c			50		100			-55°C to $+125^\circ\text{C}$	
A-3	Differential Current in the Current Sources	ΔI_p			30	30	62.5	75	μA	$+25^\circ\text{C}$	
A-4		ΔI_p				35		100		0°C to $+75^\circ\text{C}$	
A-5		ΔI_p			35		100			-55°C to $+125^\circ\text{C}$	
A-2	Total Current	I_{cc}			11.0	11.0	15.0	15.0	mA	$+25^\circ\text{C}$	
A-3	Common Mode Rejection Ratio	CMRR	60	60	80	80			dB	$+25^\circ\text{C}$	
A-3	Output Conductance	G_{22}			0.01	0.01			mmho	$+25^\circ\text{C}$	
C-2	Output Capacitance	C_{ob}			2.5	2.5			pF	$+25^\circ\text{C}$	
C-2	Input Capacitance	C_{ib}			10	10			pF	$+25^\circ\text{C}$	

UNBALANCED INPUT CIRCUIT



BASIC CIRCUIT SCHEMATIC



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 515 is a general purpose high-gain amplifier with differential input and output. It is fabricated within a monolithic silicon substrate by planar and epitaxial techniques. A pair of compensation points is provided to allow frequency compensation for stable closed loop operation.

This device is not internally referenced to ground and with proper input bias may be operated from a single power supply.

FEATURES


- DIFFERENTIAL VOLTAGE GAIN (Open Loop) = 4,500
- INPUT OFFSET VOLTAGE = 0.5mV
- INPUT OFFSET VOLTAGE STABILITY = $5.0\mu\text{V}/^\circ\text{C}$
- INPUT COMMON MODE RANGE = +1.5V, -1.0V
- COMMON MODE REJECTION RATIO = 100dB
- BANDWIDTH (Open Loop) = 1.0 MHz

ABSOLUTE MAXIMUM RATINGS

Applied Voltage (V^+ to V^-)	12V
Differential Input Voltage (V_5 to V_7)	$\pm 5.0\text{V}$
Input Current (I_5, I_7)	$\pm 2.0\text{mA}$
Output Current (I_2, I_{10})	$\pm 30\text{mA}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Operating Temperature	0°C to $+75^\circ\text{C}$
Junction Temperature	150°C


Maximum ratings are limiting values above which serviceability may be impaired.

INTERNAL CIRCUIT



PIN CONFIGURATIONS


A PACKAGE (Top View)



1. Input B
2. NC
3. NC
4. Compensation
5. NC
6. Output B
7. V^-
8. Output A
9. NC
10. NC
11. Compensation
12. NC
13. Input A
14. V^+

ORDER PART NO. NE515A

Q PACKAGE



1. V^-
2. Output A
3. NC
4. Compensation
5. Input A
6. V^+
7. Input B
8. Compensation
9. NC
10. Output B

ORDER PART NOS. SE515Q/NE515Q

K PACKAGE



1. V^-
2. Output A
3. NC
4. Compensation
5. Input A
6. V^+
7. Input B
8. Compensation
9. NC
10. Output B

ORDER PART NOS. SE515K/NE515K

LINEAR INTEGRATED CIRCUITS ■ 515

SE515 ELECTRICAL CHARACTERISTICS (Standard Conditions: $V_7 = 0V$, $V_1 = -3.0V$; Notes: 4, 5, 6, 7, 8, 9)

CHARACTERISTIC	$V_6 = +4.0V$	$V_6 = +6.0V$			UNITS	TEMP	TEST CONDITIONS	
	TYP	MIN	TYP	MAX				
Open Loop Voltage Gain (dc)	2,500	3,500	4,500		V/V	+25°C	Note 2	
	1,800		3,000		V/V	+125°C		
Open Loop Voltage Gain (ac)	2,000	2,500	3,500		V/V	+25°C	f = 800 kHz	
Input Offset Voltage	0.5		0.5	3.0	mV	-65°C	Note 1	
	0.5		0.5	2.0	mV	+25°C		
	0.5		0.5	3.0	mV	+125°C		
Input Bias Current	18		25	40	μA	-65°C	Note 1	
	12		16	24	μA			
Differential Input Resistance	2.0	1.0	1.5		k Ω	-65°C	Note 10	
	4.0	2.0	3.2		k Ω	+25°C		
Input Common Mode Range	± 1.0		+1.5		V	+25°C		
			-1.0					
Balanced Output dc Level	-0.1		+1.2		V	-65°C	Note 1	
	+0.3		+1.6		+1.8	V		+25°C
	+0.6		+1.9		V	+125°C		
Output Voltage Swing	4.7	5.7	6.3		V	-65°C	Note 3	
	4.7	5.7	6.3		V	+25°C		
	4.7	5.7	6.3		V	+125°C		
					V			
High Output Level	+2.3	+4.0	+4.3		V	-65°C	$V_5 = 10mV$	
	+2.6	+4.3	+4.6		V	+25°C		
	+3.0	+4.7	+5.0		V	+125°C		
Low Output Level	-2.4	-1.7	-2.0		V	-65°C	$V_5 = 10mV$	
	-2.1	-1.4	-1.7		V	+25°C		
	-1.7	-1.0	-1.3		V	+125°C		
					V			
Output Resistance	100		100		Ω	+25°C	Note 1	
Common Mode Rejection Ratio	100		100		dB			
Power Supply Current	3.5		5.5	7.0	mA		Note 1	
				7.0	mA			
				7.0	mA			

NOTES:

- Adjust V_5 to obtain $V_2 = V_{10}$.
- Output voltage swing = 1.3V peak to peak.
- Output voltage swing is guaranteed by output voltage limit tests.
- Voltage and current subscripts refer to pin numbers.
- All measurements are referenced to power supply common. Positive current flow is defined as into the terminal indicated.
- All specifications herein apply for interchange of voltages and currents at Pins 5 and 7.
- Acceptance Test Sub-Group references apply to minimum and maximum limits only.
- The SE515K has Pins 1, 3 and 9 connected to the case. The SE515Q has Pins 3 and 9 open.
- See Signetics SURE Program Bulletin No. 5001 for definition of Acceptance Test Sub-Groups. Sub-Group A-7 is used for electrical end points for Linear Products.
- Differential Input Resistance is computed from input bias current.

NE515 ELECTRICAL CHARACTERISTICS (Standard Conditions: $V_B = 0V$, $V_A = 3.0V$; Notes: 4, 5, 6, 7, 8, 9)

CHARACTERISTIC	$V_F = +4.0V$	$V_F = +6.0V$			UNITS	TEMP	TEST CONDITIONS
	TYP	MIN	TYP	MAX			
Open Loop Voltage Gain (dc)	1,800	2,500	3,200		V/V	+25°C	Note 2
	1,350		2,200		V/V	+75°C	
Open Loop Voltage Gain (ac)	1,500	1,700	2,500		V/V	+25°C	f = 800 kHz
Input Offset Voltage	0.5		0.5	4.0	mV	0°C	Note 1
	0.5		0.5	3.0	mV	+25°C	
	0.5		0.5	4.0	mV	+75°C	
Input Bias Current	18		25	40	μA	0°C	Note 1
	15		20	31	μA	+25°C	
Differential Input Resistance	3.2	1.4	2.3		kΩ	0°C	Note 10
	3.5	1.7	2.6		kΩ	+25°C	
Input Common Mode Range	±1.0		+1.5	-1.0	V	+25°C	
Balanced Output dc Level	-0.1		+1.2		V	0°C	Note 1
	+0.3		+1.6	+1.8	V	+25°C	
	+0.6		+1.9		V	+75°C	
Output Voltage Swing	4.5	5.3	6.1		V	0°C	Note 3
	4.5	5.3	6.1		V	+25°C	
	4.5	5.3	6.1		V	+75°C	
High Output Level	+2.3	+3.0	+4.3		V	0°C	$V_C = 10mV$
	+2.5	+4.1	+4.5		V	+25°C	
	+2.8	+4.3	+4.8		V	+75°C	
Low Output Level	-2.2	-1.4	-1.8		V	0°C	$V_C = 10mV$
	-2.0	-1.2	-1.6		V	+25°C	
	-1.7	-1.0	-1.3		V	+75°C	
Output Resistance	100		100		Ω	+25°C	Note 1
Common Mode Rejection Ratio	100		100		dB	+25°C	
Power Supply Current				7.0	mA	0°C	Note 1
	3.5		5.5	7.0	mA	+25°C	
				7.0	mA	+75°C	

Letter subscripts refer to pins on circuit schematic.

NOTES:

- Adjust V_C to obtain $V_G = V_H$.
- Output voltage swing = 1.3V peak to peak.
- Output voltage swing is guaranteed by output voltage limit tests.
- Voltage and current subscripts refer to pin numbers.
- All measurements are referenced by power supply common. Positive current flow is defined as into the terminal indicated. All specifications herein apply for interchange of voltages and currents at Pins B and C.
- Acceptance Test Sub-Group references apply to minimum and maximum limits only.
- The NE515K has Pins 1, 3 and 9 connected to the case. The NE515G has Pins 3 and 9 open.
- See Signetics SURE Program Bulletin No. 5001 for definition of Acceptance Test Sub-Groups. Sub-Group A-7 is used for electrical and points for Linear Products.
- Differential Input Resistance is computed from Input bias current.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 516 is a high gain operational amplifier with differential input and output. Features include large gain-bandwidth product, stable open-loop operation, high output voltage swing under load, high input resistance, wide common mode voltage range and high common mode rejection.


FEATURES

- OPEN LOOP VOLTAGE GAIN = NE516 15,000
SE516 18,000
- OPEN LOOP GAIN STABILITY = $\pm 20\%$
- OUTPUT VOLTAGE SWING = NE516 +10 Volts
SE516 +11 Volts
- DIFFERENTIAL INPUT RESISTANCE = NE516 100K Ω
SE516 400K Ω
- INPUT COMMON MODE VOLTAGE RANGE = 23 Volts
- COMMON MODE REJECTION RATIO = 100 db
- INPUT OFFSET CURRENT = NE516 100nA
SE516 300nA
- OPEN LOOP BANDWIDTH = 300 kHz

ABSOLUTE MAXIMUM RATINGS


Voltage Applied (Between Pins 1 and 6)	
NE516	34V
SE516	36V
Voltage Applied (Differential)	
	10V
Current Rating (Pins 1, 2, 6 and 10)	
	25mA
Current Rating (Other Pins)	
	10mA
Output Short Circuit Duration (25°C)	
	10sec
Storage Temperature	
	-65°C to +150°C
Operating Temperature	
NE516	0°C to +75°C
SE516	-55°C to +125°C
Junction Temperature	
NE516	150°C
SE516	175°C

INTERNAL CIRCUIT



PIN CONFIGURATION

A PACKAGE (Top View)



- | | |
|-------------------|--------------------|
| 1. Input B | 8. Output A |
| 2. Com. 1A | 9. NC |
| 3. NC | 10. Com. 2A |
| 4. Com. 2B | 11. Com. 1B |
| 5. NC | 12. NC |
| 6. Output B | 13. Input A |
| 7. V ⁻ | 14. V ⁺ |

ORDER PART NOS.
SE516A/NE516A


K PACKAGE



- | | |
|-------------------|-------------------|
| 1. V ⁻ | 8. V ⁺ |
| 2. Output A | 7. Input B |
| 3. Com. 2A | 6. Com. 1A |
| 4. Com. 1B | 9. Com. 2B |
| 5. Input A | 10. Output B |

ORDER PART NOS.
SE516K/NE516K

Q PACKAGE



- | | |
|-------------------|-------------------|
| 1. V ⁻ | 6. V ⁺ |
| 2. Output A | 7. Input B |
| 3. Com. 2A | 8. Com. 1A |
| 4. Com. 1B | 9. Com. 2B |
| 5. Input A | 10. Output B |

ORDER PART NOS.
SE516Q/NE516Q

Maximum ratings are limiting values above which serviceability may be impaired.

ELECTRICAL CHARACTERISTICS (Notes: 1, 2, 3, 8) (Standard Conditions: $V_E = +15V$, $V_K = -15V$, $V_A = 0V$)

PARAMETERS	TEST CONDITIONS	NE516				SE516				UNITS
		MIN	TYP	MAX	TEMP.	MIN	TYP	MAX	TEMP.	
Open Loop Voltage Gain (DC)	$R_L \geq 2k\Omega$, Notes 5, 7		16,000		0°C		22,000		-55°C	V/V
			15,000		+25°C	13,000	18,000		+25°C	V/V
		10,000	13,000		+75°C	10,000	15,000		+125°C	V/V
Open Loop Voltage Gain (AC)	$R_L \geq 2k\Omega$, $f = 250$ kHz, Note 7		12,000		+25°C	10,000	15,000		+25°C	V/V
		8,000								
Input Offset Voltage	Note 8		5.0	15	0°C		3.0	10	-55°C	mV
			5.0	15	+25°C		3.0	10	+25°C	mV
			5.0	15	+75°C		3.0	10	+125°C	mV
Input Bias Current	Note 6		1.5	4.5	0°C		0.6	2.0	-55°C	μA
			1.0	3.0	+25°C		0.3	1.0	+25°C	μA
			0.6		+75°C		0.15		+125°C	μA
Input Offset Current	Note 6						0.06		-55°C	μA
			0.1	0.6	+25°C		0.03	0.2	+25°C	μA
							0.02		+125°C	μA
Differential Input Resistance	Notes 4, 5					40	150		-55°C	k Ω
		40	100		+25°C	100	400		+25°C	k Ω
							1,000		+125°C	k Ω
Input Common Mode Range		+8.0	+10		+25°C	+8.0	+10		+25°C	V
		-12	-13			-12	-13			
Power Supply Sensitivity (Referred to input)			50		+25°C	50			+25°C	$\mu V/V$
			50		+25°C	50			+25°C	$\mu V/V$
Balanced Output dc Level	$R_L \geq 2k\Omega$, Note 6					-2.0	+0.5	+2.5	-55°C	V
		-2.5	0	+2.5	+25°C	-1.5	0	+1.5	+25°C	V
						-2.5	-0.5	+2.0	+125°C	V
Output Voltage Swing	$R_L \geq 2k\Omega$		± 8.0		0°C	± 10	± 11		-55°C	V
			± 8.0	± 10	+25°C	± 10	± 11		+25°C	V
			± 8.0	± 10	+75°C	± 10	± 11		+125°C	V
Output Resistance	Note 6		500		+25°C	500		+25°C	Ω	
Common Mode Rejection Ratio			100		+25°C	100		+25°C	dB	
Power Supply Current	Note 6		5.0		0°C		5.0		-55°C	mA
			5.0	6.0	+25°C		5.0	6.0	+25°C	mA
			5.0	6.0	+75°C		5.0	6.0	+125°C	mA

Letter subscripts refer to pins on circuit schematic.

NOTES:

1. Voltage and current subscripts refer to pin numbers.
2. All measurements are referenced to an external ground. Positive current flow is defined as into the terminal indicated.
3. All specifications herein apply for interchange of voltages and currents at Pins 5 and 7.
4. Differential Input Resistance is a value computed from input bias current limits.
5. Output voltage swing = 5V peak to peak.
6. Adjust V_B to obtain $V_2 = V_{10}$.
7. Differential input, single ended output.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 526 is a high speed analog comparator intended for use in systems where low propagation delay and fast recovery from common mode or differential input overdrive is required. The device is specifically designed to provide a wide input common mode range while operating from power supplies commonly found in digital logic systems.

The 526 consists of a medium gain, high frequency differential amplifier and a high speed TTL gate fabricated within a single substrate by planar and epitaxial techniques. The output gate of the 526 has voltage and current capabilities compatible with DCL, DTL and TTL. The 526 output gate has a full fan-out of 10 to standard TTL loads.

The amplifier and gate may be used independently or cascaded for applications as a voltage comparator, digital line receiver or sense amplifier. The second gate input is used to provide strobe capability when operating the amplifier and gate in cascade.

FEATURES

- PROPAGATION DELAY 30ns
- INPUT COMMON MODE RANGE +4.5V
-3.5V
- DIFFERENTIAL OVERDRIVE RECOVERY 20ns
- OUTPUT COMPATIBLE WITH STANDARD LOGIC FORMS
- OPERATES FROM STANDARD $\pm 5V$ SUPPLIES

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	+7.0V
Gate Input Voltage	+6.0V
Differential Input Voltage	+5.0V
Common Mode Input Voltage	+5.0V
Gate Output Current	+100 mA
Storage Temperature	-65°C to +150°C
Operating Temperature	SE526 -55°C to +125°C
	NE526 0°C to +75°C

Absolute Maximum Ratings are limiting values above which serviceability may be impaired.

B-14

PIN CONFIGURATION


A PACKAGE



1. V_2^+
2. V_1^+
3. NC
4. V_{IN}
5. V_{IN}
6. NC
7. V^-
8. V_O
9. NC
10. Ground
11. V_{IN}
12. V_{IN}
13. e_O
14. NC

ORDER PART NOS.
SE526A/NE526A


Q PACKAGE



1. V_1^-
2. V_O
3. Ground
4. V_{IN}
5. V_{IN}
6. e_{O+}
7. V_2^+
8. V_1^+
9. e_{in}
10. e_{in}

ORDER PART NOS.
SE526Q/NE526Q

K PACKAGE



1. V_1^-
2. V_O
3. Ground
4. V_{IN}
5. V_{IN}
6. e_{O+}
7. V_2^+
8. V_1^+
9. e_{in}
10. e_{in}

ORDER PART NOS.
SE526K/NE526K

ELECTRICAL CHARACTERISTICS (Standard Conditions: $V_1^+ = V_2^+ = 5.0V$, $V^- = -5.0V$; Notes 1,2,3,4,13,14)

CHARACTERISTIC	SYMBOL	LIMITS				TEMPERATURE		NOTES	
		MIN.	TYP.	MAX.	UNIT	SE526	NE526		
Input Offset Voltage	V_{io}		2.0	5.0	mV	-55°C	0°C	5	
	V_{io}		2.0	5.0	mV	+25°C	+25°C	5	
	V_{io}		2.0	5.0	mV	+125°C	+75°C	5	
Input Bias Current	I_{in}		30.0	35.0	μA	-55°C	0°C	6	
	I_{in}		25.0	35.0	μA	+25°C	+25°C	6	
	I_{in}		22.0	35.0	μA	+125°C	+75°C	6	
Input Offset Current	I_{io}		0.6	5.0	μA	-55°C	0°C		
	I_{io}		0.5	5.0	μA	+25°C	+25°C		
	I_{io}		0.4	5.0	μA	+125°C	+75°C		
Input Common Mode Range	V_{cm}	+4.2	+4.7		V	-55°C	0°C		
	V_{cm}	+4.2	+4.5		V	+25°C	+25°C		
	V_{cm}	+4.2	+4.4		V	+125°C	+75°C		
	V_{cm}	-3.2	-3.5		V	-55°C	0°C		
	V_{cm}	-3.2	-3.5		V	+25°C	+25°C		
	V_{cm}	-3.2	-3.5		V	+125°C	+75°C		
Amplifier Output Voltage	V_{ohi}	3.5			V	-55°C	0°C		
	V_{ohi}	3.5			V	+25°C	+25°C		
	V_{ohi}	3.5			V	+125°C	+75°C		
	V_{olo}			0.6	V	-55°C	0°C		
	V_{olo}			0.5	V	+25°C	+25°C		
	V_{olo}			0.4	V	+125°C	+75°C		
Amplifier Power Consumption	P_d		90	120	m/W	-55°C	0°C		
	P_d		100	120	m/W	+25°C	+25°C		
	P_d		110	120	m/W	+125°C	+75°C		
Gate Output Voltage	V_{1o}	2.8	3.5		V	-55°C	0°C	7, 8	
	V_{1o}	2.8	3.2		V	+25°C	+25°C	7, 8	
	V_{1o}	2.8	3.0		V	+125°C	+75°C	7, 8	
	V_{0o}		0.3	0.4	V	-55°C	0°C	7, 8	
	V_{0o}		0.2	0.4	V	+25°C	+25°C	7, 8	
	V_{0o}		0.3	0.4	V	+125°C	+75°C	7, 8	
Gate Output Sink Current	I_{0o}	16.0			mA	+25°C	+25°C	8	
Gate Output Source Current	I_{1o}	1.0			mA	+25°C	+25°C	7	
Gate Input Threshold Voltage	V_{1i}	2.0			V	-55°C	0°C	9	
	V_{1i}	2.0			V	+25°C	+25°C	9	
	V_{1i}	2.0			V	+125°C	+75°C	9	
	V_{0i}			1.0	V	-55°C	0°C	10	
	V_{0i}			0.9	V	+25°C	+25°C	10	
	V_{0i}			0.8	V	+125°C	+75°C	10	
Gate Input Current (Input "0")	I_{0i}	-0.1	-1.2	-1.6	mA	-55°C	0°C		
	I_{0i}	-0.1	-1.4	-1.6	mA	+25°C	+25°C		
	I_{0i}	-0.1	-1.2	-1.6	mA	+125°C	+75°C		
	(Input "1")	I_{1i}		5	25	μA	-55°C	0°C	
		I_{1i}		10	25	μA	+25°C	+25°C	
		I_{1i}		15	25	μA	+125°C	+75°C	
Gate Current Consumption (Output "1")	I_{CC1}			2.00	mA	-55°C	0°C		
	I_{CC1}			2.00	mA	+25°C	+25°C		
	I_{CC1}			2.00	mA	+125°C	+75°C		
	(Output "0")	I_{CC0}			5.00	mA	-55°C	0°C	
		I_{CC0}			5.00	mA	+25°C	+25°C	
		I_{CC0}			5.00	mA	+125°C	+75°C	
Gate Input Latch Voltage Rating	BV_i			6.0	V	+25°C	+25°C		
Gate Output Short Circuit Current	I_{so}	-10.0		-70.0	mA	+25°C	+25°C		
Switching Times		T_{on}		15	ns	+25°C	+25°C	11	
		T_{off}		15	ns	+25°C	+25°C	11	
		T_{pd0}		30	42	ns	+25°C	+25°C	11
		T_{pd1}		40	48	ns	+25°C	+25°C	11
		t_{dm}		30	40	ns	+25°C	+25°C	11, 12

Recommended Operating Supply Voltages ($V_1^+ = V_2^+ = 5.0V$, $V^- = -5.0V$)

- NOTES:
- All measurements are referenced to the ground terminal.
 - Positive current is defined as into the pin referenced.
 - Pins not specifically referenced are left electrically open.
 - Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
 - Input Offset Voltage is tested at guaranteed Input Common Mode Range voltage limits and includes the worst-case variations of voltage gain and input impedance. These are the maximum values required to drive the output down to "0" or up to "1".
 - Input Bias Current is defined as the maximum current required to bias either input.
 - Output source current is supplied through a resistor to ground.
 - Output sink current is supplied through a resistor to V_2^+ .
 - These limits are guaranteed by Gate Output Voltage (V_{0o}) test.
 - These limits are guaranteed by Gate Output Voltage (V_{1o}) test.
 - Load capacitance includes test fixture and probe capacitance.
 - Differential Input Voltage = 500mV for this test
 - Accessories Test Subgroup A-7 provides and prints parameters for linear devices processed to Signetics SURE Program. See Signetics SURE Bulletin B001.
 - Manufacturer reserves the right to make design and process changes and improvements.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The SE/NE 527 is a high speed analog voltage comparator which, for the first time mates state-of-the-art Schottky diode technology with the conventional linear process. This allows simultaneous fabrication of high speed T²L gates with a precision linear amplifier on a single monolithic chip.

The SE/NE 527 is similar in design to the Signetics SE/NE 529 voltage comparator except that it incorporates a "Emitter Follower" input stage for extremely low input currents. This opens the door to a whole new range of applications for analog voltage comparators.


FEATURES

- 15 nsec PROPAGATION DELAY
- COMPLEMENTARY OUTPUT GATES
- TTL OR ECL COMPATIBLE OUTPUTS
- WIDE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGE


APPLICATIONS

- A/D CONVERSION
- ECL TO TTL INTERFACE
- TTL TO ECL INTERFACE
- MEMORY SENSING
- OPTICAL DATA COUPLING

FUNCTION DIAGRAM



INTERNAL CIRCUIT



PACKAGE CONFIGURATION

K PACKAGE (Top View)



1. Input A
2. Input B
3. V_1^-
4. Strobe B
5. Output B
6. Ground
7. Output A
8. Strobe A
9. V_2^+
10. V_1^+

ORDER PART NOS. SE527K/NE527K

ABSOLUTE MAXIMUM RATINGS

Positive Supply Voltage (V_1^+)	+15 volts
Negative Supply Voltage (V_1^-)	-15 volts
Gate Supply Voltage (V_2^+)	+7 volts
Output Voltage	+15 volts
Differential Input Voltage	±6 volts
Input Common Mode Voltage	±8 volts
Power Dissipation	600mW
Operating Temperature Range	
NE 527	0°C to +70°C
SE 527	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 60 seconds)	+300°C

FIGURE 1. TYPICAL CHARACTERISTICS ($V_1^+ = +10V$, $V_1^- = -10V$, $V_2^+ = +5.0V$, $V_{in} = 0V$)

PARAMET	TEST CONDITIONS	SE 527			NE 527			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT CHARACTERISTICS								
Input Offset Voltage @25°C				4			6	mV
over temperature range				6			10	mV
Input Bias Current @25°C	$V_1^+ = 10V$, $V_1^- = -10V$			2			2	μA
over temperature range	$V_{in} = 0V$			4			4	μA
Input Offset Current @25°C	$V_1^+ = 10V$, $V_1^- = -10V$			0.5			0.75	μA
over temperature range	$V_{in} = 0V$			1			1	μA
Voltage Gain	$T_A = 25^\circ C$		5			5		V/mV
Input Resistance	$T_A = 25^\circ C$, $f = 1$ kHz		500			500		K Ω
GATE CHARACTERISTICS								
Output Voltage								
"1" State	$V_2^+ = 4.75V$, $I_{source} = -1mA$	2.5	3.3		2.7	3.3		V
"0" State	$V_2^+ = 4.75V$, $I_{sink} = 10mA$			0.5			0.5	V
Strobe Inputs								
"0" Input Current	$V_2^+ = 5.25V$, $V_{strobe} = 0.5V$			-2			-2	mA
"1" Input Current @25°C	$V_2^+ = 5.25V$, $V_{strobe} = 2.7V$			50			100	μA
over temperature range				200			200	μA
"0" Input Voltage	$V_2^+ = 4.75V$			0.8			0.8	V
"1" Input Voltage	$V_2^+ = 4.75V$	2.0			2.0			V
Short Circuit								
Output Current	$V_2^+ = 5.25V$, $V_{out} = 0V$	-40		-100	-40		-100	mA
POWER SUPPLY REQUIREMENTS								
Supply Voltage								
V_1^+		5		10	5		10	V
V_1^-		-6		-10	-6		-10	V
V_2^+		4.5	5	5.5	4.75	5	5.25	V
Supply Current	$V_1^+ = 10V$, $V_1^- = -10V$							
	$V_2^+ = 5.25V$							
I_1^+	$T_A = 125^\circ C$			3.25				mA
	$T_A = 25^\circ C$			3.75				mA
	$T_A = -55^\circ C$			4.0				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						5	mA
I_1^-	$T_A = 125^\circ C$			7.0				mA
	$T_A = 25^\circ C$			7.5				mA
	$T_A = -55^\circ C$			8.5				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						10	mA
I_2^+	$T_A = 125^\circ C$			15				mA
	$T_A = 25^\circ C$			16				mA
	$T_A = -55^\circ C$			18				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						20	mA
TRANSIENT RESPONSE								
	$V_{in} = 50$ mV overdrive							
Propagation Delay Time								
$t_{pd}(0)$	$T_A = +25^\circ C$		14	24		14	24	ns
$t_{pd}(1)$	$T_A = +25^\circ C$		16	26		16	26	ns
Delay between Output A and B	$T_A = +25^\circ C$		2	5		2	5	ns
Strobe Delay Time								
Turn On	$T_A = +25^\circ C$		6			6		ns
Turn Off	$T_A = +25^\circ C$		6			6		ns

Parameters are guaranteed over the temperature range unless otherwise noted.

LINEAR INTEGRATED CIRCUITS ■ 527

APPLICATIONS


One of the main features of the device is that supply voltages (V_{1+} , V_{1-}) need not be balanced, as indicated in the following diagrams. For proper operation, however, negative supply (V_{1-}) should always be at least six volts more negative than the ground terminal (pin 6). Input Common Mode range should be limited to values

of two volts less than the supply voltages (V_{1+} and V_{1-}) up to a maximum of ± 6 volts as supply voltages are increased.


It is also important to note that Output A is in phase with Input A and Output B is in phase with Input B.

TYPICAL APPLICATIONS


PHOTODIODE DETECTOR




ECL TO TTL INTERFACE



MOS MEMORY SENSE AMP.



TTL TO ECL INTERFACE




LINEAR INTEGRATED CIRCUITS


The SE/NE 529 is a high speed analog voltage comparator which, for the first time mates state-of-the-art Schottky diode technology with the conventional linear process. This allows simultaneous fabrication of high speed T²L gates with a precision linear amplifier on a single monolithic chip.

- 10 nsec PROPAGATION DELAY
- COMPLEMENTARY OUTPUT GATES
- TTL OR ECL COMPATIBLE OUTPUTS
- WIDE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGE


- A/D CONVERSION
- ECL TO TTL INTERFACE
- TTL TO ECL INTERFACE
- MEMORY SENSING
- OPTICAL DATA COUPLING



INTERNAL CIRCUIT



SE/NE 529 (K PACKAGE)



Positive Supply Voltage (V ₁ ⁺)	+15 volts
Negative Supply Voltage (V ₁ ⁻)	-15 volts
Gate Supply Voltage (V ₂ ⁺)	+7 volts
Output Voltage	+15 volts
Differential Input Voltage	±5 volts
Input Common Mode Voltage	±6 volts
Power Dissipation	800mW
Operating Temperature Range	

NE 529	0°C to +70°C
SE 529	-55°C to +125°C

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 60 seconds)	+300°C

ELECTRICAL CHARACTERISTICS ($V_1^+ = +10V$, $V_2^+ = +5.0V$, $V_1^- = -10V$, $V_{in} = 0V$)

PARAMETER	TEST CONDITIONS	SE 529			NE 529			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT CHARACTERISTICS								
Input Offset Voltage @25°C				4			6	mV
over temperature range				6			10	mV
Input Bias Current @25°C	$V_1^+ = 10V, V_1^- = -10V$		5	12		5	20	μA
over temperature range	$V_{in} = 0V$			36			50	μA
Input Offset Current @25°C	$V_1^+ = 10V, V_1^- = -10V$		2	3		2	5	μA
over temperature range	$V_{in} = 0V$			9			15	μA
Voltage Gain	$T_A = 25^\circ C$		5			5		V/mV
Input Resistance	$T_A = 25^\circ C, f = 1 \text{ kHz}$		10			10		$k\Omega$
GATE CHARACTERISTICS								
Output Voltage								
"1" State @25°C	$V_2^+ = 4.75V, I_{source} = -1mA$	2.5	3.3		2.7	3.3		V
"0" State @25°C	$V_2^+ = 4.75V, I_{sink} = 10mA$			0.5			0.5	V
Strobe Inputs								
"0" Input Current	$V_2^+ = 5.25V, V_{strobe} = 0.5V$			-2			-2	mA
"1" Input Current @25°C	$V_2^+ = 5.25V, V_{strobe} = 2.7V$			50			100	μA
over temperature range				200			200	μA
"0" Input Voltage	$V_2^+ = 4.75V$			0.8			0.8	V
"1" Input Voltage	$V_2^+ = 4.75V$	2.0			2.0			V
Short Circuit								
Output Current	$V_2^+ = 5.25V, V_{out} = 0V$	-40		-100	-40		-100	mA
POWER SUPPLY REQUIREMENTS								
Supply Voltage								
V_1^+		5		10	5		10	V
V_1^-		-6		-10	-6		-10	V
V_2^+		4.5	5	5.5	4.75	5	5.25	V
Supply Current								
	$V_1^+ = 10V, V_1^- = -10V$							
	$V_2^+ = 5.25V$							
I_1^+	$T_A = 125^\circ C$			3.25				mA
	$T_A = 25^\circ C$			3.75				mA
	$T_A = -55^\circ C$			4.0				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						5	mA
I_1^-	$T_A = 125^\circ C$			7.0				mA
	$T_A = 25^\circ C$			7.5				mA
	$T_A = -55^\circ C$			8.5				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						10	mA
I_2^+	$T_A = 125^\circ C$			15				mA
	$T_A = 25^\circ C$			16				mA
	$T_A = -55^\circ C$			18				mA
	$0^\circ C \leq T_A \leq 70^\circ C$						20	mA
TRANSIENT RESPONSE								
$V_{in} = 50 \text{ mV overdrive}$								
Propagation Delay Time								
$t_{pd} (0)$	$T_A = +25^\circ C$		10	20		10	20	ns
$t_{pd} (1)$	$T_A = +25^\circ C$		12	22		12	22	ns
Delay between Output A and B								
	$T_A = +25^\circ C$		2	5		2	5	ns
Strobe Delay Time								
Turn On	$T_A = +25^\circ C$		6			6		ns
Turn Off	$T_A = +25^\circ C$		6			6		ns

Parameters are guaranteed over the temperature range unless otherwise noted.


APPLICATIONS

One of the main features of the device is that supply voltages (V_1^+ , V_1^-) need not be balanced, as indicated in the following diagrams. For proper operation, however, negative supply (V_1^-) should always be at least five volts more negative than the ground terminal (pin 6). Input Common Mode range should be limited to values of two







volts less than the supply voltages (V_1^+ and V_1^-) up to a maximum of ± 6 volts as supply voltages are increased.

It is also important to note that Output A is in phase with Input A and Output B is in phase with Input B.

TYPICAL APPLICATIONS



TYPICAL PERFORMANCE CURVES



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 531 is a fast slewing high performance operational amplifier which retains D.C. performance equal to the best general purpose types while providing far superior large signal A.C. performance. A unique input stage design allows the amplifier to have a large signal response nearly identical to its small signal response. The amplifier can be compensated for truly negligible overshoot with a single capacitor. In applications where fast settling and superior large signal bandwidths are required, the amplifier out performs conventional designs which have much better small signal response. Also, because the small signal response is not extended, no special precautions need be taken with circuit board layout to achieve stability. The high gain, simple compensation and excellent stability of this amplifier allow its use in a wide variety of instrumentation applications.

FEATURES

- 35V/ μ sec SLEW RATE AT UNITY GAIN
- PIN FOR PIN REPLACEMENT FOR μ A709, μ A748 OR LM101
- COMPENSATED WITH A SINGLE CAPACITOR
- SAME LOW DRIFT OFFSET NULL CIRCUITRY AS μ A741
- SMALL SIGNAL BANDWIDTH 1 MHz
- LARGE SIGNAL BANDWIDTH 500KHz
- TRUE OP AMP D.C. CHARACTERISTICS MAKE THE 531 THE IDEAL ANSWER TO ALL SLEW RATE LIMITED OPERATIONAL AMPLIFIER APPLICATIONS.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 22V$
Internal Power Dissipation (Note 1)	300mW
Differential Input Voltage	$\pm 15V$
Common Mode Input Voltage (Note 2)	$\pm 15V$
Voltage Between Offset Null and V^-	$\pm 0.5V$
Operating Temperature Range	

NE531	$0^\circ C$ to $+70^\circ C$
SE531	$-55^\circ C$ to $+125^\circ C$

Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Solder, 60 sec.)	$300^\circ C$
Output Short Circuit Duration (Note 3)	Indefinite


NOTES:

1. Rating applies for case temperatures to $125^\circ C$, derate linearly at $6.5mW/^\circ C$ for ambient temperatures above $+75^\circ C$
2. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
3. Short circuit may be to ground or either supply. Rating applies to $+125^\circ C$ case temperature or $+75^\circ C$ ambient temperature.

PIN CONNECTION DIAGRAM

T PACKAGE


(Top View)



1. Offset Null
2. Inverting Input
3. Noninverting Input
4. V^-
5. Offset Null
6. Output
7. V^+
8. Freq. Comp.

ORDER PART NOS.
SE531T/NE531T


V PACKAGE




1. Offset Null
2. Inverting Input
3. Noninverting Input
4. V^-
5. Offset Null
6. Output
7. V^+
8. Freq. Comp.

ORDER PART NO. NE531V

OFFSET NULL CIRCUIT



TRANSIENT RESPONSE TEST CIRCUIT



GENERAL ELECTRICAL CHARACTERISTICS ($V_S = \pm 15V$, $T_A = 25^\circ C$ Unless Otherwise Specified)

NE531

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 10K\Omega$		2.0	6	mV
Input Offset Current			50	200	nA
Input Bias Current			0.4	1.5	μA
Input Resistance			20		M Ω
Input Voltage Range		± 10			Volts
Common Mode Rejection Ratio	$R_S \leq 10K\Omega$	70	100		dB
Supply Voltage Rejection Ratio	$R_S \leq 10K\Omega$		10	150	$\mu V/V$
Large Signal Voltage Gain	$R_L \geq 2K\Omega$, $V_{OUT} = \pm 10V$	20,000	60,000		
Output Resistance			75		Ω
Supply Current			5.5	10	mA
Power Consumption			165	300	mW
Full Power Bandwidth			500		KHz
Settling Time, 1%	$A_V = +1$, $V_{IN} = \pm 10V$		1.5		μsec
Settling Time, .01%	$A_V = +1$, $V_{IN} = \pm 10V$		2.5		μsec
Large Signal Overshoot	$A_V = +1$, $V_{IN} = \pm 10V$		2		%
Small Signal Overshoot	$A_V = +1$, $V_{IN} = 400mV$		5		%
Small Signal Rise Time	$A_V = +1$, $V_{IN} = 400mV$		300		nsec
The Following Apply for $0^\circ C \leq T_A \leq +70^\circ C$:					
Input Offset Voltage	$R_S \leq 10K\Omega$			7.5	mV
Input Offset Current	$T_A = +70^\circ C$			200	nA
	$T_A = 0^\circ C$			300	nA
Input Bias Current	$T_A = +70^\circ C$			1.5	μA
	$T_A = 0^\circ C$			2.0	μA
Large Signal Voltage Gain	$R_L \geq 2K\Omega$, $V_{OUT} = \pm 10V$	15,000			
Output Voltage Swing	$R_L \geq 2K\Omega$	± 10	± 13		Volts
Slew Rate	$A_V = 100$		35		V/ μs
	$A_V = 10$		35		V/ μs
	$A_V = 1$ (non-inverting)	20	30		V/ μs
	$A_V = 1$ (inverting)	25	35		V/ μs
Supply Current	$T_A = +70^\circ C$		4.5	5.5	mA

SE531


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 10K\Omega$		2.0	5.0	mV
Input Offset Current			30	200	nA
Input Bias Current			300	500	nA
Input Resistance			20		M Ω
Input Voltage Range		± 10			Volts
Large Signal Voltage Gain	$R_L \geq 2K\Omega$, $V_{OUT} = \pm 10V$	50,000	100,000		
Output Resistance			75		Ω
Supply Current			5.5	7.0	mA
Power Consumption			165	210	mW
Full Power Bandwidth			500		KHz
Settling Time, 1%	$A_V = +1$, $V_{IN} = \pm 10V$		1.5		μsec
Settling Time, .01%	$A_V = +1$, $V_{IN} = \pm 10V$		2.5		μsec
Large Signal Overshoot	$A_V = +1$, $V_{IN} = \pm 10V$		2		%
Small Signal Rise Time	$A_V = +1$, $V_{IN} = 400mV$		300		nsec
Small Signal Overshoot	$A_V = +1$, $V_{IN} = 400mV$		5		%
Slew Rate	$A_V = 100$		35		V/ μs
	$A_V = 10$		35		V/ μs
	$A_V = 1$ (non-inverting)		30		V/ μs
	$A_V = 1$ (inverting)		35		V/ μs
The following apply for $-55^\circ C \leq T_A \leq +125^\circ C$:					
Input Offset Voltage	$R_S \leq 10K\Omega$			6	mV
Input Offset Current	$T_A = +125^\circ C$			200	nA
	$T_A = -55^\circ C$			500	nA
Input Bias Current	$T_A = +125^\circ C$			500	nA
	$T_A = -55^\circ C$			1.5	μA
Common Mode Rejection Ratio	$R_S \leq 10K\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10K\Omega$		10	150	$\mu V/V$
Large Signal Voltage Gain	$R_L = 2K\Omega$, $V_{OUT} = \pm 10V$	25,000			
Output Voltage Swing	$R_L = 2K\Omega$	± 10	± 13		V
Supply Current	$T_A = +125^\circ C$		4.5	5.5	mA

NOTES:


All AC parametric testing is performed using the conditions of the transient response test circuit, page 1.

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 15V$, $T_A = +25^\circ C$ unless otherwise noted)


INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT BIAS CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




POWER CONSUMPTION AS A FUNCTION OF SUPPLY VOLTAGE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE



INPUT VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


VOLTAGE FOLLOWER
LARGE SIGNAL RESPONSE




VOLTAGE FOLLOWER
TRANSIENT RESPONSE




UNITY GAIN
INVERTING AMPLIFIER
LARGE SIGNAL RESPONSE



CLOSED LOOP NON-INVERTING VOLTAGE
GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP PHASE RESPONSE AND VOLTAGE
GAIN AS A FUNCTION OF FREQUENCY




TYPICAL APPLICATIONS

3 POLE ACTIVE LOW PASS FILTER BUTTERWORTH MAXIMALLY FLAT RESPONSE*




RESPONSE OF 3-POLE ACTIVE
BUTTERWORTH
MAXIMALLY FLAT FILTER




*Reference - EDN Dec. 15, 1970
Simplify 3-Pole Active Filter Design
A. Paul Brokaw

GENERAL APPLICATIONS (Cont'd.)

HIGH SPEED INVERTER (10MHz Bandwidth)




**PULSE RESPONSE
HIGH SPEED INVERTER**




0.5V/DIV.
200nsec/DIV

FAST SETTLING VOLTAGE FOLLOWER




**LARGE SIGNAL RESPONSE
VOLTAGE FOLLOWER**




2V/DIV
0.6µs/DIV f = 600KHz

PRECISION RECTIFIERS

(a) HALF WAVE




(b) FULL WAVE




TYPICAL APPLICATIONS (Cont'd.)

AC MILLIVOLTMETER



SAMPLE AND HOLD



LINEAR INTEGRATED CIRCUITS

FUNCTION

The PA239 is a dual low noise preamplifier featuring two identically-matched 68dB gain amplifiers fed from an internal zener regulated power supply. Operation requires only a single power supply and a minimum number of external frequency shaping components.


Features

- MATCHED OPEN LOOP VOLTAGE GAIN
- LOW AUDIO NOISE
- SINGLE POWER SUPPLY
- WIDE POWER SUPPLY RANGE
- BUILT-IN POWER SUPPLY FILTER
- HIGH INPUT IMPEDANCE
- EMITTER FOLLOWER OUTPUT
- LOW DISTORTION
- SELF BIASING
- MINIMUM NUMBER OF EXTERNAL COMPONENTS
- OUTPUT CIRCUIT IS SHORT CIRCUIT PROTECTED
- HIGH CHANNEL SEPARATION
- VARIETY OF FEEDBACK OPTIONS
- NO CIRCUIT DAMAGE IF PLUGGED IN BACKWARDS
- 7.5V REGULATOR BIAS SOURCE


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	16V
Temperature	
Storage	-55°C to +150°C
Operating	-30°C to +85°C

SCHEMATIC DIAGRAM



PIN CONFIGURATION




APPLICATIONS

- STEREO TAPE PLAYERS/RECORDERS
- DICTATING EQUIPMENT
- MOVIE PROJECTORS
- PHONOGRAPHS
- TV REMOTE CONTROL RECEIVER
- MICROPHONE AMPLIFIERS
- STEREO RADIO RECEIVER SYSTEMS
- VIDEO PREAMPLIFICATION
- NARROW BAND AMPLIFICATION
- DRIVER-PREAMP FOR LOSSY NETWORKS
- SUPER GAIN CASCADED AMPLIFIERS

ELECTRICAL CHARACTERISTICS (25°C) (V_{CC} = 12V)

PARAMETERS	MIN	TYP	MAX	UNITS
Supply Current (V _{CC} = 12V)		18	22	mA
Voltage Gain	65	68	71	dB
Gain Balance		0.3	2	dB
Channel Separation (f = 1 kHz), Figure 1	45	90		dB
Input Resistance	100K	250K		Ω
Signal Output		1.5		V _{rms}
Output Resistance		100		Ω
Power Supply Rejection (f = 1 kHz), Figure 2	45	55		dB
Total Harmonic Distortion Without Feedback (0.5V rms into 3kΩ Load, 1 kHz)		0.5	0.9	%
Input dc Bias Current		0.8	3	μA
Gain to Feedback Terminal 3, 12		45		dB
Impedance at Feedback Terminal		2400		Ω
Amplifier Noise Figure (100Hz to 10 kHz, 5kΩ R _s)		1.8		dB
Equivalent Input Noise (100Hz to 10 kHz, 680Ω R _s)		0.7	1.2	μV

TEST CIRCUITS



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 536 is a special purpose high performance operational amplifier utilizing a FET input stage for extremely high input impedance and low input current.

The device features internal compensation, standard pinout, wide differential and common mode input voltage range, high slew rate and high output drive capability.

FEATURES

- 5pA INPUT BIAS CURRENT
- INPUT AND OUTPUT PROTECTION
- OFFSET NULL CAPABILITY
- INTERNALLY COMPENSATED
- 6V/ μ sec SLEW RATE
- STANDARD PINOUT
- 1 MHz UNITY GAIN BANDWIDTH

MINIMUM GUARANTEED RATINGS


Supply Voltage	$\pm 22V$
Differential Input Voltage Range	$\pm 30V$
Common Mode Input Voltage Range	$\pm V_s$
Power Dissipation (Note 1)	500mW
Operating Temperature Range	SU536T $-55^\circ C$ to $+85^\circ C$ NE536T $0^\circ C$ to $+70^\circ C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Solder, 60 sec)	$300^\circ C$
Output Short-Circuit Duration (Note 2)	Indefinite

NOTES:

1. Rating applies for case temperatures to $+25^\circ C$; derate linearly at $6.5mW/^\circ C$ for ambient temperatures above $75^\circ C$.
2. Short circuit may be to ground or either supply. Rating applies to $+125^\circ C$ case temperature or $+75^\circ C$ ambient temperature.

PIN CONFIGURATION


T PACKAGE (Top View)




1. Offset Null
2. Inverting Input
3. Non-inverting Input
4. V^-
5. Offset Null
6. Output
7. V^+
8. NC

ORDER PART NOS. SE536T/NE536T

VOLTAGE FOLLOWER CIRCUIT



OFFSET NULL CIRCUIT



LINEAR INTEGRATED CIRCUITS ■ SU536/NE536

1. TYPICAL CHARACTERISTICS (SU536: $\pm 6V \leq V_S \leq \pm 20V$; NE536: $V_S = \pm 15V$ unless otherwise noted.)


PARAMETER	TEST CONDITIONS	SU536			NE536			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT CHARACTERISTICS Large Signal Voltage Gain @ +25°C Over Temperature Range	$V_S = \pm 15V, V_{OUT} = \pm 10V$ $R_L \geq 2k\Omega$	50	100		50	100		V/mV
		50	100		25	100		V/mV
Input Offset Voltage @ +25°C Over Temperature Range vs Temperature (drift) vs Common Mode Voltage (C.M.R.R.) vs Power Supply (P.S.R.R.)	$V_{IN} = \pm 10V, R_S \leq 10k\Omega$ Note 1, $R_S \leq 10k\Omega$		7.5	20		30	90	mV
			7.5	30		30		mV
			20			30		$\mu V/^\circ C$
			70	80		64	80	dB
				50	150		100	300
Input Current @ +25°C Over Temperature Range vs Temperature (drift)	Either Input		5	30		30	100	pA
			250	3000				pA
Input Offset Current @ +25°C Over Temperature (drift)		Typ. Doubles Every 10°C						
			5			5		pA
Input Impedance Differential Resistance Differential Capacitance	$T_A = +25^\circ C$		10^{14}			10^{14}		Ω
	$T_A = +25^\circ C$		6			6		pF
Input Noise (0.1Hz ~ 100kHz) Voltage Noise			20			20		μV_{rms}
Common Mode Voltage Range	$V_S = \pm 15V$	± 10	± 11		± 10	± 11		V
OUTPUT CHARACTERISTICS Output Current	$V_S = \pm 15V$		5			5		mA
Open Loop Output Impedance			100			100		Ω
Output Voltage Swing	$V_S = +15V, R_L \geq 2k\Omega$	± 10	± 12		± 10	± 10		V
	$V_S = +15V, R_L \geq 10k\Omega$	± 12	± 13		± 12	± 13		V
Short Circuit Current	$V_S = \pm 15V, T_A = +25^\circ C$		17			17		mA
FREQUENCY AND TRANSIENT RESPONSE Gain Bandwidth Product	$V_S = \pm 15V, T_A = +25^\circ C,$ $A = 100$		1			1		MHz
Unity Gain Frequency	$V_S = \pm 15V, T_A = +25^\circ C$		1			1		MHz
Full Power Bandwidth	$V_S = \pm 15V, T_A = +25^\circ C$		100			100		kHz
Slew Rate Inverter Follower	$V_S = \pm 15V, T_A = +25^\circ C, A = -1$		6			6		V/ μs
	$V_S = \pm 15V, T_A = +25^\circ C, A = +1$		6			6		V/ μs
POWER SUPPLY REQUIREMENT Power Supply Range		± 6		± 20	± 6		± 18	V
Quiescent Supply Current	$V_S = +20V, V_{OUT} = 0V,$ $T_A = +25^\circ C$		4.5	5.5				mA
	$V_S = \pm 15V, V_{OUT} = 0V,$ $T_A = +25^\circ C$					6.0	8.0	mA
Quiescent Power Dissipation	$V_S = \pm 15V, V_{OUT} = 0V,$ $T_A = +25^\circ C$		180			180		mW

Parameters are tested over temperature range unless otherwise noted.


NOTE 1: SU536: $V_S = 16V$ to $\pm 20V$
NE536: $V_S = 16V$ to $\pm 15V$

TYPICAL CHARACTERISTIC CURVES


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE




INPUT VOLTAGE NOISE AS A FUNCTION OF FREQUENCY




LARGE SIGNAL VOLTAGE FOLLOWER PULSE RESPONSE




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY



OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP PHASE RESPONSE AS A FUNCTION OF FREQUENCY




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE




VOLTAGE FOLLOWER TRANSIENT RESPONSE



INPUT CURRENTS AS A FUNCTION OF AMBIENT TEMPERATURE



OUTPUT SHORT-CIRCUIT CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



LINEAR INTEGRATED CIRCUITS

The 540 is a monolithic, class AB power amplifier designed specifically to drive a pair of complementary output transistors. The device features low standby current yet retains a high output current drive capability with internal current limiting. A wide power bandwidth and excellent linearity make this device ideal for use as an audio power amplifier.

- INTERNAL CURRENT LIMITING
- LOW STANDBY CURRENT
- HIGH OUTPUT CURRENT CAPABILITY
- WIDE POWER BANDWIDTH
- LOW DISTORTION

Supply Voltage ± 27 Volts SE540
 ± 22 Volts NE540

Operating Temperature Range -55°C to $+125^{\circ}\text{C}$ SE540
 0°C to $+70^{\circ}\text{C}$ NE540

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Output Short Circuit Duration Indefinite
 (Not exceeding maximum dissipation.)

FIGURE 1. Pin Connections





FIGURE 2. Internal Circuit




GENERAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)


PARAMETER	TEST CONDITIONS	SE 540			NE 540			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Operating Temperature Range		-55		+125	0		+70	$^\circ\text{C}$
Operating Supply Voltage		± 5		± 25	± 5		± 20	Volts
Quiescent Current			13	20		13	20	mA
Input Offset Voltage			5	7		7	10	mV
Input Offset Current			0.3	0.7		0.5	1	μA
Input Bias Current			1.5	3		2	5	μA
Input Impedance	40 dB Gain		20			20		$\text{k}\Omega$
Current Gain		80	100		70	90		dB
Gain Variation Over Temperature Range	40 dB Gain		± 0.1			± 0.1		dB
Frequency Response	40 dB Gain ± 1 dB		500			100		kHz
Distortion	40 dB Gain Output 3 dB below maximum $R_L = 600\Omega$ $R_L = 2\text{K}\Omega$ $R_S = 600\Omega$		0.25	0.5		0.5	1.0	%
				0.06			0.06	
Equivalent Input Noise Voltage	50 Hz to 500 kHz		10			10		μV
Power Supply Rejection Ratio	40 dB Gain	80	90		80	80		dB
Common Mode Rejection Ratio			110			90		dB
Output Drive Current		± 120	± 150		± 80	± 100		mA
Slew Rate	$V_S = \pm 20\text{V}$ $V_{OUT} = \pm 15\text{V}$		200			200		$\text{V}/\mu\text{s}$

TEST CIRCUITS

OFFSET VOLTAGE MEASUREMENT




OUTPUT BIAS CONTROL




TYPICAL PERFORMANCE CHARACTERISTICS


CLOSED LOOP
FREQUENCY RESPONSE




OPEN LOOP GAIN AND
FREQUENCY RESPONSE




PHASE RESPONSE VERSUS
FREQUENCY




POWER SUPPLY REJECTION
VERSUS FREQUENCY



OUTPUT CURRENT VERSUS I_B/V_{BE}
OF CURRENT LIMITER




OUTPUT CURRENT VERSUS I_B/V_{BE}
OF CURRENT LIMITER




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd.)


BIAS CURRENT
VERSUS TEMPERATURE




OFFSET CURRENT
VERSUS TEMPERATURE




OPEN LOOP GAIN
VERSUS TEMPERATURE




OFFSET VOLTAGE
VERSUS TEMPERATURE



MAXIMUM DISSIPATION
VERSUS AMBIENT TEMPERATURE




INTERNAL POWER DISSIPATION
VERSUS LOAD POWER




AC PERFORMANCE CHARACTERISTICS (Cont'd.)


**QUIESCENT CURRENT
VERSUS SUPPLY VOLTAGE**




**TOTAL HARMONIC DISTORTION
VERSUS OUTPUT**




**OUTPUT SATURATION VOLTAGE
VERSUS LOAD**




**TOTAL HARMONIC DISTORTION
VERSUS FREQUENCY**




**INTERMODULATION DISTORTION
VERSUS LOAD**




**TOTAL HARMONIC DISTORTION
VERSUS LOAD**



POSITIVE VOLTAGE REGULATORS




NEGATIVE VOLTAGE REGULATORS




15 WATT AMPLIFIER

P.C. BOARD LAYOUT (BOTTOM VIEW)



PARTS LAYOUT (TOP VIEW)



LINEAR INTEGRATED CIRCUITS


DESCRIPTION

The 550 is a precision monolithic voltage regulator capable of positive or negative supply operation as series, shunt, switching or floating regulator. Guaranteed line regulation is provided for input voltages ranging from 8.5 volts to as high as 50 volts. The output voltage can be continuously adjusted from 2 volts to 40 volts. Foldback current limiting can be accomplished through the use of one external resistor. Internal circuitry permits on and off strobing with DTL and TTL logic inputs and latched shut-down with a pulsed input.

FEATURES:


- LINE REGULATION GUARANTEED OVER INPUT VOLTAGE RANGE OF 8.5 VOLTS TO AS HIGH AS 50 VOLTS.
- OUTPUT VOLTAGE CONTINUOUSLY ADJUSTABLE FROM 2 VOLTS TO 40 VOLTS
- .01% LINE AND LOAD REGULATION
- ADJUSTABLE LIMITING OF SHORT CIRCUIT CURRENT
- FOLDBACK CURRENT LIMITING WITH ONE EXTERNAL RESISTOR
- REMOTE AND LATCHING SHUTDOWN
- OUTPUT CURRENT UP TO 150mA WITHOUT EXTERNAL POWER TRANSISTORS

BASIC CIRCUIT SCHEMATIC




PIN CONFIGURATIONS

A PACKAGE (Top View)



ORDER PART NO. NE550A

L PACKAGE



ORDER PART NOS. NE550L/SE550L

ABSOLUTE MAXIMUM RATINGS:

	SE550	NE550
Voltage from V^+ to V^-	50V	40V
Input-Output Voltage		
Differential	45V	37V
Maximum Output Current	150mA	150mA
Current from V_z	15mA	15mA
Internal Power		
Dissipation (Note 1)	800mW	800mW
Operating Temperature		
Range	-55°C to $+125^\circ\text{C}$	-0°C to 70°C
Storage Temperature		
Range	-65°C to $+150^\circ\text{C}$	-65°C to $+150^\circ\text{C}$
Lead Temperature	300°C	300°C

NOTE:

1. Rating applies for case temperatures to 125°C ; derate linearly at $6.5\text{mW}/^\circ\text{C}$ for ambient temperatures above $+75^\circ\text{C}$.


PHYSICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified) (Notes 1 and 2)

PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
NE550					
Line Regulation		.08	0.3	% V_{out}	$V_{in} = 8.5$ to 40V $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{in} = 12$ to 40V
Load Regulation		.03	0.2	% V_{out}	$I_L = 1\text{mA}$ to 50mA
Ripple Rejection		75	90	dB	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $I_L = 1\text{mA}$ to 50mA $f = 50\text{ Hz}$ to 10 kHz , $C_{REF} = 0$ $f = 50\text{ Hz}$ to 10 kHz , $C_{REF} = 5\mu\text{F}$
Average Temperature Coefficient of Output Voltage		.002	.015	%/ $^\circ\text{C}$	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$
Short Circuit Current Limit	50	60	70	mA	$R_{SC} = 10\Omega$, $V_{out} = 0$
Reference Voltage	1.53	1.63	1.73	V	
Output Noise Voltage		20	2.5	$\mu\text{V rms}$	$BW = 100\text{ Hz}$ to 10 kHz , $C_{REF} = 0$
Long Term Stability		0.1		%/1000 hrs.	$BW = 100\text{ Hz}$ to 10 kHz , $C_{REF} = 5\mu\text{F}$
Standby Current Drain		1.6	3.0	mA	$I_L = 0$, $V_{in} = 40\text{V}$
Input Voltage Range	8.5		40	V	
Output Voltage Range	2.0		37	V	
Input-Output Voltage Differential	3.0		38	V	
SE550					
Line Regulation		0.05	0.1	% V_{out}	$V_{in} = 12$ to 40V
		0.2	0.6	% V_{out}	$V_{in} = 8.5$ to 50V
			0.25	% V_{out}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $V_{in} = 12$ to 40V
Load Regulation		0.03	.10	% V_{out}	$I_L = 1\text{mA}$ to 50mA
			.6	% V_{out}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $I_L = \text{mA}$ to 50mA
Ripple Rejection		75		dB	$F = 50\text{ Hz}$ to 10 kHz , $C_{REF} = 0$
		90		dB	$F = 50\text{ Hz}$ to 10 kHz , $C_{REF} = 5\mu\text{F}$
Average Temperature Coefficient of Output Voltage		.002	.012	%/ $^\circ\text{C}$	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
Short Circuit Limit	50	60	70	mA	$R_{SC} = 10\Omega$, $V_{out} = 0$
Reference Voltage	1.58	1.63	1.68	V	
Output Noise Voltage		20	2.5	$\mu\text{V rms}$	$BW = 100\text{ Hz}$ to 10 kHz , $C_{REF} = 0$
			2.5	$\mu\text{V rms}$	$BW = 100\text{ Hz}$ to 10 kHz , $C_{REF} = 5\mu\text{F}$
Long Term Stability		0.1		%/1000 hrs.	
Standby Current Drain		1.3	2.0	mA	$I_L = 0$, $V_{in} = 50\text{V}$
Input Voltage Range	8.5		50	V	
Output Voltage Range	2.0		40	V	
Input-Output Voltage Differential	3.0		45	V	

NOTES


- Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{in} = V^+ - V^- = V_o - 12\text{V}$, $V^- = 0\text{V}$, $V_{out} = 5\text{V}$, $I_L = 1\text{mA}$, $R_{sc} = 0$, $C_1 = 100\mu\text{F}$, and divider impedance as seen by error amplifier $\approx 2\text{k}\Omega$ when connected as shown in Figure 1.
- The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high or varying dissipation.

PHYSICAL CHARACTERISTIC CURVES




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


RIPPLE REJECTION AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL




SENSE VOLTAGE AND SHORT CIRCUIT CURRENT LIMIT AS A FUNCTION OF TEMPERATURE




SHORT CIRCUIT AND FOLDBACK CURRENTS AS A FUNCTION OF TEMPERATURE




REMOTE CONTROL CHARACTERISTICS AS A FUNCTION OF TEMPERATURE




OUTPUT IMPEDANCE AS A FUNCTION OF FREQUENCY




LINE TRANSIENT RESPONSE




LOAD TRANSIENT RESPONSE



STANDBY CURRENT AS A FUNCTION OF INPUT VOLTAGE



FOLDBACK CURRENT LIMITED OUTPUT VOLTAGE AS A FUNCTION OF OUTPUT CURRENT



TYPICAL APPLICATIONS

BASIC POSITIVE VOLTAGE REGULATOR




FIGURE 1

NEGATIVE VOLTAGE REGULATOR




FIGURE 2

POSITIVE VOLTAGE REGULATOR (External PNP Pass Transistor)




FIGURE 3

POSITIVE VOLTAGE REGULATOR (External NPN Pass Transistor)




FIGURE 4.

FOLDBACK CURRENT LIMITED REGULATOR




FIGURE 5A

SECOND ORDER FOLDBACK CURRENT LIMITED REGULATOR





FIGURE 5B


REMOTE SHUTDOWN REGULATOR WITH CURRENT LIMITING



1/4 8T80, 1/6 8T90, 1/10 8T01B, etc.

FIGURE 6

REMOTE LATCHING SHUTDOWN REGULATOR




8415, 8417, 2/3 8471, 1/3 8B91, 8T90, 1/2 8481, 8881, 8T90

NOTE 2

FIGURE 7


POSITIVE SWITCHING REGULATOR



L_1 is 50 turns of #22 wire wound on Ferroxcube. 42/29-377 A400

FIGURE 8


TYPICAL APPLICATIONS (Cont'd.)



NOTES:

1. To utilize the SE55DL in applications which require V_Z , an external 5.2 volt zener diode should be connected in series with V_{OUT} .
2. The "Shut-down" gate need only be pulsed to latch the regulator output to zero. R_4 may be omitted for active pull-up devices. The "Unlatch" gate must have an open collector.

EQUIVALENT CIRCUIT



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The NE/SE 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA or drive TTL circuits.


FEATURES

- TIMING FROM MICROSECONDS THROUGH HOURS
- OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES
- ADJUSTABLE DUTY CYCLE
- HIGH CURRENT OUTPUT CAN SOURCE OR SINK 200mA
- OUTPUT CAN DRIVE TTL
- TEMPERATURE STABILITY OF 0.005% PER °C
- NORMALLY ON AND NORMALLY OFF OUTPUT

APPLICATIONS

- PRECISION TIMING
- PULSE GENERATION
- SEQUENTIAL TIMING
- TIME DELAY GENERATION
- PULSE WIDTH MODULATION
- PULSE POSITION MODULATION
- MISSING PULSE DETECTOR

BLOCK DIAGRAM



PIN CONFIGURATIONS

ORDER PART NOS. SE555T/NE555T

T PACKAGE
(Top View)

1. Ground
2. Trigger
3. Output
4. Reset
5. Control Voltage
6. Threshold
7. Discharge
8. V_{CC}

ORDER PART NOS. SE555V/NE555V

V PACKAGE
(Top View)

1. Ground
2. Trigger
3. Output
4. Reset
5. Control Voltage
6. Threshold
7. Discharge
8. V_{CC}

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+18V
Power Dissipation	600 mW
Operating Temperature Range	
NE555	0°C to +70°C
SE555	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	+300°C

LINEAR INTEGRATED CIRCUITS • 555


LINEAR CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = +5\text{V}$ to $+15$ unless otherwise specified)

PARAMETER	TEST CONDITIONS	SE 555			NE 555			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Supply Voltage		4.5		18	4.5		16	V
Supply Current	$V_{CC} = 5\text{V}$ $R_L = \infty$		3	5		3	6	mA
	$V_{CC} = 15\text{V}$ $R_L = \infty$		10	12		10	16	mA
Timing Error	$R_A, R_B = 1\text{K}\Omega$ to $100\text{K}\Omega$							
Initial Accuracy	$C = 0.1\ \mu\text{F}$ Note 2		0.5	2		1		%
Drift with Temperature			30	100		50		ppm/ $^\circ\text{C}$
Drift with Supply Voltage			0.005	0.02		0.01		%/Volt
Threshold Voltage			2/3			2/3		$\times V_{CC}$
Trigger Voltage	$V_{CC} = 15\text{V}$	4.8	5	5.2		5		V
	$V_{CC} = 5\text{V}$	1.45	1.67	1.9		1.67		V
Trigger Current			0.5			0.5		μA
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current			0.1			0.1		mA
Threshold Current	Note 3		0.1	.25		0.1	.25	μA
Control Voltage Level	$V_{CC} = 15\text{V}$	9.8	10	10.4	9.0	10	11	V
	$V_{CC} = 5\text{V}$	2.9	3.33	3.8	2.6	3.33	4	V
Output Voltage Drop (low)	$V_{CC} = 15\text{V}$							
	$I_{\text{SINK}} = 10\text{mA}$		0.1	0.15		0.1	.25	V
	$I_{\text{SINK}} = 50\text{mA}$		0.4	0.5		0.4	.75	V
	$I_{\text{SINK}} = 100\text{mA}$		2.0	2.2		2.0	2.5	V
	$I_{\text{SINK}} = 200\text{mA}$		2.5			2.5		V
	$V_{CC} = 5\text{V}$							
Output Voltage Drop (high)	$I_{\text{SINK}} = 8\text{mA}$		0.1	0.25				V
	$I_{\text{SINK}} = 5\text{mA}$.25	.35	
	$I_{\text{SOURCE}} = 200\text{mA}$		12.5			12.5		
	$V_{CC} = 15\text{V}$							
Rise Time of Output	$I_{\text{SOURCE}} = 100\text{mA}$							
	$V_{CC} = 15\text{V}$	13.0	13.3		12.75	13.3		V
Fall Time of Output	$V_{CC} = 5\text{V}$	3.0	3.3		2.75	3.3		V
			100			100		nsec
			100			100		nsec

NOTES:


- Supply Current when output high typically 1mA less.
- Tested at $V_{CC} = 5\text{V}$ and $V_{CC} = 15\text{V}$
- This will determine the maximum value of $R_A + R_B$. For 15V operation, the max total $R = 20$ megohm.

EQUIVALENT CIRCUIT




TYPICAL CHARACTERISTICS


MINIMUM PULSE WIDTH
REQUIRED FOR TRIGGERING




SUPPLY CURRENT
vs SUPPLY VOLTAGE




HIGH OUTPUT VOLTAGE
vs OUTPUT
SOURCE CURRENT




LOW OUTPUT VOLTAGE
vs OUTPUT SINK CURRENT




LOW OUTPUT VOLTAGE
vs OUTPUT SINK CURRENT




LOW OUTPUT VOLTAGE
vs OUTPUT SINK CURRENT




DELAY TIME vs
SUPPLY VOLTAGE



DELAY TIME
vs TEMPERATURE



PROPAGATION DELAY
vs VOLTAGE LEVEL
OF TRIGGER PULSE



APPLICATIONS INFORMATION

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot. Referring to Figure 1a the external capacitor is initially held discharged by a transistor inside the timer.




FIGURE 1a.

Upon application of a negative trigger pulse to pin 2, the flip-flop is set which releases the short circuit across the external capacitor and drives the output high. The voltage across the capacitor, now, increases exponentially with the time constant $\tau = R_A C$. When the voltage across the capacitor equals $2/3 V_{CC}$, the comparator resets the flip-flop which in turn discharges the capacitor rapidly and drives the output to its low state. Figure 1b shows the actual waveforms generated in this mode of operation.

The circuit triggers on a negative going input signal when the level reaches $1/3 V_{CC}$. Once triggered, the circuit will remain in this state until the set time is elapsed, even if it is triggered again during this interval. The time that the




FIGURE 1b.

output is in the high state is given by $t = 1.1 R_A C$ and can easily be determined by Figure 1c. Notice that since the charge rate, and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the reset terminal (pin 4) and the trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over again. The timing cycle will now commence on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its low state.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.




FIGURE 1c.

ASTABLE OPERATION

If the circuit is connected as shown in Figure 2a (pins 2 and 6 connected) it will trigger itself and free run as a multi-vibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 2a.

APPLICATIONS INFORMATION (Cont'd)

In this mode of operation, the capacitor charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 2b shows actual waveforms generated in this mode of operation.



The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

and the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$


Thus the total period is given by:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

and may be easily found by Figure 2c.





The duty cycle is given by:

$$D = \frac{R_B}{R_A + 2R_B}$$

MISSING PULSE DETECTOR


Using the circuit of Figure 3a, the timing cycle is continuously reset by the input pulse train. A change in frequency, or a missing pulse, allows completion of the timing cycle which causes a change in the output level. For this application, the time delay should be set to be slightly longer than the normal time between pulses. Figure 3b shows the actual waveforms seen in this mode of operation.



APPLICATIONS INFORMATION (Cont'd)


FREQUENCY DIVIDER

If the input frequency is known, the timer can easily be used as a frequency divider by adjusting the length of the timing cycle. Figure 4 shows the waveforms of the timer in Figure 1a when used as a divide by three circuit. This application makes use of the fact that this circuit cannot be retriggered during the timing cycle.




PULSE WIDTH MODULATION (PWM)

In this application, the timer is connected in the mono-stable mode as shown in Figure 5a. The circuit is triggered with a continuous pulse train and the threshold voltage is




modulated by the signal applied to the control voltage terminal (pin 5). This has the effect of modulating the pulse width as the control voltage varies. Figure 5b shows the actual waveforms generated with this circuit.




PULSE POSITION MODULATION (PPM)

This application uses the timer connected for astable (free-running) operation, Figure 6a, with a modulating signal again applied to the control voltage terminal. Now the pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 6b shows the waveforms generated for triangle wave modulation signal.





APPLICATIONS INFORMATION (Cont'd)



TEST SEQUENCER

Figure 7 shows several timers connected sequentially. The first timer is started by momentarily connecting pin 2 to ground, and runs for 10 msec. At the end of its timing cycle, it triggers the second circuit which runs for 60 msec. After this time, the third circuit is triggered. Note that the timing resistors and capacitors can be programmed digitally and that each circuit could easily trigger several other timers to start concurrent sequences.



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The NE560B Phase Locked Loop (PLL) is a monolithic signal conditioner, and demodulator system comprising a VCO, Phase Comparator, Amplifier and Low Pass Filter, interconnected as shown in the accompanying block diagram. The center frequency of the PLL is determined by the free running frequency (f_0) of the VCO. This VCO frequency is set by an external capacitor and can be fine tuned by an optional Potentiometer. The low pass filter, which determines the capture characteristics of the loop, is formed by the two capacitors and two resistors at the Phase Comparator output.

The PLL system has a set of self biased inputs which can be utilized in either a differential or single ended mode. The VCO output, in differential form, is available for signal conditioning frequency synchronization, multiplication and division applications. Terminals are provided for optional extended control of the tracking range, VCO frequency, and output DC level.

The monolithic signal conditioner-demodulator system is useful over a wide range of frequencies from less than 1 Hz to more than 15 MHz with an adjustable tracking range of $\pm 1\%$ to $\pm 15\%$.

- FM DEMODULATION WITHOUT TUNED CIRCUITS
- NARROW BANDPASS - TO $\pm 1\%$ ADJUSTABLE
- TRACKING RANGE
- EXACT FREQUENCY DUPLICATION IN HIGH
- NOISE ENVIRONMENT
- WIDE TRACKING RANGE $\pm 15\%$
- HIGH LINEARITY - 1% DISTORTION MAX
- FREQUENCY MULTIPLICATION AND DIVISION
- THROUGH HARMONIC LOCKING

FUNCTIONS


- TONE DECODERS
- FM IF STRIPS
- TELEMETRY DECODERS
- DATA SYNCHRONIZERS
- SIGNAL RECONSTITUTION
- SIGNAL GENERATORS
- MODEMS
- TRACKING FILTERS
- SCA RECEIVERS
- FSK RECEIVERS
- WIDE BAND HIGH LINEARITY DETECTORS

OPERATING CHARACTERISTICS


Maximum Operating Voltage	26V
Input Voltage	1V Rms
Storage Temperature	-65°C to 150°C
Operating Temperature	0°C to 70°C
Power Dissipation	300 mw

Limiting values above which serviceability may be impaired

PIN CONFIGURATION



INTERNAL BLOCK DIAGRAM



GENERAL ELECTRICAL CHARACTERISTICS

(15KΩ Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Lowest Practical Operating Frequency	15	0.1		Hz	Measured at 2 MHz, with both inputs AC grounded Measured at 2 MHz
Maximum Operating Frequency	7	30		MHz	
Supply Current		9	11	Ma	
Minimum Input Signal for Lock		100		μV	
Dynamic Range		60		dB	
VCO Temp Coefficient*		±0.06	±0.12	%/°C	
VCO Supply Voltage Regulation		±0.3	±2	%/V	
Input Resistance		2		KΩ	
Input Capacitance		4		Pf	
Input DC Level		+4		V	
Output DC Level	+12	+14	+18	V	Measured at Pin 9 See Figure 1
Available Output Swing		4		V _{p-p}	
AM Rejection*	30	40		dB	
De-emphasis Resistance		8		KΩ	

*ACC Test Sub Group C.

ELECTRICAL CHARACTERISTICS (For FM Applications, Figure 2) (15KΩ Pin 9 to GND, Input Pin 12 or 13, AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
10.7 MHz Operation Deviation 75 kHz Source Impedance = 50Ω					
Detection Threshold		120	300	μV	V _{in} = 1 mv Rms Modulation Frequency 1 kHz V _{in} = 1 mv Rms Modulation Frequency 1 kHz V _{in} = 1 mv Rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	60		mV	
Distortion*		.3	1	% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB	
4.5 MHz Operation Deviation = 25 kHz, Source Impedance = 60Ω					
Detection Threshold		120	300	μV	V _{in} = 1 mv Rms Modulation Frequency 1 kHz V _{in} = 1 mv Rms Modulation Frequency 1 kHz V _{in} = 1 mv Rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	60		mV	
Distortion		0.3	1.0	% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB	
Wide Deviation ΔF/f₀ = 5% Input = 4.5 MHz Deviation = 225 kHz @ 1 kHz Modulation Rate					
Detection Threshold		1	5	mV	V _{in} = 5 mv Rms V _{in} = 5 mv Rms V _{in} = 5 mv Rms
Demodulated Output	0.2	0.5		V _{rms}	
Distortion		0.8		% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		50		dB	


*ACC Test Sub Group C.

ELECTRICAL CHARACTERISTICS (For Tracking Filter, Figure 3) (15KΩ Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Tracking Range	±5	±15		% of f ₀	V _{in} = 5 mv Rms Input 2 MHz - See Characteristic Curves
Minimum Signal to Sustain Lock 0°C to 70°C		0.8		mv Rms	
VCO Output Impedance		1		kΩ	Input 2 MHz Measured with high impedance Probe with less than 10 Pf Capacitance
VCO Output Swing	0.4	0.6		V _{p-p}	
VCO Output DC Level		+6.5		V	
Side Band Suppression		35		dB	Input 2 MHz with ±100 kHz Side Band Separation and 3 kHz Low Pass Filter Input 1 mv Peak for Carrier Each Side Band C ₁ = 0.01 μF R ₁ = 0

SPECIAL TEST CIRCUITS


AM REJECTION



- G₁ = FM Generator with $f_c = f_D \approx 4 \text{ MHz}$
 $\Delta f = 40 \text{ kHz}$,
 $f_{\text{mod}} = 1 \text{ kHz}$
- G₂ = Audio Generator with $f_A = 400 \text{ Hz}$
- M₁ = Balanced Modulator Carrier Supplied by G₁, AM modulation provided by G₂.
- A₁ = 50 Ω attenuator pad with signal level into pin 12 adjusted to 1 mV rms.
- F₁ = 1 kHz Bandpass filter, Q = 20
- F₂ = 400 Hz Bandpass filter with Q = 50, with 1 kHz trap.
- AMR = $\frac{V_1}{V_2}$ in dB
- V₁ and V₂ are rms voltmeter readings.

Fig. 1


FM DEMODULATION



- C_B = Bypass Capacitor
- C_C = Coupling Capacitors
- C₁ = Low Pass Filter Capacitors
- C₀ = Frequency Determining Capacitor
- T_D = De-emphasis time constant
= (C_D) (8k Ω)

Fig. 2

TRACKING FILTER




- C_C = Coupling Capacitors
- C_B = Bypass Capacitor
- C₁ = Low Pass Filter Capacitor
- C₀ = VCO Frequency Set Capacitor


Fig. 3

TYPICAL CHARACTERISTIC CURVES


MINIMUM INPUT SIGNAL AMPLITUDE NECESSARY TO MAINTAIN LOCK AS A FUNCTION OF TEMPERATURE WITH $f_{\text{signal}} = f_{o25^{\circ}\text{C}} = 2.0 \text{ MHz}$




THERMAL DRIFT OF VCO FREE RUNNING FREQUENCY (f_o)




CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF FINE TUNING CIRCUIT




FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF VCO TIMING CAPACITANCE




AM REJECTION AS A FUNCTION OF INPUT SIGNAL LEVEL $f_o = 10 \text{ MHz}$




TYPICAL TRACKING RANGE AS A FUNCTION OF INPUT SIGNAL



CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF RANGE CONTROL CURRENT




NORMALIZED TRACKING RANGE AS A FUNCTION OF RANGE CONTROL CURRENT



INTERNAL CONTROLS

1. Loop Low Pass Filter (Pins 14 and 15)

The equivalent circuit for the loop low-pass filter can be represented as:



where RA (6K Ω) is the effective resistance seen looking into Pin #14 or Pin #15.

The corresponding filter transfer characteristics are:

$$\frac{V_2}{V_1}(S) = (S) = \frac{1 + S R_1 C_1}{1 + S (R_1 + R_A) C_1}$$

where S is the complex frequency variable.

2. Loop Gain (Threshold) Control

The overall Phase Locked Loop gain can be reduced by connecting a feedback resistor, RF, across the low-pass filter terminals, Pins #14 and #15. This causes the loop gain and the detection sensitivity to decrease by a factor α (α < 1)

where:

$$\alpha = \frac{R_F}{2 R_A + R_F}$$

Reduction of loop gain may be desirable at high input signal levels (Vin > 30 mV) and at high frequencies (fo > 5 MHz) where excessively high loop gain may cause instability.

3. Tracking Range Control (Pin 7)

Any bias current, IP, injected into the tracking range control, reduces the tracking range of the PLL by decreasing the output of the limiter. The variation of the tracking range and the center frequency, as a function of IP, are shown in the characteristic curves with IP defined positive going into the tracking range control terminal. This terminal is normally at a DC level of +0.6 Volts and presents an impedance of 600 Ω.

4. External Fine Tuning (Pin 6)

Any bias current injected into the fine tuning terminal increases the frequency of oscillation, fO, as shown in the characteristic curves. This current is defined Positive into the fine tuning terminal. This terminal is at a typical DC level of +1.3 Volts and has a dynamic impedance of 100Ω to ground.

5. Offset Adjustment (Pin 11)

Application of a bias voltage to the offset adjustment terminal modifies the current in the output amplifier setting the DC level at the output. The effect on the loop is to modify the relationship between the VCO free running frequency and the lock range, allowing the VCO free running frequency to be positioned at different points throughout the lock range.

Nominally this terminal is at +4V DC and has an input impedance of 3K Ω. The offset adjustment is optional. The characteristics specified correspond to operation of the circuit with this terminal open circuited.

6. De-emphasis Filter (Pin 10)

The de-emphasis terminal is normally used when the PLL is used to demodulate Frequency Modulated Audio signals. In this application, a capacitor from this terminal to ground provides the required de-emphasis. For other applications, this terminal may be used for band shaping the output signal. The 3 dB bandwidth of the output amplifier in the system block diagram (see Figure 2) is related to the de-emphasis capacitor, CD, as:

$$f_{3dB} = \frac{1}{2 R_D C_D}$$

where RD is the 8000 ohm resistance seen looking into the de-emphasis terminal.

When the PLL system is utilized for signal conditioning, and the loop error voltage is not utilized, de-emphasis terminal should be AC grounded.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The NE661B Phase Locked Loop (PLL) is a monolithic signal conditioner, and demodulator system comprising a VCO, Phase Comparator, Amplifier and Low Pass Filter, interconnected as shown in the accompanying block diagram. The center frequency of the PLL is determined by the free running frequency (f_0) of the VCO. This VCO frequency is set by an external capacitor and can be fine tuned by an optional Potentiometer. The low pass filter, which determines the capture characteristics of the loop is formed by the two capacitors and two resistors at the Phase Comparator output.


The PLL system has a set of self biased inputs which can be utilized in either a differential or single ended mode. The VCO output is available for signal conditioning, frequency synchronization, multiplication and division applications. Terminals are provided for optional external control of the tracking range, VCO frequency, and output DC level. An analog multiplier block is incorporated into the PLL system to provide frequency selective synchronous AM detection capability.

The monolithic signal conditioner-demodulator system is useful over a wide range of frequencies from less than 1 Hz to more than 15 MHz with an adjustable tracking range of $\pm 1\%$ to $\pm 15\%$.


FEATURES

- FM DEMODULATION WITHOUT TUNED CIRCUITS
- SYNCHRONOUS AM DETECTION
- NARROW BAND PASS TO $\pm 1\%$
- EXACT FREQUENCY DUPLICATION IN HIGH NOISE ENVIRONMENT
- ADJUSTABLE TRACKING RANGE
- WIDE TRACKING RANGE $\pm 15\%$
- HIGH LINEARITY - 1% DISTORTION MAX
- FREQUENCY MULTIPLICATION AND DIVISION THROUGH HARMONIC LOCKING

BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Maximum Operating Voltage	26V
Input Voltage	1V RMS
Storage Temperature	-65°C to 150°C
Operating Temperature	0°C to 70°C
Power Dissipation	300mW

Limiting values above which serviceability may be impaired

APPLICATIONS

- TONE DECODERS
- AM-FM-IF STRIPS
- TELEMETRY DECODERS
- DATA SYNCHRONIZERS
- SIGNAL RECONSTITUTION
- SIGNAL GENERATORS
- MODEMS
- TRACKING FILTERS
- SCA RECEIVERS
- FSK RECEIVERS
- WIDE BAND HIGH LINEARITY DETECTORS
- SYNCHRONOUS DETECTORS
- AM RECEIVER

LINEAR INTEGRATED CIRCUITS ■ 561

GENERAL ELECTRICAL CHARACTERISTICS

(15K Ω Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP	MAX	UNITS	
Lowest Practical Operating Frequency		0.1		Hz	Measured at 2 MHz, with both inputs AC grounded
Maximum Operating Frequency	15	30		MHz	
Supply Current	8	10	12	Ma	
Minimum Input Signal for Lock		100		μ V	
Dynamic Range		60		dB	
VCO Temp Coefficient*		± 0.06	± 0.12	%/°C	
VCO Supply Voltage Regulation		± 0.3	± 2	%/V	
Input Resistance		2		k Ω	
Input Capacitance		4		pF	
Input DC Level		+4		V	
Output DC Level	+12	+14	+18	V	Measured at Pin 9 See Figure 3
Available Output Swing		4		V _{p-p}	
AM Rejection*	30	40		dB	
De-emphasis Resistance		8		k Ω	

*ACC Test Sub Group C.

TYPICAL CHARACTERISTICS (For FM Applications, Figure 2) (15K Ω Pin 9 to GND, Input Pin 12 or 13, AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
10.7 MHz Operation Deviation 75 kHz Source Impedance = 50 Ω					
Detection Threshold		120	300	μ V	Vin = 1 mv Rms Modulation Frequency 1 kHz Vin = 1 mv Rms Modulation Frequency 1 kHz Vin = 1 mv Rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	60		mV	
Distortion*		.3	1	% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB	
4.5 MHz Operation Deviation = 25 kHz, Source Impedance = 50 Ω					
Detection Threshold		120	300	μ V	Vin = 1 mv Rms Modulation Frequency 1 kHz Vin = 1 mv Rms Modulation Frequency 1 kHz Vin = 1 mv Rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	60		mV	
Distortion		0.3	1.0	% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB	
Wide Deviation $\Delta F/f_c = 5\%$ Input = 4.5 MHz Deviation = 225 kHz @ 1 kHz modulation rate					
Detection Threshold		1	5	mV	Vin = 5 mv Rms Vin = 5 mv Rms Vin = 5 mv Rms
Demodulated Output	0.2	0.5		Vrms	
Distortion		0.8		% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		50		dB	

*ACC Test Sub Group C.

TYPICAL CHARACTERISTICS (For Tracking Filter, Figure 1) (15K Ω Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Tracking Range	± 5	± 20		% of f_c	Vin 5 mv Rms Input 2 MHz - See Characteristic Curves
Minimum Signal to Sustain Lock 0°C to 70°C		0.8		mv Rms	
VCO Output Impedance		1		k Ω	Input 2 MHz Measured with high impedance. Probe with less than 10 pF capacitance.
VCO Output Swing	0.4	0.6		V _{p-p}	
VCO Output DC Level		+6.5		V	
Side Band Suppression		35		dB	Input 2 MHz with ± 100 kHz Sideband Separation and 3 kHz Low Pass Filter. Input 1 mv Peak for Carrier and each Sideband C ₁ = 0.01 μ F R ₁ = 0

ELECTRICAL CHARACTERISTICS (For AM Synchronous Detector, Figure 4) (15kΩ Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T_A = 25°C)

CHARACTERISTICS	LIMITS			UNITS	TEST CONDITIONS
	MIN	TYP	MAX		
Input Impedance		3		kΩ	See Definition of Terms See Definition of Terms
Output Impedance		8		kΩ	
Output DC Level	+10	+14	+17	V	
AM Conversion Gain	3	12		dB	
Out of Band Rejection		30		dB	
Distortion		1*		% T.H.D.	

TEST CIRCUITS

TEST CIRCUIT FOR TRACKING FILTER




FIGURE 1

TEST CIRCUIT FOR AM REJECTION




FIGURE 3

TEST CIRCUIT FOR FM DEMODULATION




FIGURE 2

TEST CIRCUIT FOR AM SYNCHRONOUS DETECTOR






FIGURE 4

TYPICAL CHARACTERISTIC CURVES


MINIMUM INPUT SIGNAL AMPLITUDE NECESSARY TO MAINTAIN LOCK AS A FUNCTION OF TEMPERATURE WITH $f_{\text{signal}} = f_{025^{\circ}\text{C}} = 2.0 \text{ MHz}$




THERMAL DRIFT OF VCO FREE RUNNING FREQUENCY (f_0)




CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF RANGE CONTROL CURRENT




FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF VCO TIMING CAPACITANCE




AM REJECTION AS A FUNCTION OF INPUT SIGNAL LEVEL $f_0 = 10 \text{ MHz}$




TYPICAL TRACKING RANGE AS A FUNCTION OF INPUT SIGNAL



CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF FINE TUNING CIRCUIT




NORMALIZED TRACKING RANGE AS A FUNCTION OF RANGE CONTROL CURRENT



EXTERNAL CONTROLS

1. Loop Low Pass Filter (Pins 14 and 15)

The equivalent circuit for the loop low-pass filter can be represented as:



where R_A ($6k\Omega$) is the effective resistance seen looking into Pin # 14 or Pin # 15.

The corresponding filter transfer characteristics are:

$$\frac{V_2}{V_1}(S) = F(S) = \frac{1 + S R_1 C_1}{1 + S (R_1 + R_A) C_1}$$

where S is the complex frequency variable.

2. Loop Gain (Threshold) Control

The overall Phase Lock of loop gain can be reduced by connecting a feedback resistor, R_F , across the low-pass filter terminals, Pins #14 and #15. This causes the loop gain and the detection sensitivity to decrease by a factor ($\alpha < 1$), where

$$\alpha = \frac{R_F}{2R_A + R_F}$$

Reduction of loop gain may be desirable at high input signal levels ($V_{in} > 30$ mV) and at high frequencies ($f_0 > 5$ MHz) where excessively high PLL loop gain may cause instability within the loop.

3. Tracking Range Control (Pin 7)

Any bias current, I_p , injected into the tracking range control, reduces the tracking range of the PLL by decreasing the output of the limiter. The variation of the tracking range and the center frequency, as a function of I_p , are shown in the characteristic curves with I_p defined positive going into the tracking range control terminal. This terminal is normally at a DC level of +0.6 Volts and presents an impedance of 800Ω .

4. External Fine Tuning (Pin 6)

Any bias current injected into the fine tuning terminal increases

the frequency of oscillation, f_0 , as shown in the characteristic curves. This current is defined positive into the fine tuning terminal. This terminal is at a typical DC level of +1.3 Volts and has a dynamic impedance of 100Ω to ground.

5. Offset Adjustment (Pin 11)

Application of a bias voltage to the offset adjustment terminal modifies the current in the output amplifier setting the DC level at the output. The effect on the loop is to modify the relationship between the VCO free running frequency and the lock range, allowing the VCO free running frequency to be positioned at different points throughout the lock range.

Nominally this terminal is at +4V DC and has an input impedance of $3k\Omega$. The offset adjustment is optional. The characteristics specified correspond to operation of the circuit with this terminal open circuited.

6. De-emphasis Filter (Pin 10)

The de-emphasis terminal is normally used when the PLL is used to demodulate Frequency Modulated Audio signals. In this application, a capacitor from this terminal to ground provides the required de-emphasis. For other applications, this terminal may be used for band shaping the output signal. The 3 dB bandwidth of the output amplifier in the system block diagram (see Figure 2) is related to the de-emphasis capacitor, C_D , as:

$$f_{3dB} = \frac{1}{2\pi R_D C_D}$$

where R_D is the 8000 ohm resistance seen looking into the de-emphasis terminal.

When the PLL system is utilized for signal conditioning, and the loop error voltage is not utilized, de-emphasis terminal should be AC grounded.

7. AM Post-Detection Filter (Pin 1)


The capacitor C_x connected between Pin #1 and ground serves as a low-pass filter for synchronous AM detection with a transfer characteristic, $F_2(S)$, given as:

$$F_2(S) = \frac{1}{1 + S R_x C_x}$$

where $R_x = 8k\Omega$ is the resistance seen looking into Pin #1.

LINEAR INTEGRATED CIRCUITS

PIN CONFIGURATION



DESCRIPTION

The NE562B Phase Locked Loop (PLL) is a monolithic signal conditioner and demodulator system, comprising a VCO, phase comparator, amplifier and low pass filter, interconnected as shown in the accompanying block diagram. The center frequency of the PLL is determined by the free running frequency (f_0) of the VCO. This VCO frequency is set by an external capacitor. The low pass filter, which determines the capture characteristics of the loop, is formed by two capacitors and two resistors at the phase comparator output.

This PLL has two sets of differential inputs, one for the FM/RF input and one for the phase comparator local oscillator input. Both sets of inputs can be used in either a differential or single-ended mode. The FM/RF inputs to the comparator are self-biased. An internally regulated voltage source is provided to bias the phase comparator local oscillator inputs. The VCO output, at high level and in differential form, is available for driving logic circuits in signal conditioning and synchronization, frequency multiplication and division applications. Terminals are also provided for the optional extension of the tracking range. The monolithic signal conditioner-demodulator system is useful over a wide range of frequencies from less than 1 Hz to more than 15 MHz with an adjustable tracking range of $\pm 1\%$ to $\pm 15\%$.

FEATURES


- FREQUENCY MULTIPLICATION AND DIVISION
- SIGNAL CONDITIONING AND SIDE-BAND SUPPRESSION
- FM DEMODULATION WITHOUT TUNED CIRCUITS
- NARROW BANDPASS - TO $\pm 1\%$
- ADJUSTABLE TRACKING RANGE - TO $\pm 15\%$
- EXACT FREQUENCY DUPLICATION IN HIGH NOISE ENVIRONMENT
- HIGH LINEARITY - 1% DISTORTION MAXIMUM AT 1% DEVIATION

APPLICATIONS

- FREQUENCY SYNTHESIZERS
- DATA SYNCHRONIZERS
- SIGNAL CONDITIONING
- TRACKING FILTERS
- TELEMETRY DECODERS
- MODEMS
- FM IF STRIPS AND DEMODULATORS
- TONE DECODERS
- FSK RECEIVERS
- WIDEBAND HIGH LINEARITY FM DEMODULATORS

8-66

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Limiting values above which serviceability may be impaired)

Maximum Operating Voltage	30V
Input Voltage	3V rms
Storage Temperature	-65°C to 150°C
Operating Temperature	0°C to 70°C
Power Dissipation	300mW


GENERAL ELECTRICAL CHARACTERISTICS

(15,000 ohms pin 9 to ground, 12,000 ohms pins 3 and 4 to ground, pins 2 and 15 to pin 1 through 1000 ohms, input to pin 11 or 12 with unused input at AC ground, range control not connected and $V^1 = 18$ volts unless otherwise specified. $T_A = 25^\circ\text{C}$.)

CHARACTERISTICS	LIMITS			UNITS	TEST CONDITIONS
	MIN	TYP	MAX		
Lowest Practical Operating Frequency		0.1		Hz	
Maximum Operating Frequency	15	30		MHz	
Supply Current	10	12	14	mA	
Minimum Input Signal for Lock		200		μV	
Dynamic Range		80		dB	
VCO Temp Coefficient*		± 0.06	± 0.15	$\%/^\circ\text{C}$	Measured at 2 MHz
VCO Supply Voltage Regulation		± 0.3	± 2	$\%/V$	Measured at 2 MHz
Input Resistance		2		$k\Omega$	
Input Capacitance		4		pF	
Input DC Level	+12	+14	+16	V	
Output DC Level	+12	+14	+16	V	
Available Output Swing		4		V _{p-p}	Measured at Pin 9
AM Rejection*	30	40		dB	See Definition of Terms
De-emphasis Resistance		8		$k\Omega$	
Bias Reference		+8		V	

* ACC Test Sub Group C.

SCHEMATIC DIAGRAM



LINEAR INTEGRATED CIRCUITS ■ 562

TYPICAL CHARACTERISTICS FOR FM APPLICATIONS (15,000 ohms pin 9 to ground, input to pin 11 or pin 12, AC ground unused input, range control not connected and $V^+ = 18$ volts. $T_A = 25^\circ\text{C}$.)

CHARACTERISTICS	LIMITS			UNITS	TEST CONDITIONS
	MIN	TYP	MAX		
10.7 MHz Operation Deviation 75 kHz Source Impedance = 50Ω					
Detection Threshold		200	500	μV	$V_{in} = 1$ mV rms Modulation Frequency 1 kHz $V_{in} = 1$ mV rms Modulation Frequency 1 kHz $V_{in} = 1$ mV rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	70		mV rms	
Distortion*		0.5		% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB*	
4.5 MHz Operation Deviation = 25 kHz, Source Impedance = 50Ω					
Detection Threshold		200	500	μV	$V_{in} = 1$ mV rms Modulation Frequency 1 kHz $V_{in} = 1$ mV rms Modulation Frequency 1 kHz $V_{in} = 1$ mV rms Modulation Frequency 1 kHz
Demodulated Output Amplitude	30	60		mV rms	
Distortion		0.5		% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		35		dB	
Wide Deviation $\Delta F/f_0 = 5\%$ Input = 4.5 MHz Deviation = 225 kHz @ 1 kHz Modulation Rate					
Detection Threshold		†	5	mV	$V_{in} = 5$ mV rms $V_{in} = 5$ mV rms $V_{in} = 5$ mV rms
Demodulated Output		†		V rms	
Distortion	0.3	0.8		% T.H.D.	
Signal to Noise Ratio $\frac{S+N}{N}$		50		dB	


*ACC Test Sub Group C.

TYPICAL CHARACTERISTICS FOR SIGNAL CONDITIONER AND FREQUENCY SYNTHESIS APPLICATIONS (Input to pin 11 or pin 12, AC ground unused input, range control not connected, $V^+ = 18$ volts. $T_A = 25^\circ\text{C}$.)

CHARACTERISTIC	LIMITS			UNITS	TEST CONDITIONS
	MIN	TYP	MAX		
Tracking Range	±5	±15		% of f_0	200 mV p-p square wave input Inputs at AC ground
Input Resistance		2		kΩ	
Input Capacitance		4		pF	
Input DC Level		4		V	
VCO Output Impedance		1.3	2.5	kΩ	
VCO Output Swing	3	4.5		V p-p	
VCO Output DC Level		12		V	
VCO Signal/Noise Ratio		60		dB	

TEST CIRCUIT

TEST CIRCUIT FOR FM DEMODULATION




C_B = Bypass Capacitor
 C_C = Coupling Capacitor
 $C_0 = .01\mu\text{F}$ for Standard FM

Broadcasting
 C_1 and R_X = Low Pass Filter
 C_0 = Frequency set Capacitor

FIGURE 1

TEST CIRCUIT FOR SIGNAL CONDITIONER AND FREQUENCY SYNTHESIS APPLICATIONS



C_B = Bypass Capacitor
 C_C = Coupling Capacitor
 C_0 = Frequency Capacitor Set


C_1 = Low Pass Filter Capacitor
 C_0 = Frequency Capacitor Set

Note: Fanout to divide by N counter is one.


FIGURE 2

TYPICAL CHARACTERISTIC CURVES


FREE RUNNING VOLTAGE CONTROLLED OSCILLATOR FREQUENCY AS A FUNCTION OF TIMING CAPACITANCE




CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF RANGE CONTROL CURRENT




THERMAL DRIFT OF FREE RUNNING FREQUENCY AS A FUNCTION OF TEMPERATURE




NORMALIZED TRACKING RANGE AS A FUNCTION OF RANGE CONTROL CURRENT




TYPICAL TRACKING RANGE AS A FUNCTION OF INPUT SIGNAL AMPLITUDE




INPUT SIGNAL AMPLITUDE TO MAINTAIN LOCK AS A FUNCTION OF TEMPERATURE ($f_{signal} = f_0 = 2.0$ MHz)




562 PHASE LOCKED LOOP DEMODULATED OUTPUT SWING AS A FUNCTION OF % FM DEVIATION




AM REJECTION AS A FUNCTION OF INPUT SIGNAL LEVEL




CHANGE IN PHASE ANGLE, f_0 RELATIVE TO f_c , AS A FUNCTION OF INPUT SIGNAL AMPLITUDE



VCO OUTPUT PHASE AS A FUNCTION OF PERCENT FREQUENCY DEVIATION



NORMALIZED LOOP GAIN AS A FUNCTION OF INPUT SIGNAL AMPLITUDE



APPLICATIONS INFORMATION

1. BIAS REFERENCE

Pin 1 of the 562 is an internally regulated bias reference voltage supply which should be used as a source of bias current for the phase comparator input terminals, Pins 2 and 15. Biasing may be achieved as shown in Figure 3.




FIGURE 3

2. PHASE COMPARATOR LOOP INPUTS

Of the Signetics high frequency phase locked loops, the 562 is unique in that the loop is open between the VCO and the phase comparator. Once biasing of the comparator is accomplished, as described in Bias Reference above, loop closure can be accomplished by capacitive coupling between either one or both inputs of the phase comparator and the VCO output. A divider or counter may be enclosed in the loop at this point for frequency synthesis applications or a flip-flop may be used to ensure that the output waveform has a 50% duty cycle. If large signal swings, greater than 2 volts, are to be applied to the phase comparator inputs, a 1000 ohm current limiting buffer resistor should be used in series with the coupling capacitors.

3. VCO OUTPUT

Square wave VCO outputs of both polarities (0°C and 180°C) buffered by an amplifier are available at pins 3 and 4. For proper operation of the buffer amplifier, pins 3 and 4 must be returned to ground (or the negative supply) through resistors, typically 12,000 ohms. The value of these resistors may be reduced provided that total power dissipated in the 562 does not exceed 300 milliwatts or the total average current in each emitter does not exceed 4 mA. The output amplitude is typically 4.5 volts peak referenced at +12 volts with respect to pin 8.

4. VCO TUNING

Setting the free-running frequency of the VCO is accomplished easily with one timing capacitor connected between pins 5 and 6. For the 562 Phase Locked Loop, fine tuning of the free-running frequency may be accomplished in either or both of two ways. The first method uses a trimmer capacitor connected in parallel with the VCO timing capacitor. This is the simplest technique and requires the smallest number of extra components but at the lower frequencies may be difficult to implement. The second technique incorporates two resistors and a voltage source. The resistors are connected between each of the timing capacitor terminals and a voltage source as shown in Figure 4.





FIGURE 4

The percent change in the VCO free-running frequency, f_0 , as a function of the voltage applied to point (A) is shown in the curves of Figure 5. Note that with this fine tuning technique, it is possible to increase the VCO free-running frequency to a value greater than possible with just a trimmer capacitor alone. A formula for the approximation of the VCO frequency as a function of the voltage at point (A), the resistance values and the starting frequency, is given below:

$$f = f_0 \left[1 - \frac{V_A - 6.4}{1300R} \right]$$

The recommended resistance range of R is 20,000 to 60,000 ohms.



5. LOOP GAIN CHARACTERISTICS

The overall open loop gain of the 562 PLL can be expressed as:

$$K_0 = K_1 K_2$$

where:

K_0 = total open loop gain

K_1 = phase comparator and amplifier conversion gain

K_2 = VCO conversion gain

The VCO conversion gain, K_2 , is the change of VCO frequency per unit of error voltage. In this particular design, it is numerically equal to the VCO frequency, i.e.,

$$K_2 = f_0 \text{ Hz/Volt}$$

or

$$K_2 = 2\pi f_0 \text{ radians/Volt-second}$$

The phase comparator and amplifier conversion gain, K_1 , is proportional to input signal amplitude for low input levels, $V_s \leq 40\text{mV rms}$, and it is constant and equal to about 1.5 volts/radian for higher input amplitudes. Therefore, K_1 can be approximated as:

$$K_1 \cong \frac{.04 V_s}{\sqrt{1 + \left(\frac{V_s}{40}\right)^2}}$$

where

V_s = input signal in mV rms.

562 APPLICATIONS INFORMATION (Cont'd.)

6. SIGNAL INPUT

The input structure is basically differential and may be used in this manner. Biasing is supplied to the input terminals from an internal regulated supply so signal inputs must be capacitively coupled. In most applications where the input is single-ended, the unused input should be bypassed to ground.

7. DEMODULATED OUTPUT

Pin 9 is a low impedance output terminal for the loop error voltage. It is at this point that the demodulated FM output is obtained. When used, it must be biased by a resistor to ground (or negative supply), and the resistor value may be adjusted downward provided that the output current does not exceed 5mA or the dissipation in the 562 does not exceed the absolute maximum ratings. When not used, pin 9 may be left open.

8. DE-EMPHASIS FILTER

The de-emphasis terminal, pin 10, is normally required when the PLL is used to demodulate Frequency Modulated Audio signals. In this application, a capacitor from this terminal to ground provides the required de-emphasis. For other applications it may be used to shape the output response. The 3 dB bandwidth of the output amplifier is related to the de-emphasis capacitor, C_D , as:

$$f_{3dB} = \frac{1}{2\pi R_D C_D}$$

where R_D is 8000 ohms.


When the PLL system is utilized for applications not requiring the use of the output amplifier, pin 10 should be by-passed to ground.

9. TRACKING RANGE CONTROL (Pin 7)

Any bias current, I_p , injected into the tracking range control, reduces the tracking range of the PLL by decreasing the output of the limiter. The variation of the tracking range and the center frequency, as a function of I_p , are shown in the characteristic curves with I_p defined positive going into the tracking range control terminal. This terminal is normally at a DC level of +0.6 volts and presents an impedance of 600Ω.

10. LOW-PASS FILTER

In most applications, a loop low-pass filter should be connected between pins 13 and 14 and ground. It is used to set the loop response time, controlling the capture range and the rejection of out of band information. Four filter configurations and their transfer functions are shown in Figures 6 through 9. For VCO operating frequencies below 5 MHz, configurations shown in Figures 6 and 7 may be used. At higher frequencies, configurations shown in Figures 8 and 9 should be used to ensure loop stability. R is the impedance seen looking into the low pass filter terminals. Pins 13 and 14; and, in the 562, is nominally 6000 ohms.



11. LOOP GAIN (Threshold) CONTROL

The overall Phase Locked Loop gain can be reduced by connecting a resistor, R_F , across the low-pass filter terminals, pins 13 and 14. This causes the loop gain and the detection sensitivity to decrease by a factor α , where:

$$\alpha = \frac{R_F}{12,000 + R_F}$$

Reduction of loop gain may be desirable at operating frequencies greater than 5 MHz because, at these frequencies, high loop gain may cause instability.

12. STATIC LOOP PHASE-ERROR

When the PLL is in lock, the VCO outputs have a nominal $\pm 90^\circ$ phase shift with respect to the input signal. Due to internal offsets, this nominal angle at perfect lock condition may shift a few degrees, typically $\pm 5^\circ$ or less.

LINEAR INTEGRATED CIRCUITS


DESCRIPTION

The SE/NE565 Phase-Locked Loop (PLL) is a self-contained, adaptable filter and demodulator for the frequency range from 0.001 Hz to 500 kHz. The circuit comprises a voltage-controlled oscillator of exceptional stability and linearity, a phase comparator, an amplifier and a low-pass filter as shown in the block diagram. The center frequency of the PLL is determined by the free-running frequency of the VCO; this frequency can be adjusted externally with a resistor or a capacitor. The low-pass filter, which determines the capture characteristics of the loop, is formed by an internal resistor and an external capacitor.

FEATURES


- EXTREME STABILITY OF CENTER FREQUENCY (200ppm/°C typ)
- WIDE RANGE OF OPERATING VOLTAGE (± 5 to ± 12 VOLTS) WITH VERY SMALL FREQUENCY DRIFT (100ppm/% typ)
- VERY HIGH LINEARITY OF DEMODULATED OUTPUT (0.2% typ)
- CENTER FREQUENCY PROGRAMMING BY MEANS OF A RESISTOR, CAPACITOR, VOLTAGE OR CURRENT
- TTL AND DTL COMPATIBLE SQUARE-WAVE OUTPUT; LOOP CAN BE OPENED TO INSERT DIGITAL FREQUENCY DIVIDER
- HIGHLY LINEAR TRIANGLE WAVE OUTPUT
- REFERENCE OUTPUT FOR CONNECTION OF COMPARATOR IN FREQUENCY DISCRIMINATOR
- BANDPASS, ADJUSTABLE FROM $<\pm 1\%$ to $>\pm 60\%$
- FREQUENCY ADJUSTABLE OVER 10 TO 1 RANGE WITH SAME CAPACITOR

BLOCK DIAGRAM



MIN CONFIGURATIONS

A PACKAGE (Top View)



1. V^-
2. Input
3. Input
4. VCO Output
5. Phase Comparator VCO Input
6. Reference Output
7. Demodulated Output
8. External R for VCO
9. External C for VCO
10. V^+
11. NC
12. NC
13. NC
14. NC

ORDER PART NOS. SE565A/NE565A

K PACKAGE



1. V^-
2. Input
3. Input
4. VCO Output
5. Phase Comparator VCO Input
6. Reference Output
7. Demodulated Output
8. External R for VCO
9. External C for VCO
10. V^+

ORDER PART NOS. SE565K/NE565K

APPLICATIONS

FREQUENCY SHIFT KEYING

MODEMS

TELEMETRY RECEIVERS

TONE DECODERS

SCA RECEIVERS

WIDEBAND FM DISCRIMINATORS

DATA SYNCHRONIZERS

TRACKING FILTERS

SIGNAL RESTORATION

FREQUENCY MULTIPLICATION & DIVISION

ABSOLUTE MAXIMUM RATINGS (limiting values above which serviceability may be impaired)

Maximum Operating Voltage 26V
 Storage Temperature -65°C to 150°C
 Power Dissipation 300mW

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = \pm 6$ Volts unless otherwise noted)


PARAMETER	TEST CONDITIONS	SE565			NE565			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
SUPPLY REQUIREMENTS								
Supply Voltage		± 5		± 12	± 5		± 12	V
Supply Current			8	12.5		8	12.5	mA
INPUT CHARACTERISTICS								
Input Impedance	$-4\text{V} \leq V_2, V_3 \leq +1\text{V}$	7	10		5	10		$k\Omega$
Input Level Required for Tracking	$f_0 = 50\text{ kHz}$ $\pm 10\%$ frequency deviation	10	1		10	1		mVrms
VCO CHARACTERISTICS								
Center Frequency		300	500		500			kHz
Maximum Value Distribution	$C_1 = 2.7\text{ pF}$ Distribution taken about $f_0 \approx 50\text{ kHz}$	-10	0	+10	-30	0	+30	%
Drift with Temperature	$R_1 = 5.0k, C_1 = 1200\text{ pF}$ $f_0 = 50\text{ kHz}$	+75	+100	+525	+200			ppm/°C
Drift with Supply Voltage	$f_0 = 50\text{ kHz}$ $V_{CC} = \pm 6$ to ± 7 Volts		0.1	1.0	0.2	1.5		%/V
Triangle Wave								
Output Voltage Level			0		0			V
Amplitude		2	2.4	3	2	2.4	3	Vp-p
Linearity			0.2			0.5		%
Square Wave								
Logical "1" Output Voltage	$f_0 = 50\text{ kHz}$ $V_{CC} = \pm 6$ Volts	+4.9	+5.2		+4.9	+5.2		V
Logical "0" Output Voltage	$f_0 = 50\text{ kHz}$ $V_{CC} = \pm 6$ Volts		-0.2	+0.2		-0.2	+0.2	V
Duty Cycle	$f_0 = 50\text{ kHz}$	45	50	55	40	50	60	%
Rise Time			20	100		20		nsec
Fall Time			50	200		50		nsec
Output Current (sink)		0.6	1		0.6	1		mA
Output Current (source)		5	10		5	10		mA
DEMODULATED OUTPUT CHARACTERISTICS								
Output Voltage Level	(pin 7) $V_{CC} = \pm 6$ Volts	4.25	4.5	4.75	4.0	4.5	5.0	V
Maximum Voltage Swing	(pin 7)		2			2		Vp-p
Output Voltage Swing	$\pm 10\%$ frequency deviation	250	300		200	300		mVp-p
Total Harmonic Distortion			0.2	0.75		0.2	1.5	%
Output Impedance			3.6			3.6		$k\Omega$
Offset Voltage [$V_6 - V_7$] vs Temperature (drift)	$T_A = 25^\circ\text{C}$		30	100		50	200	mV
AM Rejection		30	40			40		dB

NOTES:


- Both input terminals (pins 2 and 3) must receive identical dc bias. This bias may range from 0 volts to -4 volts.
- The external resistance for frequency adjustment (R_1) must have a value between $2k\Omega$ and $20k\Omega$.
- Output voltage swings negative as input frequency increases.
- Output not buffered.

TYPICAL PERFORMANCE CHARACTERISTICS


POWER SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




FREE-RUNNING VCO FREQ. AS A FUNCTION OF VOLTAGE BETWEEN PIN 7 & 10 (VCO CONVERSION GAIN)




LOCK RANGE AS A FUNCTION OF INPUT VOLTAGE




LOCK RANGE AS A FUNCTION OF GAIN SETTING RESISTANCE (PIN 6-7)




CHANGE IN FREE-RUNNING VCO FREQUENCY AS A FUNCTION OF TEMPERATURE



VCO OUTPUT WAVEFORM



SCHEMATIC DIAGRAM



DESIGN FORMULAS

Free-running frequency of VCO $f_0 = \frac{1.2}{4R_1C_1}$ in Hz

Lock-range $f_L = \pm \frac{8f_0}{V_{CC}}$ in Hz

Capture-range $f_C \approx \pm \frac{1}{2\pi} \sqrt{\frac{2\pi f_L}{\tau}}$

where $\tau = (3.6 \times 10^3) \times C_2$

DEFINITION OF TERMS

FREE-RUNNING FREQUENCY (f_0)

Frequency of VCO without input signal, both inputs grounded.

CAPTURE-RANGE

That range of frequencies about f_0 over which the loop will acquire lock with an input signal initially starting out of lock.

LOCK-RANGE OR TRACKING-RANGE

That range of frequencies in the vicinity of f_0 over which the VCO, once locked to the input signal, will remain locked.

TYPICAL APPLICATIONS

FM DEMODULATION

The 565 Phase Locked Loop is a general purpose circuit designed for highly-linear FM demodulation. During lock, the average dc level of the phase comparator output signal is directly proportional to the frequency of the input signal. As the input frequency shifts, it is this output signal which causes the VCO to shift its frequency to match that of the input. Consequently, the linearity of the phase comparator output with frequency is determined by the voltage-to-frequency transfer function of the VCO.

Because of its unique and highly linear VCO, the 565 PLL can lock to and track an input signal over a very wide range (typically $\pm 60\%$) with very high linearity (typically, within 0.5%).

A typical connection diagram is shown in Figure 1. The VCO free-running frequency is given approximately by

$f_0 = \frac{1.2}{4R_1C_1}$ and should be adjusted to be at the center

of the input signal frequency range. C_1 can be any value, but R_1 should be within the range of 2000 to 20,000 ohms with an optimum value on the order of 4000 ohms. The source can be direct coupled if the dc resistances seen from pins 2 and 3 are equal and there is no dc voltage difference between the pins. A short between pins 4 and 5 connects the VCO to the phase comparator. Pin 6 provides a dc reference voltage that is close to the dc potential of the demodulated output (pin 7). Thus, if a resistance (R_2 in Figure 1) is connected between pins 6 and 7, the gain of the output stage can be reduced with little change in the dc voltage level at the output. This allows the lock range to be decreased with little change in the free-running frequency. In this manner the lock range can be decreased from $\pm 60\%$ of f_0 to approximately $\pm 20\%$ of f_0 (at $\pm 6V$).

A small capacitor (typically 0.001 μF) should be connected between pins 7 and 8 to eliminate possible oscillation in the control current source.

A single-pole loop filter is formed by the capacitor C_2 , connected between pin 7 and positive supply, and an internal resistance of approximately 3600 ohms.




FIGURE 1

FREQUENCY SHIFT KEYING (FSK)

FSK refers to data transmission by means of carrier which is shifted between two preset frequencies. This frequency shift is usually accomplished by driving a VCO with the binary data signal so that the two resulting frequencies correspond to the "0" and "1" states (commonly called space and mark) of the binary data signal.

A simple scheme using the 565 to receive FSK signals of 1070 Hz and 1270 Hz is shown in Figure 2. As the signal appears at the input, the loop locks to the input frequency and tracks it between the two frequencies with a corresponding dc shift at the output.

The loop filter capacitor C_2 is chosen smaller than usual to eliminate overshoot on the output pulse, and a three-stage RC ladder filter is used to remove the carrier component from the output. The band edge of the ladder filter is chosen to be approximately half way between the maximum keying rate (in this case 300 baud or 150 Hz) and twice the input frequency (approximately 2200 Hz). The output signal can now be made logic compatible by connecting a voltage comparator between the output and pin 6 of the loop. The free-running frequency is adjusted with R_1 so as to result in a slightly-positive voltage at the output at $f_{in} = 1070$ Hz.

The input connection is typical for cases where a dc voltage is present at the source and therefore a direct connection is not desirable. Both input terminals are returned to ground with identical resistors (in this case, the values are chosen to effect a 600-ohm input impedance).




FIGURE 2


FREQUENCY MULTIPLICATION

There are two methods by which frequency multiplication can be achieved using the 565:


1. Locking to a harmonic of the input signal.
2. Inclusion of a digital frequency divider or counter in the loop between the VCO and phase comparator.

The first method is the simplest, and can be achieved by setting the free-running frequency of the VCO to a multiple of the input frequency. A limitation of this scheme is that the lock range decreases as successively higher and weaker harmonics are used for locking. If the input frequency is to be constant with little tracking required, the loop can generally be locked to any one of the first 5 harmonics. For higher orders of multiplication, or for cases where a large lock range is desired, the second scheme is more desirable. An example of this might be a case where the input signal varies over a wide frequency range and a large multiple of the input frequency is required.

A block diagram of the second scheme is shown in Figure 3. Here the loop is broken between the VCO and the phase comparator, and a frequency divider is inserted. The funda-



mental of the divided VCO frequency is locked to the input frequency in this case, so that the VCO is actually running at a multiple of the input frequency. The amount of multiplication is determined by the frequency divider. A typical connection scheme is shown in Figure 4. To set up the circuit, the frequency limits of the input signal must be determined. The free-running frequency of the VCO is then adjusted by means of R_1 and C_1 (as discussed under FM demodulation) so that the output frequency of the divider is midway between the input frequency limits. The filter capacitor, C_2 , should be large enough to eliminate variations in the demodulated output voltage (at pin 7), in order to stabilize the VCO frequency. The output can now be taken as the VCO squarewave output, and its fundamental will be the desired multiple of the input frequency (f_1) as long as the loop is in lock.



SCA (BACKGROUND MUSIC) DECODER


Some FM stations are authorized by the FCC to broadcast uninterrupted background music for commercial use. To do this a frequency modulated subcarrier of 67 kHz is used. The frequency is chosen so as not to interfere with the normal stereo or monaural program; in addition, the level of the subcarrier is only 10% of the amplitude of the combined signal.

The SCA signal can be filtered out and demodulated with the NE565 Phase Locked Loop without the use of any resonant circuits. A connection diagram is shown in Figure 5. This circuit also serves as an example of operation from a single power supply.

A resistive voltage divider is used to establish a bias voltage for the input (pins 2 and 3). The demodulated (multiplex) FM signal is fed to the input through a two-stage high-pass filter, both to effect capacitive coupling and to attenuate the strong signal of the regular channel. A total signal amplitude, between 80 mV and 300 mV, is required at the input. Its source should have an impedance of less than 10,000 ohms.

The Phase Locked Loop is tuned to 67 kHz with a 5000 ohm potentiometer; only approximate tuning is required, since the loop will seek the signal.

The demodulated output (pin 7) passes through a three-stage low-pass filter to provide de-emphasis and attenuate the high-frequency noise which often accompanies SCA transmission. Note that no capacitor is provided directly at pin 7; thus, the circuit is operating as a first-order loop. The demodulated output signal is in the order of 50 mV and the frequency response extends to 7 kHz.



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The SE/NE 566 Function Generator is a voltage controlled oscillator of exceptional stability and linearity with buffered square wave and triangle wave outputs. The frequency of oscillation is determined by an external resistor and capacitor and the voltage applied to the control terminal. The oscillator can be programmed over a ten to one frequency range by proper selection of an external resistance and modulated over a ten to one range by the control voltage, with exceptional linearity.


FEATURES

- WIDE RANGE OF OPERATING VOLTAGE (10 to 24 volts)
- VERY HIGH LINEARITY OF MODULATION
- EXTREME STABILITY OF FREQUENCY (100 ppm/°C typical)
- HIGHLY LINEAR TRIANGLE WAVE OUTPUT
- HIGH ACCURACY SQUARE WAVE OUTPUT
- FREQUENCY PROGRAMMING BY MEANS OF A RESISTOR, CAPACITOR, VOLTAGE OR CURRENT
- FREQUENCY ADJUSTABLE OVER 10 TO 1 RANGE WITH SAME CAPACITOR


APPLICATIONS

- TONE GENERATORS
- FREQUENCY SHIFT KEYING
- FM MODULATORS
- CLOCK GENERATORS
- SIGNAL GENERATORS
- FUNCTION GENERATORS


EQUIVALENT CIRCUIT



PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



LINEAR INTEGRATED CIRCUITS ■ SE/NE566

ABSOLUTE MAXIMUM RATINGS (Limiting values above which serviceability may be impaired)

Maximum Operating Voltage	26V
Storage Temperature	-65°C to 150°C
Power Dissipation	300mW


ELECTRICAL CHARACTERISTICS (25°C, 12 Volts, unless otherwise stated)

CHARACTERISTICS	SE566			NE566			UNITS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
GENERAL							
Operating Temperature Range	-55		125	0		70	°C
Operating Supply Voltage			24			24	Volts
Operating Supply Current		7	12.5		7	12.5	mA
VCO (Note 1)							
Maximum Operating Frequency		1			1		MHz
Frequency Drift with Temperature		100			200		ppm/°C
Frequency Drift with Supply Voltage		1			2		%/volt
Control Terminal Input Impedance (Note 2)		1			1		MΩ
FM Distortion (±10% Deviation)		0.2	0.75		0.2	1.5	%
Maximum Sweep Rate		1			1		MHz
Sweep Range		10:1			10:1		
OUTPUT							
Triangle Wave Output -							
Impedance		50			50		Ω
Voltage	2	2.4		2	2.4		Volts pp
Linearity		0.2			0.5		%
Square Wave Output -							
Impedance		50			50		Ω
Voltage	5	5.4		5	5.4		Volts pp
Duty Cycle	45	50	55	40	50	60	%
Rise Time		20			20		nsec
Fall Time		50			50		nsec





NOTES:

- The external resistance for frequency adjustment (R_1) must have a value between $2K\Omega$ and $20K\Omega$.
- The bias voltage (V_C) applied to the control terminal (pin 5) should be in the range $3/4 V^+ \leq V_C \leq V^+$.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



OPERATING INSTRUCTIONS

The SE/NE 566 Function Generator is a general purpose voltage controlled oscillator designed for highly linear frequency modulation. The circuit provides simultaneous square wave and triangle wave outputs at frequencies up to 1 MHz. A typical connection diagram is shown in Figure 1. The control terminal (pin 5) must be biased externally with a voltage (V_C) in the range

$$3/4 V^+ \leq V_C \leq V^+$$

where V_{CC} is the total supply voltage. In Figure 1, the control voltage is set by the voltage divider formed with R_2 and R_3 . The modulating signal is then ac coupled with the capacitor C_2 . The modulating signal can be direct coupled as well, if the appropriate dc bias voltage is applied to the control terminal. The frequency is given approximately by

$$f_o \approx \frac{2(V^+ - V_C)}{R_1 C_1 V^+}$$

and R_1 should be in the range $2K < R_1 < 20K\Omega$. A small capacitor (typically $0.001\mu f$) should be connected between pins 5 and 6 to eliminate possible oscillation in the control current source.




FIGURE 1

OPERATING INSTRUCTIONS (Cont'd)

If the VCO is to be used to drive standard logic circuitry, it may be desirable to use a dual supply of ± 5 volts as shown in Figure 2. In this case the square wave output has the proper dc levels for logic circuitry. RTL can be driven directly from pin 3. For DTL or T²L gates, which require a current sink of more than 1 mA, it is usually necessary to connect a 5K Ω resistor between pin 3 and negative supply. This increases the current sinking capability to 2 mA. The third type of interface shown uses a saturated transistor between the 566 and the logic circuitry. This scheme is used primarily for T²L circuitry which requires a fast fall time (< 50 nsec) and a large current sinking capability.




FIGURE 2

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The SE/NE 567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency, and output delay are independently determined by means of four external components.


FEATURES

- WIDE FREQUENCY RANGE (.01Hz TO 500kHz)
- HIGH STABILITY OF CENTER FREQUENCY
- INDEPENDENTLY CONTROLLABLE BANDWIDTH (0 TO 14 PERCENT)
- HIGH OUT-BAND SIGNAL AND NOISE REJECTION
- LOGIC-COMPATIBLE OUTPUT WITH 100mA CURRENT SINKING CAPABILITY
- INHERENT IMMUNITY TO FALSE SIGNALS
- FREQUENCY ADJUSTMENT OVER A 20 TO 1 RANGE WITH AN EXTERNAL RESISTOR

APPLICATIONS


- TOUCH TONE® DECODING
- CARRIER CURRENT REMOTE CONTROLS
- ULTRASONIC CONTROLS (REMOTE TV, ETC.)
- COMMUNICATIONS PAGING
- FREQUENCY MONITORING AND CONTROL
- WIRELESS INTERCOM
- PRECISION OSCILLATOR

BLOCK DIAGRAM



PIN CONFIGURATION


T PACKAGE (Top View)



1. Output Filter Capacitor C_3
2. Low Pass Filter Capacitor C_2
3. Input
4. Supply Voltage +V
5. Timing Element R_1
6. Timing Elements R_1 and C_1
7. Ground
8. Output

ORDER PART NOS. SE567T/NE567T

V PACKAGE



1. Output Filter Capacitor C_3
2. Low Pass Filter Capacitor C_2
3. Input
4. Supply Voltage +V
5. Timing Element R_1
6. Timing Elements R_1 and C_1
7. Ground
8. Output

ORDER PART NO. NE567V

ABSOLUTE MAXIMUM RATINGS:

Operating Temperature	0°C to 70°C NE567 -55°C to 125°C SE567
Operating Voltage	10V
Positive Voltage at Input	0.5V above Supply Voltage (Pin 4)
Negative Voltage at Input	-10 VDC
Output Voltage (collector of output transistor)	15 VDC
Storage Temperature	-65°C to 150°C
Power Dissipation	300mW

LINEAR INTEGRATED CIRCUITS ■ 567

ELECTRICAL CHARACTERISTICS (V+ = 5.0 Volts, T_A = 25°C unless noted)


CHARACTERISTICS	SE567			NE567			UNITS	TEST CONDITIONS
	MIN	TYP	MAX	MIN	TYP	MAX		
CENTER FREQUENCY (NOTE 1)								
Highest Center Frequency (f ₀)	100	500		100	500		kHz	
Center Frequency Stability (Note 2)		36±140 35±60			36±140 35±60		ppm/°C ppm/°C	-55 to 125°C 0 to 70°C
Center Frequency Shift with Supply Voltage		0.5	1		0.7	2	%/Volt	f ₀ = 100KHz
DETECTION BANDWIDTH								
Largest Detection Bandwidth	12	14	16	10	14	18	% of f ₀	f ₀ = 100KHz
Largest Detection Bandwidth Skew		1	2		2	3	% of f ₀	
Largest Detection Bandwidth - Variation with Temperature		±0.1			±0.1		%/°C	V _i = 300mVrms
Largest Detection Bandwidth - Variation with Supply Voltage		±2			±2		%/Volt	V _i = 300mVrms
INPUT								
Input Resistance		20			20		KΩ	
Smallest Detectable Input Voltage (V _i)		20	25		20	25	mV rms	I _L = 100mA, f _i = f ₀
Largest No-Output Input Voltage	10	15		10	15		mV rms	I _L = 100mA, f _i = f ₀
Greatest Simultaneous Outband Signal to Inband Signal Ratio		+6			+6		dB	
Minimum Input Signal to Wideband Noise Ratio		-6			-6		dB	B _n = 140KHz
OUTPUT								
Fastest On-Off Cycling Rate		f ₀ /20			f ₀ /20			
"1" Output Leakage Current		0.01	25		0.01	25	μA	
"0" Output Voltage		0.2 0.6	0.4 1.0		0.2 0.6	0.4 1.0	Volt Volt	I _L = 30mA I _L = 100mA
Output Fall Time (Note 3)		30			30		n sec	R _L = 50Ω
Output Rise Time (Note 3)		150			150		n sec	R _L = 50Ω
GENERAL								
Operating Voltage Range	4.75		9.0	4.75		9.0	Volts	
Supply Current - Quiescent		6	8		7	10	mA	
Supply Current - Activated		11	13		12	15	mA	R _L = 20KΩ
Quiescent Power Dissipation		30			35		mW	

NOTES:


1. Frequency determining resistor R_f should be between 1 and 20KΩ.
2. Applicable over 4.75 to 5.75 volts. See graphs for more detailed information.
3. Pin 8 to Pin 1 feedback R_L network selected to eliminate pulsing during turn-on and turn-off.

TYPICAL CHARACTERISTIC CURVES


BANDWIDTH VERSUS INPUT SIGNAL AMPLITUDE




LARGEST DETECTION BANDWIDTH VERSUS OPERATING FREQUENCY




DETECTION BANDWIDTH AS A FUNCTION OF C_2 AND C_3




TYPICAL SUPPLY CURRENT VERSUS SUPPLY VOLTAGE




GREATEST NUMBER OF CYCLES BEFORE OUTPUT




TYPICAL OUTPUT VOLTAGE VERSUS TEMPERATURE




CENTER FREQUENCY COEFFICIENT TEMPERATURE (MEAN AND S.D.)




TYPICAL FREQUENCY DRIFT WITH TEMPERATURE (MEAN AND S.D.)




TYPICAL BANDWIDTH VARIATION WITH TEMPERATURE



TYPICAL CHARACTERISTIC CURVES (Cont'd.)



INTERNAL CONNECTIONS



DESIGN FORMULAS

$$f_0 \approx \frac{1.1}{R_1 C_1}$$

$$BW \approx 1070 \sqrt{\frac{V_i}{f_0 C_2}} \text{ in \% of } f_0, V_i < 200\text{mV}$$

Where

V_i = Input Voltage (mV)

C_2 = Low-Pass Filter Capacitor (μF)

PHASE LOCKED LOOP TERMINOLOGY

CENTER FREQUENCY (f_0)

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

DETECTION BANDWIDTH (BW)

The frequency range, centered about f_0 , within which an input signal above the threshold voltage (typically 20mV rms) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.



LARGEST DETECTION BANDWIDTH

The largest frequency range within which an input signal above the threshold voltage will cause a logical zero state on the output. The maximum detection bandwidth corresponds to the loop lock range.

DETECTION BAND SKEW

A measure of how well the largest detection band is centered about the center frequency, f_0 . The skew is defined as $(f_{\text{max}} + f_{\text{min}} - 2f_0)/f_0$ where f_{max} and f_{min} are the frequencies corresponding to the edges of the detection band. The skew can be reduced to zero if necessary by means of an optional centering adjustment.


TYPICAL RESPONSE



OPERATING INSTRUCTIONS

Figure 1 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components R_1 , C_1 , C_2 and C_3 .

1. Select R_1 and C_1 for the desired center frequency. For best temperature stability, R_1 should be between 2K and 20K ohm, and the $R_1 C_1$ product should have sufficient stability, over the projected temperature range to meet the necessary requirements.
2. Select the low-pass capacitor, C_2 , by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude variation is known, the appropriate value of $f_0 C_2$ necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and C_2 may be adjusted accordingly. For example, constant bandwidth operation requires that input amplitude be above 200mVrms. The bandwidth, as noted on the graph, is then controlled solely by the $f_0 C_2$ product (F_0 (Hz), C_2 (μfd)).
3. The value of C_3 is generally non-critical. C_3 sets the band edge of a low pass filter which attenuates frequencies outside the detection band to eliminate spurious outputs. If C_3 is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If C_3 is too large, turn-on and turn-off of the output stage will be delayed until the voltage on C_3 passes the threshold voltage. (Such a delay may be desirable to avoid spurious outputs due to transient frequencies.) A typical minimum value for C_3 is $2C_2$.



AVAILABLE OUTPUTS (Figure 2)

The primary output is the uncommitted output transistor collector, pin 8. When an in-band input signal is present, this transistor saturates; its collector voltage being less than 1.0 volt (typically 0.6V) at full output current (100mA). The voltage at pin 2 is the phase detector output, a linear function of frequency, over the range of 0.95 to 1.05 f_0 , with a slope of about 20mV/% frequency deviation. The average voltage at pin 1 is, during lock, a function of the in-band input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave output of magnitude $(V^+ - 2V_{be}) \approx (V^+ - 1.4V)$ having a dc average of $V^+/2$. A 1K Ω load may be driven from pin 5. Pin 6 is an exponential triangle of 1 volt peak-to-peak

WAVEFORM OUTPUTS (Cont'd.)

with an average dc level of $V^+ / 2$. Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stability.




FIGURE 2

OPERATING PRECAUTIONS

A brief review of the following precautions will help the user attain the high level of performance of which the 567 is capable.

1. Operation in the high input level mode (above 200mV) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the in band signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at $f_0/3$, $f_0/5$, etc.
2. The 567 will lock onto signals near $(2n+1) f_0$, and will give an output for signals near $(4n+1) f_0$ where $n = 0, 1, 2$, etc. Thus, signals at $5 f_0$ and $9 f_0$ can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
3. Maximum immunity from noise and out-band signals is afforded in the low input level (Below 200mVrms) and reduced bandwidth operating mode. However, decreased loop damping causes the worse-case lock-up time to increase, as shown by the Greatest Number of Cycles Before Output vs. Bandwidth graph.

4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum. The power supply should be adequately bypassed close to the 567 with an 0.01 μ F or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a low-frequency oscillation into and out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply, or increasing the supply filter capacitor.

SPEED OF OPERATION

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when C_2 is at a minimum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away from the incoming frequency rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical minimum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of C_2 and C_3 which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of $f_0/10$ baud.

$$C_2 = \frac{130}{f_0} \mu F$$


$$C_3 = \frac{260}{f_0} \mu F$$

in cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent C_3 voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

OPTIONAL CONTROLS

The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is taken of the added control possibilities available through the use of additional external components. In the diagrams given, typical values are suggested where applicable. For best results resistors used, except where noted, should have the same temperature coefficient. Ideally, silicon diodes would be low-resistivity types, such as forward-biased low-voltage zeners or forward-biased transistor base-emitter junctions. However, ordinary low-voltage diodes should be adequate for most applications.


SENSITIVITY ADJUSTMENT



When operated as a very narrow band detector (less than 8 percent), both C_2 and C_3 are made quite large in order to improve noise and outband signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567 will also give an output for lower-level signals (10m or lower).


By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed, C_2 and C_3 are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the outband beat notes do not feed through to the output stage. Since the input level must be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.

CHATTER PREVENTION




Chatter occurs in the output stage when C_3 is relatively small, so that the lock transient and the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input, (pin 1) the chatter can be eliminated. Three schemes for doing this are given above. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by making C_3 large, the feedback circuit will enable faster operation of the 567 by allowing C_3 to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.

DETECTION BAND CENTERING (OR SKEW) ADJUSTMENT




When it is desired to alter the location of the detection band (corresponding to the loop capture range) within the largest detection band (lock range), the circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since R_B also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.

FIGURE 1. Frequency response of the 567.




Although a large value of C_2 will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band operation. Note that the reduced impedance level at terminal 2 will require that a larger value of C_2 be used for a given filter cutoff frequency. If more than three 567s are to be used, the R_B , R_C network can be eliminated and the R_A resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.

FIGURE 2. Latching 567.



To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.

FIGURE 3. Selection of R_1 value.




For precision, very low-frequency applications, where the value of C_1 becomes large, an overall cost savings may be achieved by inserting a voltage follower between the R_1 , C_1 junction and pin 6, so as to allow a higher value of R_1 and a lower value of C_1 for a given frequency.

FIGURE 4. Precision damping.


To change the center frequency, the value of R_1 can be changed with a mechanical or solid state switch, or additional C_1 capacitors may be added by grounding them through saturating npn transistors.

TYPICAL APPLICATIONS

CARRIER-CURRENT REMOTE CONTROL OR INTERCOM




DUAL-TONE DECODER



1. Resistor and capacitor values chosen for desired frequencies and bandwidth.
2. If C_3 is made large so as to delay turn-on of the top 567, decoding of sequential (f_1, f_2) tones is possible.

TOUCH-TONE® DECODER




Component Values (Typical)


- R_1 6.8 to 15K ohm
- R_2 4.7K ohm
- R_3 20K ohm
- C_1 0.10 mfd
- C_2 1.0 mfd 6V
- C_3 2.2mfd 6V
- C_4 250 6V

APPLICATIONS (Cont'd.)


OSCILLATOR WITH QUADRATURE OUTPUT




OSCILLATOR WITH DOUBLE FREQUENCY OUTPUT




PRECISION OSCILLATOR WITH 20nsec SWITCHING




PULSE GENERATOR WITH 25% DUTY CYCLE




PRECISION OSCILLATOR TO SWITCH 100ma LOADS




PULSE GENERATOR



24% BANDWIDTH TONE DECODER



0° TO 180° PHASE SHIFTER



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The SE/NE 592 is a monolithic, two stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high pass, low pass, or band pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display and video recorder systems. The 592 is a pin-for-pin replacement for the $\mu A733$.


FEATURES

- 120 MHz BANDWIDTH
- ADJUSTABLE GAINS FROM 0 TO 400
- ADJUSTABLE PASS BAND
- NO FREQUENCY COMPENSATION REQUIRED


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 8V$
Differential Input Voltage	$\pm 5V$
Common Mode Input Voltage	$\pm 6V$
Output Current	10mA
Operating Temperature Range	
SE592K	$-55^{\circ}C$ to $+125^{\circ}C$
NE592K	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

UNIVALENT CIRCUIT



PIN CONFIGURATIONS



Thermal Resistance (θ_{j-A} , Junction to Ambient for each package):
 A Package 0.16 $^{\circ}C/mW$
 K Package 0.145 $^{\circ}C/mW$
 Power Dissipation 500mW

LINEAR INTEGRATED CIRCUITS ■ SE592/NE592

Standard Conditions ($T_A = +25^\circ\text{C}$, $V_S = \pm 6\text{V}$, $V_{CM} = 0$ unless otherwise specified)


PARAMETER	TEST CONDITIONS	NE 592			SE 592			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Differential Voltage Gain								
Gain 1	Note 1 $R_L = 2\text{K}\Omega$, $V_{OUT} = 3\text{V p-p}$	250	400	600	300	400	500	
Gain 2	Note 2	80	100	120	90	100	110	
Bandwidth								
Gain 1	Note 1		40			40		MHz
Gain 2	Note 2		90			90		MHz
Rise Time								
Gain 1	Note 1 $V_{OUT} = 1\text{V p-p}$		10.5			10.5		ns
Gain 2	Note 2		4.5	12		4.5	10	ns
Propagation Delay								
Gain 1	Note 1 $V_{OUT} = 1\text{V p-p}$		7.5			7.5		ns
Gain 2	Note 2		6.0	10		6.0	10	ns
Input Resistance								
Gain 1	Note 1		4.0			4.0		$\text{K}\Omega$
Gain 2	Note 2	10	30		20	30		$\text{K}\Omega$
Input Capacitance	Gain 2, Note 2		2.0			2.0		pF
Input Offset Current			0.4	5.0		0.4	3.0	μA
Input Bias Current			9.0	30		9.0	20	μA
Input Noise Voltage	BW 1 kHz to 10 kHz		12			12		$\mu\text{V rms}$
Input Voltage Range				± 1.0			± 1.0	V
Common Mode Rejection Ratio								
Gain 2	$V_{CM} \pm 1\text{V}$, $F < 100\text{ kHz}$	60	86		60	86		dB
Gain 2	$V_{CM} \pm 1\text{V}$, $F = 5\text{ MHz}$		60			60		dB
Supply Voltage Rejection Ratio								
Gain 2	$\Delta V_S = \pm 0.5\text{V}$	50	70		50	70		dB
Output Offset Voltage								
Gain 3	$R_L = \infty$, Note 3		0.35	0.75		0.35	0.75	V
Output Common Mode Voltage	$R_L = \infty$	2.4	2.9	3.4	2.4	2.9	3.4	V
Output Voltage Swing	$R_L = 2\text{K}$	3.0	4.0		3.0	4.0		
Output Resistance			20			20		Ω
Power Supply Current	$R_L = \infty$		18	24		18	24	mA

Recommended Operating Supply Voltages ($V_S = \pm 6.0\text{V}$)







NOTES:

- Gain select pins G_{1A} and G_{1B} connected together.
- Gain select pins G_{2A} and G_{2B} connected together.
- All gain select pins open.

TEST CIRCUITS ($T_A = 25^\circ\text{C}$ unless otherwise specified)




GENERAL CHARACTERISTICS




TYPICAL CHARACTERISTIC CURVES (Cont'd)


DIFFERENTIAL OVERDRIVE RECOVERY TIME




PULSE RESPONSE AS A FUNCTION OF SUPPLY VOLTAGE




PULSE RESPONSE AS A FUNCTION OF TEMPERATURE




VOLTAGE GAIN AS A FUNCTION OF TEMPERATURE




GAIN VS FREQUENCY AS A FUNCTION OF TEMPERATURE




VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE



GAIN VS FREQUENCY AS A FUNCTION OF SUPPLY VOLTAGE




VOLTAGE GAIN ADJUST CIRCUIT



(Pin numbers apply to K Package)


FIGURE 3

VOLTAGE GAIN AS A FUNCTION OF R_{ADJ} (FIGURE 3)




GENERAL CHARACTERISTIC CURVES (Cont'd)


SUPPLY CURRENT AS A FUNCTION OF TEMPERATURE




SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE AND CURRENT SWING AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




INPUT RESISTANCE AS A FUNCTION OF TEMPERATURE



INPUT NOISE VOLTAGE AS A FUNCTION OF SOURCE RESISTANCE




VOLTAGE GAIN AS A FUNCTION OF FREQUENCY (ALL GAIN SELECT PINS OPEN)




APPLICATIONS

DISC/TAPE PHASE MODULATED
READBACK SYSTEMS




FILTER NETWORKS



Z NETWORK	FILTER TYPE	$\frac{v_O(s)}{v_I(s)}$ TRANSFER FUNCTION
	LOW PASS	$\frac{1.4 \times 10^4}{L} \left[\frac{1}{s + R/L} \right]$
	HIGH PASS	$\frac{1.4 \times 10^4}{R} \left[\frac{s}{s + 1/RC} \right]$
	BAND PASS	$\frac{1.4 \times 10^4}{L} \left[\frac{s}{s^2 + R/L + 1/LC} \right]$
	BAND REJECT	$\frac{1.4 \times 10^4}{R} \left[\frac{s^2 + 1/LC}{s^2 + 1/LC + s/RC} \right]$

NOTE: IN THE NETWORKS ABOVE, THE R VALUE USED IS ASSUMED TO INCLUDE $2r_E$, OR APPROXIMATELY 32 OHMS.

DIFFERENTIATION WITH
HIGH COMMON MODE
NOISE REJECTION



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The μ A709 is a high performance monolithic operational amplifier with differential inputs. High open loop gain, high input impedance, wide input common mode and output voltage ranges plus low temperature drift enable it to be used in many applications formerly satisfied only by discrete amplifiers.

FEATURES

- OPEN LOOP VOLTAGE GAIN = 45,000
- OUTPUT VOLTAGE SWING = $\pm 14V$
- INPUT COMMON MODE RANGE = $\pm 10V$
- DIFFERENTIAL INPUT RESISTANCE = μ A709 250k Ω
 μ A709C 400k Ω


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$
Internal Power Dissipation (Note 1)	N5709 250 mW S5709 300 mW
Differential Input Voltage	$\pm 5.0V$
Input Voltage	$\pm 10V$
Open Short-Circuit Duration ($T_A = 25^\circ C$)	$-25^\circ C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Operating Temperature Range	μ A709C $0^\circ C$ to $+75^\circ C$ μ A709 $-55^\circ C$ to $+125^\circ C$
Lead Temperature (Soldering, 60 sec)	$300^\circ C$

NOTE:

1. Rating applied for case temperatures to $+125^\circ C$; derate linearly at 5.6mW/ $^\circ C$ for ambient temperatures above $+95^\circ C$.


INTERNAL CIRCUIT SCHEMATIC



PIN CONFIGURATIONS

A PACKAGE


(Top View)



ORDER PART NOS.
 μ A790A/ μ A709CA

1. NC
2. NC
3. Input compensation A
4. Inverting input
5. Non-inverting input
6. V^-
7. NC
8. NC
9. Output Compensation
10. Output
11. V^+
12. Input compensation B
13. NC
14. NC


Q PACKAGE



ORDER PART NOS. μ A709Q/ μ A709CQ

1. NC
2. Input compensation A
3. Inverting input
4. Non-inverting input
5. V^-
6. Output compensation
7. Output
8. V^+
9. Input compensation B
10. NC

T PACKAGE




ORDER PART NOS. μ A709T/ μ A709CT

1. Input compensation A
2. Inverting input
3. Non-inverting input
4. V^-
5. Output compensation
6. Output
7. V^+
8. Input compensation B

LINEAR CHARACTERISTICS ($T_A = \pm 25^\circ\text{C}$, $V_S = \pm 15\text{V}$ (709C); $\pm 9 \leq V_S \leq \pm 15$ (709) unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN.	$\mu A709$			$\mu A709\text{C}$			UNITS
			TYP.	MAX.	MIN.	TYP.	MAX.		
INPUT CHARACTERISTICS									
Offset Voltage @ 25°C	$R_S \leq 10\text{K}\Omega$, $+9\text{V} \leq V_S \leq +15\text{V}$		1	5		2	7.5	mV	
Over Temperature	$R_S \leq 10\text{K}\Omega$, $\pm 9\text{V} \leq \pm 15\text{V}$			6			10	mV	
Offset Current @ 25°C			50	200		100	500	nA	
Over Temperature	$T_A = +125^\circ\text{C}$		20	200				nA	
	$T_A = -55^\circ\text{C}$		100	500				nA	
	$0^\circ\text{C} \leq T_A \leq 75^\circ\text{C}$						750	nA	
Bias Current @ 25°C			200	500		300	1500	nA	
Over Temperature	$T_A = -55^\circ\text{C}$		0.5	1.5				μA	
INPUT RESISTANCE @ 25°C		150	400		50	250		$\text{k}\Omega$	
Over Temperature		40	100		35			$\text{k}\Omega$	
INPUT VOLTAGE RANGE @ 25°C					± 8.0	± 10		V	
Over Temperature	$V_S = \pm 15\text{V}$	± 8.0	± 10					V	
OUTPUT CHARACTERISTICS									
Resistance @ 25°C			150			150		Ω	
Voltage Swing	$R_L \geq 10\text{K}\Omega$				± 12	± 14		V	
	$R_L \geq 2\text{k}\Omega$				± 10	± 13		V	
Over Temperature	$V_S = \pm 15\text{V}$, $R_L \geq 10\text{K}\Omega$	± 12	± 14					V	
	$V_S = \pm 15\text{V}$, $R_L \geq 2\text{K}\Omega$	± 10	± 13					V	
POWER CONSUMPTION				80	165	80	200	mW	
TRANSIENT RESPONSE (Figure 1)									
Rise Time	$V_{in} = 10\text{mV}$, $R_L = 2\text{K}\Omega$		0.3	1.0		0.3	1.0	μW	
Overshoot	$C_L \leq 100\text{pF}$		10	30		10	30	%	
LARGE SIGNAL VOLTAGE GAIN @ 25°C					15,000	45,000		V/V	
Over Temperature	$R_L \geq 25\text{K}\Omega$, $V_{out} = \pm 10\text{V}$							V/V	
	$R_L \geq 25\text{K}\Omega$, $V_{out} = \pm 10\text{V}$	25,000	45,000	70,000	12,000			V/V	
COMMON MODE REJECTION RATIO @ 25°C									
Over Temperature	$R_S \leq 10\text{K}\Omega$				65	90		dB	
	$R_S \leq 10\text{K}\Omega$	70	90					dB	
SUPPLY VOLTAGE REJECTION RATIO @ 25°C									
Over Temperature	$R_S \leq 10\text{K}\Omega$					25	200	$\mu\text{V}/\text{V}$	
	$R_S \leq 10\text{K}\Omega$	25	150					$\mu\text{V}/\text{V}$	
AVERAGE TEMPERATURE Coefficient of Input Offset Voltage									
	$R_S = 50\Omega$		3.0					$\mu\text{V}/^\circ\text{C}$	
	$R_S \leq 10\text{K}\Omega$		6.0					$\mu\text{V}/^\circ\text{C}$	

Figure 1. Transient Response



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The μ A710 is a High Speed Differential Voltage Comparator featuring low offset voltage, high sensitivity and a wide input voltage range. It is ideally suited for use as a pulse height discriminator, an analog comparator or a digital line receiver. The output structure of the μ A710 is compatible with DTL, TTL and Utilogic integrated circuits.

The μ A710 is specified for operation over the MIL temperature range of -55°C to $+125^{\circ}\text{C}$. The μ A710C is specified for operation over the commercial/industrial temperature range of 0°C to $+75^{\circ}\text{C}$.

FEATURES

- FAST RESPONSE – 40ns
- HIGH SENSITIVITY – 1.7V/mv
- LOW OFFSET VOLTAGE TEMPERATURE COEFFICIENT – $3.5\mu\text{V}/^{\circ}\text{C}$
- HIGH INPUT VOLTAGE RANGE – $\pm 5.0\text{V}$

ABSOLUTE MAXIMUM RATINGS

Positive Supply Voltage	+14.0V
Negative Supply Voltage	-7.0V
Peak Output Current	10mA
Differential Input Voltage	$\pm 5.0\text{V}$
Input Voltage	$\pm 7.0\text{V}$
Internal Power Dissipation (Note 4)	
TO-99	300mW
TO-81	200mW


Operating Temperature Range

μ A710	-55°C to $+125^{\circ}\text{C}$
μ A710C	0°C to $+75^{\circ}\text{C}$


Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 60 sec)	300°C

Maximum Ratings are limiting values above which serviceability may be impaired.


BASIC CIRCUIT SCHEMATIC



PIN CONFIGURATION




A PACKAGE (Top View)




ORDER PART NOS. μ A710A/ μ A710CA

Q PACKAGE



ORDER PART NOS. μ A710Q/ μ A710CQ

T PACKAGE



ORDER PART NOS. μ A710T/ μ A710CT

LINEAR INTEGRATED CIRCUITS ■ μ A710

ELECTRICAL CHARACTERISTICS (Note 1)

(Standard Conditions: $T_A = +25^\circ\text{C}$, $V^+ = 12\text{V}$, $V^- = -6.0\text{V}$ unless otherwise specified)

PARAMETERS	TEST CONDITIONS	MIN		TYP		MAX		UNITS
		μ A710	μ A710C	μ A710	μ A710C	μ A710	μ A710C	
Input Offset Voltage	$R_S \leq 200\Omega$ Note 3			0.6	1.8	2.0	6.0	mV
Input Offset Current	Note 3			0.75	1.8	3.0	6.0	μ A
Input Bias Current				13	18	20	26	μ A
Voltage Gain		1250	1000	1700	1600			
Output Resistance				200	200			Ω
Output Sink Current	$\Delta V_{in} \geq 5\text{mV}$, $V_{out} = 0$	2.0	1.6	2.5				mA
Response Time	Note 2			40	40			ns
Except as noted, the following specifications apply over the temperature ranges of: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for the S5710 $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$ for the N5710								
Input Offset Voltage	$R_S \leq 200\Omega$ Note 3					3.0	6.5	
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50\Omega$, $T_A = +25^\circ\text{C}$ to $+125^\circ\text{C}$ $R_S = 50\Omega$, $T_A = +25^\circ\text{C}$ to -55°C $R_S = 50\Omega$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$			3.5		10		$\mu\text{V}/^\circ\text{C}$
Input Offset Current	$T_A = +125^\circ\text{C}$ Note 3 $T_A = -55^\circ\text{C}$ $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$			0.25		3.0	20	μ A
Average Temperature Coefficient of Input Offset Current	$T_A = +25^\circ\text{C}$ to $+125^\circ\text{C}$ $T_A = +25^\circ\text{C}$ to -55°C $T_A = +25^\circ\text{C}$ to $+75^\circ\text{C}$ $T_A = +25^\circ\text{C}$ to 0°C			5.0		25		$\text{nA}/^\circ\text{C}$
Input Bias Current	$T_A = -55^\circ\text{C}$ $T_A = 0^\circ\text{C}$			15	15	75	50	$\text{nA}/^\circ\text{C}$
Input Common Mode Voltage Range	$V^- = -7.0\text{V}$	± 5.0	± 5.0			24	100	$\mu\text{A}/^\circ\text{C}$
Common Mode Rejection Ratio	$R_S \leq 200\Omega$	80	70	100	98			dB
Differential Input Voltage Range		± 5.0	± 5.0					
Voltage Gain		1000	800					
Positive Output Level	$\Delta V_{in} \geq 5\text{mV}$, $0 \leq I_{out} \leq 5.0\text{mA}$	2.5	2.5	3.2	3.2	4.0	4.0	V
Negative Output Level	$\Delta V_{in} \geq 5\text{mV}$	-1.0	-1.0	-0.5	-0.5	0	0	V
Output Sink Current	$T_A = +125^\circ\text{C}$, $\Delta V_{in} \geq 5\text{mV}$, $V_{out} = 0$ $T_A = -55^\circ\text{C}$, $\Delta V_{in} \geq 5\text{mV}$, $V_{out} = 0$ $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $\Delta V_{in} \geq 5\text{mV}$, $V_{out} = 0$	0.5		1.7				mA
Positive Supply Current	$V_{out} \leq 0$		0.5	2.3				mA
Negative Supply Current				5.2	5.2	9.0	9.0	mA
Power Consumption				4.6	4.6	7.0	7.0	mA
				90	90	150	150	mW

(Recommended Operating Supply Voltages: $V^+ = 12\text{V}$, $V^- = -6\text{V}$)

NOTES:

- All voltages are referenced to pin F.
- The response time specified is measured with a 100mV input step, and a 5mV overdrive.
- Input Offset Voltage and Input Offset Current are specified for output voltage levels of:

μ A710	μ A710C
1.8V at -55°C	1.5V at 0°C
1.4V at $+25^\circ\text{C}$	1.4V at $+25^\circ\text{C}$
1.0V at $+125^\circ\text{C}$	1.2V at $+75^\circ\text{C}$
- Rating applies for temperatures up to: μ A710 - $+125^\circ\text{C}$
 μ A710C - $+75^\circ\text{C}$

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The $\mu A711$ High Speed Dual Voltage Comparator features low offset voltage, high sensitivity and a wide input voltage range. It is ideal for use as a bi-directional limit detector in automatic test equipment.

Due to fast response and strobe control capabilities the $\mu A711$ performs well as a sense amplifier in core memory systems.

The $\mu A711$ is specified over the military temperature range of -55°C to $+125^{\circ}\text{C}$. The $\mu A711$ is specified over the commercial/industrial temperature range of 0°C to $+75^{\circ}\text{C}$.

FEATURES


- **FAST RESPONSE** — 40ns
- **HIGH SENSITIVITY** — 1.5V/mV
- **LOW OFFSET VOLTAGE TEMPERATURE COEFFICIENT** — $5\mu\text{V}/^{\circ}\text{C}$
- **HIGH INPUT VOLTAGE RANGE** — $\pm 5.0\text{V}$

ABSOLUTE MAXIMUM RATINGS


Positive Supply Voltage	+14.0V
Negative Supply Voltage	-7.0V
Peak Output Current	50mA
Differential Input Voltage	$\pm 5.0\text{V}$
Input Voltage	$\pm 7.0\text{V}$
Internal Power Dissipation (Note 4)	
TO-99	300mW
Operating Temperature Range	
$\mu A711$	-55°C to $+125^{\circ}\text{C}$
$\mu A711\text{C}$	0°C to $+75^{\circ}\text{C}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 60 sec)	300°C

Maximum ratings are limiting values above which serviceability may be impaired.


BASIC CIRCUIT SCHEMATIC




PIN CONFIGURATION



A PACKAGE (Top View)



K PACKAGE



LINEAR INTEGRATED CIRCUITS ■ μ A711

TYPICAL CHARACTERISTICS (Note 1)

(Standard Conditions: $T_A = +25^\circ\text{C}$, $V^+ = 12.0\text{V}$, $V^- = -6.0\text{V}$ unless otherwise specified)

PARAMETERS	TEST CONDITIONS	MIN		TYP		MAX		UNITS
		μ A711	711C	μ A711	711C	μ A711	711C	
Input Offset Voltage	$V_{\text{out}} = +1.4\text{V}$, $R_S \leq 200\Omega$, $V_{\text{cm}} = 0$			1.0	1.0	3.5	5.0	mV
Input Offset Current	$V_{\text{out}} = +1.4\text{V}$, $R_S \leq 200\Omega$			1.0	1.0	5.0	7.5	mV
Input Bias Current	$V_{\text{out}} = +1.4\text{V}$			0.5	0.5	10.0	15.0	μA
Voltage Gain		750	700	1500	1500			
Response Time	Note 2			40	40			ns
Stroba Release Time				12	12			ns
Input Common Mode Voltage Range	$V^- = -7.0\text{V}$	± 5.0	± 5.0					V
Differential Input Voltage Range		± 5.0	± 5.0					V
Output Resistance				200	200			Ω
Positive Output Level	$V_{\text{in}} \geq 10\text{mV}$			4.5	4.5	5.0	5.0	V
Loaded Positive Output Level	$V_{\text{in}} \geq 10\text{mV}$, $I_o = 5\text{mA}$	2.5	2.6	3.5	3.5			V
Negative Output Level	$V_{\text{in}} \geq 10\text{mV}$	-1.0	-1.0	-0.5	-0.5	0	0	V
Strobed Output Level	$V_{\text{strobs}} < 0.3\text{V}$	-1.0	-1.0			0	0	V
Output Sink Current	$V_{\text{in}} \geq 10\text{mV}$, $V_{\text{out}} \geq 0$	0.5	0.5	0.8	0.8			mA
Strobe Current	$V_{\text{strobs}} = 100\text{mV}$			1.2	1.2	2.5	2.5	mA
Positive Supply Current	$V_{\text{out}} \leq 0$			8.8	8.8			mA
Negative Supply Current				3.9	3.9			mA
Power Consumption				130	130	200	200	mW

The following specifications apply over the temperature ranges of: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for the μ A711
 $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$ for the μ A711C

Input Offset Voltage	$R_S \leq 200\Omega$, $V_{\text{cm}} = 0$, $R_S \leq 200\Omega$	Note 3				4.5	6.0	mV
Input Offset Current		Note 3				6.0	10.0	mV
Input Bias Current						20	25	μA
Temperature Coefficient of Input Offset Voltage				5.0	5.0			$\mu\text{V}/^\circ\text{C}$
Voltage Gain			500	500				

Recommended Operating Supply Voltages: $V^+ = 12\text{V}$, $V^- = -6\text{V}$

NOTES:

- All voltages are referenced to pin 1.
- The response time specified is for a 100mV input step, with a 5mV overdrive.
- The Input Offset Voltage and Input Offset Current are specified for a logic threshold voltage of: 1.8V at 0°C .

μ A711	μ A711C
1.8V at 0°C	1.5V at 0°C
1.4V at $+25^\circ\text{C}$	1.4V at $+25^\circ\text{C}$
1.0V at $+125^\circ\text{C}$	1.2V at $+75^\circ\text{C}$
- Rating applies for temperatures up to: μ A711 $- +125^\circ\text{C}$
 μ A711C $- +75^\circ\text{C}$

LINEAR INTEGRATED CIRCUITS


DESCRIPTION

The $\mu A723$ is a Monolithic Precision Voltage Regulator capable of operation in positive or negative supplies as a series, shunt, switching or floating regulator. The $\mu A723$ contains a temperature compensated reference amplifier, error amplifier, series pass transistor, and current limiter, with access to remote shutdown.

FEATURES


- POSITIVE OR NEGATIVE SUPPLY OPERATION
- SERIES, SHUNT, SWITCHING OR FLOATING OPERATION
- .01% LINE AND LOAD REGULATION
- OUTPUT VOLTAGE ADJUSTABLE FROM 2 TO 37 VOLTS
- OUTPUT CURRENT TO 150mA WITHOUT EXTERNAL PASS TRANSISTOR

INTERNAL EQUIVALENT CIRCUIT




PIN CONFIGURATION

A PACKAGE (Top View)



ORDER PART NOS. $\mu A723A/\mu A723CA$

L PACKAGE



ORDER PART NOS. $\mu A723L/\mu A723CL$

ABSOLUTE MAXIMUM RATINGS

	$\mu A723$	$\mu A723C$
Pulse Voltage from V^+ to V^- (50ms)	50V	
Continuous Voltage from V^+ to V^-	40V	40V
Input-Output Voltage Differential	40V	40V
Maximum Output Current	150mA	150mA
Current from V_{REF}	15mA	
Current from V_z		25mA
Internal Power Dissipation (Note 1)	800mW	800mW
Operating Temperature Range	-55 to +125°C	0 to 70°C
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature	300°C	300°C

LINEAR INTEGRATED CIRCUITS ■ $\mu\text{A723}/723\text{C}$

TEMPERATURE CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified — Note 1)

PARAMETER (See definitions)	MIN	TYP	MAX	UNITS	CONDITIONS
μA723C					
Line Regulation (Note 2)		0.01 0.1	0.1 0.5	% V_{out} % V_{out}	$V_{in} = 12\text{V to } V_{in} = 15\text{V}$ $V_{in} = 12\text{V to } V_{in} = 40\text{V}$
Load Regulation (Note 2)		0.03	0.2	% V_{out}	$I_L = 1\text{mA to } I_L = 50\text{mA}$
Ripple Rejection		74 86		dB dB	$f = 50\text{ Hz to } 10\text{ kHz, } C_{REF} = 0$ $f = 50\text{ Hz to } 10\text{ kHz, } C_{REF} = 5\mu\text{F}$
Short Circuit Current Limit		65		mA	$R_{SC} = 10\Omega, V_{out} = 0$
Reference Voltage	6.80	7.15	7.50	V	
Output Noise Voltage		20 2.5		$\mu\text{V rms}$ $\mu\text{V rms}$	$BW = 100\text{ Hz to } 10\text{ kHz, } C_{REF} = 0$ $BW = 100\text{ Hz to } 10\text{ kHz, } C_{REF} = 5\mu\text{F}$
Long Term Stability		0.1	0.1	%/1000 hrs.	
Standby Current Drain		2.3	4.0	mA	$I_L = 0, V_{in} = 30\text{V}$
Input Voltage Range	9.5		40	V	
Output Voltage Range	2.0		37	V	
Input-Output Voltage Differential	3.0		38	V	
The Following Specifications Apply Over the Operating Temperature Ranges					
Line Regulation			0.3	% V_{out}	$V_{in} = 12\text{V to } V_{in} = 15\text{V}$
Load Regulation			0.6	% V_{out}	$I_L = 1\text{mA to } I_L = 50\text{mA}$
Average Temperature Coefficient of Output Voltage		0.003	0.015	%/°C	
μA723					
Line Regulation (Note 2)		0.01 0.02	0.1 0.2	% V_{out} % V_{out}	$V_{in} = 12\text{V to } V_{in} = 15\text{V}$ $V_{in} = 12\text{V to } V_{in} = 40\text{V}$
Load Regulation (Note 2)		0.03	0.15	% V_{out}	$I_L = 1\text{mA to } I_L = 50\text{mA}$
Ripple Rejection		74 86		dB dB	$f = 50\text{ Hz to } 10\text{ kHz, } C_{REF} = 0$ $f = 50\text{ Hz to } 10\text{ kHz, } C_{REF} = 5\mu\text{F}$
Short Circuit Current Limit		65		mA	$R_{SC} = 10\Omega, V_{out} = 0$
Reference Voltage	6.95	7.15	7.35	V	
Output Noise Voltage		20 2.5		$\mu\text{V rms}$ $\mu\text{V rms}$	$BW = 100\text{ Hz to } 10\text{ kHz, } C_{REF} = 0$ $BW = 100\text{ Hz to } 10\text{ kHz, } C_{REF} = 5\mu\text{F}$
Long Term Stability		0.1		%/1000 hrs.	
Standby Current Drain		2.3	3.5	mA	$I_L = 0, V_{in} = 30\text{V}$
Input Voltage Range	9.5		40	V	
Output Voltage Range	2.0		37	V	
Input-Output Voltage Differential	3.0		38	V	
The Following Specifications Apply Over the Operating Temperature Ranges					
Line Regulation			0.3	% V_{out}	$V_{in} = 12\text{V to } V_{in} = 15\text{V}$
Load Regulation			0.6	% V_{out}	$I_L = 1\text{mA to } I_L = 50\text{mA}$
Average Temperature Coefficient of Output Voltage		0.002	0.015	%/°C	


NOTES

1. Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{in} = V^+ = V_C = 12\text{V}$, $V_- = 0\text{V}$, $V_{out} = 5\text{V}$, $I_L = 1\text{mA}$, $R_{SC} = 0$, $C_1 = 100\text{pF}$, $C_{REF} = 0$ and divider impedance as seen by error amplifier $\leq 10\text{k}\Omega$ when connected as shown in Figure 3.


2. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

TYPICAL CHARACTERISTIC CURVES


STANDBY CURRENT DRAIN AS A FUNCTION OF INPUT VOLTAGE




MAXIMUM LOAD CURRENT AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL




LOAD REGULATION CHARACTERISTICS WITH CURRENT LIMITING




CURRENT LIMITING CHARACTERISTICS AS A FUNCTION OF JUNCTION TEMPERATURE




MAXIMUM LOAD CURRENT AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL




LOAD REGULATION CHARACTERISTICS WITHOUT CURRENT LIMITING




LOAD TRANSIENT RESPONSE




LINE REGULATION AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL



OUTPUT IMPEDANCE AS A FUNCTION OF FREQUENCY




TYPICAL CHARACTERISTIC CURVES (Cont'd.)



BASIC μ A723 REGULATOR APPLICATIONS


REMOTE SHUTDOWN REGULATOR WITH CURRENT LIMITING ($V_{out} = 2$ to 7 Volts)



$$V_{out} = \left[V_{REF} \times \frac{R_2}{R_1 + R_2} \right]$$

FIGURE 1

HIGH VOLTAGE REGULATOR ($V_{out} = 7$ to 37 Volts)



$$V_{out} = \left[V_{REF} \times \frac{R_1 + R_2}{R_2} \right]$$


$$R_3 = \frac{R_1 R_2}{R_1 + R_2} \text{ for minimum temperature drift}$$

R_3 may be eliminated for minimum component count

FIGURE 2

BASIC $\mu A723$ REGULATOR APPLICATIONS (Cont'd.)

LOW VOLTAGE REGULATOR
($V_{out} = 2$ to 7 Volts)




$$V_{out} = \left[V_{REF} \times \frac{R_2}{R_1 + R_2} \right]$$

$$R_3 = \frac{R_1 R_2}{R_2 + R_2} \text{ for minimum temperature drift}$$

FIGURE 3


NEGATIVE VOLTAGE REGULATOR



$$V_{out} = \left[\frac{V_{REF}}{2} \times \frac{R_1 + R_2}{R_1} \right] ; R_3 = R_4$$

FIGURE 4


FOLDBACK CURRENT LIMITING REGULATOR
($V_{out} = 2$ to 7 Volts)



$$I_{KNEE} = \left[\frac{V_{out} R_3}{R_{sc} R_4} + \frac{V_{SENSE} (R_3 + R_4)}{R_{sc} R_4} \right]$$

$$V_{out} = \left[V_{REF} \times \frac{R_1 + R_2}{R_2} \right]$$

$$I_{SHORT\ CKT} = \left[\frac{V_{SENSE}}{R_{sc}} \times \frac{R_3 + R_4}{R_4} \right]$$



$$\frac{R_4}{R_3} = \frac{V_{out} I_{sc}}{V_{SENSE} (I_{KNEE} - I_{SHORTCCT})} - 1$$

$$R_{sc} = \frac{V_{SENSE}}{I_{sc}} \left[1 + \frac{R_3}{R_4} \right]$$

FIGURE 5

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 733 is a monolithic differential input, differential output, wideband video amplifier. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of an external resistor. No external frequency compensation components are required for any gain option. Gain stability, wide bandwidth and low phase distortion are obtained through use of the classic series-shunt feedback from the emitter follower outputs to the inputs of the second stage. The emitter follower outputs provide low output impedance, and enable the device to drive capacitive loads. The 733 is intended for use as a high performance video and pulse amplifier in communications, magnetic memories, display and video recorder systems.

FEATURES

- 120 MHz BANDWIDTH
- 250k Ω INPUT RESISTANCE
- SELECTABLE GAINS OF 10, 100 and 400
- NO FREQUENCY COMPENSATION REQUIRED


ABSOLUTE MAXIMUM RATINGS

Differential Input Voltage	$\pm 6V$
Common Mode Input Voltage	$\pm 6V$
VCC	$\pm 8V$
Output Current	10mA
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Operation Temperature Range	0°C to +75°C -55°C to +75°C

μ A733C
 μ A733

0°C to +75°C
-55°C to +75°C


PIN CONFIGURATIONS



Thermal Resistance (θ_{J-A} , Junction to Ambient for each package):

A Package	0.16°C/mW
I Package	0.10°C/mW
K Package	0.145°C/mW
Power Dissipation	500mW

WIRING CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS Standard Conditions ($T_A = +25^\circ\text{C}$, $V_S = \pm V$, $V_{CM} = 0$ unless otherwise specified)


PARAMETERS	TEST CONDITIONS	μ A733C			μ A733			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
Differential Voltage Gain									
Gain 1	$R_I = 2\text{k}\Omega$, $V_{out} = 3V_{p-p}$	Note 1	250	400	600	300	400	500	
Gain 2		Note 2	80	100	120	90	100	110	
Gain 3		Note 3	8.0	10	12	9.0	10	11	
Bandwidth									
Gain 1		Note 1		40			40	MHz	
Gain 2		Note 2		90			90	MHz	
Gain 3		Note 3		120			120	MHz	
Rise Time									
Gain 1	$V_{out} = 1V_{p-p}$	Note 1		10.5			10.5	ns	
Gain 2		Note 2		4.5	12		4.5	10	ns
Gain 3		Note 3			2.5			2.5	ns
Propagation Delay									
Gain 1	$V_{out} = 1V_{p-p}$	Note 1		7.5			7.5	ns	
Gain 2		Note 2		6.0	10		6.0	10	ns
Gain 3		Note 3			3.6			3.6	ns
Input Resistance									
Gain 1		Note 1		4.0			4.0	$\text{k}\Omega$	
Gain 2		Note 2	10	30		20	30	$\text{k}\Omega$	
Gain 3		Note 3		250			250	$\text{k}\Omega$	
Input Capacitance	Gain 2	Note 2		2.0			2.0	pF	
Input Offset Current				0.4	5.0		0.4	3.0	μA
Input Bias Current				9.0	30		9.0	20	μA
Input Noise Voltage	$BW = 1\text{ kHz to }10\text{ MHz}$			12			12	μV_{rms}	
Input Voltage Range			± 1.0				± 1.0	V	
Common Mode Rejection Ratio									
Gain 2	$V_{CM} = \pm 1V$, $f \leq 100\text{ kHz}$		60	86		60	86	dB	
Gain 2		$V_{CM} = \pm 1V$, $F = 5\text{ MHz}$			60			60	dB
Supply Voltage Rejection Ratio									
Gain 2	$\Delta V_S = \pm 0.5V$		50	70		50	70	dB	
Output Offset Voltage									
Gain 1	$R_L = \infty$	Note 1		0.8	1.5		0.8	1.5	V
Gain 2 and 3		Notes 2,3		0.35	1.5		0.35	1.0	V
Output Common Mode Voltage	$R_L = \infty$		2.4	2.9	3.4	2.4	2.9	3.4	V
Output Voltage Swing	$R_L = 2\text{k}$		3.0	4.0		3.0	4.0		
Output Sink Current			2.5	3.6		2.5	3.6	mA	
Output Resistance				20			20	Ω	
Power Supply Current	$R_L = \infty$			18	24		18	24	mA

Recommended Operating Supply Voltages ($V_S = \pm 6.0V$)


NOTES

- Gain select pins G_{1A} and G_{1B} connected together.
- Gain select pins G_{2A} and G_{2B} connected together.
- All gain select pins open.

TEST CIRCUITS ($T_A = 25^\circ C$ unless otherwise specified)




TYPICAL CHARACTERISTIC CURVES




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


DIFFERENTIAL OVERDRIVE RECOVERY TIME




PULSE RESPONSE AS A FUNCTION OF SUPPLY VOLTAGE




PULSE RESPONSE AS A FUNCTION OF TEMPERATURE




VOLTAGE GAIN AS A FUNCTION OF TEMPERATURE




GAIN VS FREQUENCY AS A FUNCTION OF TEMPERATURE




VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE



GAIN VS FREQUENCY AS A FUNCTION OF SUPPLY VOLTAGE



VOLTAGE GAIN ADJUST CIRCUIT



(Pin numbers apply to K Package)

VOLTAGE GAIN AS A FUNCTION OF R_{ADJ} (FIGURE 3)






FIGURE 3

TYPICAL CHARACTERISTIC CURVES (Cont'd.)


SUPPLY CURRENT AS A FUNCTION OF TEMPERATURE




SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE AND CURRENT SWING AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE



INPUT RESISTANCE AS A FUNCTION OF TEMPERATURE



INPUT NOISE VOLTAGE AS A FUNCTION OF SOURCE RESISTANCE



DESCRIPTION

The μ A740 is a special purpose high performance operational amplifier utilizing a FET input stage for high input impedance and low input current.

The device features internal compensation, standard pinout, wide differential and common mode input voltage range, high slew rate and high output drive capability.

FEATURES


- 0.1 nA INPUT BIAS CURRENT
- INPUT AND OUTPUT PROTECTION
- OFFSET NULL CAPABILITY
- INTERNALLY COMPENSATED
- 6V/ μ sec SLEW RATE
- STANDARD PINOUT
- NO LATCH UP

ABSOLUTE MAXIMUM RATING

Supply Voltage	$\pm 22V$
Differential Input Voltage Range	$\pm 30V$
Common Mode Input Voltage Range	$\pm V_S$
Power Dissipation (Note 1)	500mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Solder, 60 sec)	300°C
Output short Circuit Duration (Note 2)	Indefinite


1. Rating applies for case temperatures to +25°C; derate linearly at 6.5mW/°C for ambient temperatures above 75°C.
2. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

EQUIVALENT CIRCUIT




LINEAR INTEGRATED CIRCUITS

PIN CONFIGURATION (Top View)



TEST CIRCUITS




LINEAR INTEGRATED CIRCUITS ■ μ A740

ELECTRICAL CHARACTERISTICS ($V_S = \pm 15\text{ V}$, $T_C = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 100\text{ k}\Omega$		30		mV
Input Offset Current			60		pA
Input Current (either input)				0.1	2.0
Input Resistance			1,000,000		M Ω
Large Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega$, $V_{out} = \pm 10\text{V}$		1,000,000		
Output Resistance				75	
Output Short-Circuit Current			20		mA
Supply Current			4.2	3.0	mA
Power Consumption			126	240	mW
Slew Rate			6.0		V/ μ s
Unity Gain Bandwidth			1.0		MHz
Transient Response (Unity Gain)	$C_L \leq 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, $V_{in} = 100\text{ mV}$				
Risetime			300		ns
Overshoot				10	
The following specifications apply for $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$					
Input Voltage Range			± 12		V
Common Mode Rejection Ratio			80		db
Supply Voltage Rejection Ratio			70		$\mu\text{V/V}$
Large Signal Voltage Gain			500,000		
Output Voltage Swing	$R_L \geq 10\text{ k}\Omega$	± 12	± 14		V
	$R_L \geq 2\text{ k}\Omega$	± 10	± 13		V
Input Offset Voltage			30		mV
Input Offset Current			60		pA
Input Current (either input)			1.1	10	nA

TYPICAL CHARACTERISTIC CURVES



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The μ A741 is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and exceptional temperature stability. The μ A741 is short-circuit protected and allows for nulling of offset voltage.

FEATURES

- INTERNAL FREQUENCY COMPENSATION
- SHORT CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- EXCELLENT TEMPERATURE STABILITY
- HIGH INPUT VOLTAGE RANGE
- NO LATCH-UP

ABSOLUTE MAXIMUM RATINGS

	μ A741C	μ A741
Supply Voltage	$\pm 18V$	$\pm 22V$
Internal Power		
Dissipation (Note 1)	500mW	500mW
Differential Input Voltage	$\pm 30V$	$\pm 30V$
Input Voltage (Note 2)	$\pm 15V$	$\pm 15V$
Voltage between Offset Null and V^-	$\pm 0.5V$	$\pm 0.5V$
Operating Temperature		
Range	$0^\circ C$ to $+70^\circ C$	$-55^\circ C$ to $+125^\circ C$
Storage Temperature		
Range	$-65^\circ C$ to $+150^\circ C$	$-65^\circ C$ to $+150^\circ C$


Lead Temperature (Solder, 60 sec)	$300^\circ C$	$300^\circ C$
Output Short Circuit Duration (Note 3)	Indefinite	Indefinite

Notes

1. Rating applies for case temperatures to $125^\circ C$; derate linearly at $6.5mW/^\circ C$ for ambient temperatures above $+75^\circ C$.
2. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
3. Short circuit may be to ground or either supply. Rating applies to $+125^\circ C$ case temperature or $+75^\circ C$ ambient temperature.


PIN CONFIGURATIONS

A PACKAGE (Top View)




ORDER PART NO. μ A741CA

T PACKAGE




ORDER PART NOS. μ A741T/ μ A741CT

V PACKAGE



ORDER PART NO. μ A741CV

UNIVERSAL CIRCUIT




LINEAR INTEGRATED CIRCUITS ■ μ A741

ELECTRICAL CHARACTERISTICS ($V_S = \pm 15V$, $T_A = 25^\circ C$ unless otherwise specified)


PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
μA741C					
Input Offset Voltage		2.0	6.0	mV	$R_S \leq 10k\Omega$
Input Offset Current		20	200	nA	
Input Bias Current		80	500	nA	
Input Resistance	0.3	2.0		M Ω	
Input Capacitance		1.4		pF	
Offset Voltage Adjustment Range		± 15		mV	
Input Voltage Range	± 12	± 13		V	
Common Mode Rejection Ratio	70	90		dB	$R_S \leq 10k\Omega$
Supply Voltage Rejection Ratio		10	150	$\mu V/V$	$R_S \leq 10k\Omega$
Large-Signal Voltage Gain	20,000	200,000		V	$R_L \geq 2k\Omega$, $V_{out} = \pm 10V$
Output Voltage Swing	± 12 ± 10	± 14 ± 13		V	$R_L \geq 10k\Omega$ $R_L \geq 2k\Omega$
Output Resistance		75		Ω	
Output Short-Circuit Current		25		mA	
Supply Current		1.4	2.8	mA	
Power Consumption		50	85	mW	
Transient Response (unity gain)					$V_{in} = 20mV$, $R_L = 2k\Omega$, $C_L \leq 100pF$
Risetime		0.3		μs	
Overshoot		5.0		%	
Slew Rate		0.5		V/ μs	$R_L \geq 2k\Omega$
The following specifications apply for $0^\circ C \leq T_A \leq +70^\circ C$					
Input Offset Voltage			7.5	mV	
Input Offset Current			300	nA	
Input Bias Current			800	nA	
Large-Signal Voltage Gain	15,000			V	$R_L \geq 2k\Omega$, $V_{out} = \pm 10V$
Output Voltage Swing	± 10	± 13		V	$R_L \geq 2k\Omega$
μA741					
Input Offset Voltage		1.0	5.0	mV	$R_S \leq 10k\Omega$
Input Offset Current		10	200	nA	
Input Bias Current		80	500	nA	
Input Resistance	0.3	2.0		M Ω	
Input Capacitance		1.4		pF	
Offset Voltage Adjustment Range		± 15		mV	
Large-Signal Voltage Gain	50,000	200,000		V	$R_L \geq 2k\Omega$, $V_{out} = \pm 10V$
Output Resistance		75		Ω	
Output Short Circuit Current		25		mA	
Supply Current		1.4	2.8	mA	
Power Consumption		50	85	mW	
Transient Response (unity gain)					$V_{in} = 20mV$, $R_L = 2k\Omega$, $C_L \leq 100pF$
Risetime		0.3		μs	
Overshoot		5.0		%	
Slew Rate		0.5		V/ μs	$R_L \geq 2k\Omega$
The following specifications apply for $-55^\circ C \leq T_A \leq +125^\circ C$					
Input Offset Voltage		1.0	6.0	mV	$R_S \leq 10k\Omega$
Input Offset Current		7.0	200	nA	$T_A = +125^\circ C$
		20	500	nA	$T_A = -55^\circ C$
Input Bias Current		0.03	0.5	μA	$T_A = +125^\circ C$
		0.3	1.5	μA	$T_A = -55^\circ C$
Input Voltage Range	± 12	± 13		V	
Common Mode Rejection Ratio	70	90		dB	$R_S \leq 10k\Omega$
Supply Voltage Rejection Ratio		10	150	$\mu V/V$	$R_S \leq 10k\Omega$
Large-Signal Voltage Gain	25,000			V	$R_L \geq 2k\Omega$, $V_{out} = \pm 10V$
Output Voltage Swing	± 12 ± 10	± 14 ± 13		V	$R_L \geq 10k\Omega$ $R_L \geq 2k\Omega$
Supply Current		1.5	2.5	mA	$T_A = +125^\circ C$
		2.0	3.3	mA	$T_A = -55^\circ C$
Power Consumption		45	75	mW	$T_A = +125^\circ C$
		45	100	mW	$T_A = -55^\circ C$

TYPICAL CHARACTERISTIC CURVES


OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE




INPUT COMMON MODE VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




POWER CONSUMPTION AS A FUNCTION OF SUPPLY VOLTAGE




INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT RESISTANCE AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


OUTPUT SHORT-CIRCUIT CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




BROADBAND NOISE FOR VARIOUS BANDWIDTHS




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP PHASE RESPONSE AS A FUNCTION OF FREQUENCY




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY



COMMON MODE REJECTION RATIO AS A FUNCTION OF FREQUENCY



TRANSIENT RESPONSE



DESCRIPTION

The μ A747 is a pair of high performance monolithic operational amplifiers constructed on a single silicon chip. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of "latch-up" make the μ A747 ideal for use as a voltage follower. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier, and general feedback applications. The μ A747 is short-circuit protected and requires no external components for frequency compensation. The internal 6 db/octave roll-off insures stability in closed loop applications. For single amplifier performance, see μ A741 data sheet.


FEATURES

- NO FREQUENCY COMPENSATION REQUIRED
- SHORT-CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP

ABSOLUTE MAXIMUM RATINGS

Supply Voltage μ A747		+22V
μ A747C		+18V
Internal Power Dissipation (Note 1)	Metal Can	500 mW
	DIP	670 mW
Differential Input Voltage		+30V
Input Voltage (Note 2)		+15V
Voltage between Offset Null and V^-		+0.5V
Storage Temperature Range		-65°C to +155°C
Operating Temperature Range	μ A747	-55°C to +125°C
	μ A747C	0°C to +70°C
Lead Temperature (Soldering 60 seconds)		300°C
Output Short Circuit Duration (Note 3)		Indefinite


INTERNAL CIRCUIT (Each Side)



LINEAR INTEGRATED CIRCUITS

PIN CONFIGURATION

A PACKAGE (Top View)



1. Inv Input A
2. Non-Inv Input A
3. Offset Null A
4. V^-
5. Offset Null B
6. Non-Inv Input B
7. Inv Input B
8. Offset Null B
9. V^+
10. Output B
11. No Connect
12. Output A
13. V^+
14. Offset Null A

ORDER PART NOS.

μ A747A
 μ A747CA

K PACKAGE



1. Output A
2. V^+
3. Inverting Input A
4. Non-inverting Input A
5. V^-
6. Non-inverting Input B
7. Inverting Input B
8. V^+
9. Output B
10. NC

ORDER PART NOS.

μ A747K
 μ A747CK

LINEAR INTEGRATED CIRCUITS ■ $\mu A747$

Electrical Characteristics ($V_S = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$		1.0		mV
$\mu A747$			6.0		mV
$\mu A747C$			6.0		mV
Input Offset Current			20	200	nA
Input Bias Current			80	500	nA
Input Resistance		0.3	2.0		M Ω
Input Capacitance			1.4		pF
Offset Voltage Adjustment Range			± 15		mV
Large-Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega, V_{out} = \pm 10\text{ V}$		200,000		
$\mu A747$		50,000			
$\mu A747C$		25,000			
Output Resistance			75		Ω
Output Short-Circuit Current			25		mA
Supply Current			1.7	2.8	mA
Power Consumption			50	85	mW
Transient Response (unity gain)	$V_{in} = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$				
Risetime			0.3		μS
Overshoot			5.0		%
Slew Rate	$R_L \geq 2\text{ k}\Omega$		0.5		V/ μS
Channel Separation			120		dB

$\mu A747$

The following specifications apply for $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$		1.0	6.0	mV
Input Offset Current	$T_A = +125^\circ\text{C}$		7.0	200	nA
	$T_A = -55^\circ\text{C}$		85	500	nA
Input Bias Current	$T_A = +125^\circ\text{C}$		0.03	0.5	μA
	$T_A = -55^\circ\text{C}$		0.3	1.5	μA
Input Voltage Range		± 12	± 13		V
Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$		30	160	$\mu\text{V/V}$
Large-Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega, V_{out} = \pm 10\text{ V}$	25,000			
Output Voltage Swing	$R_L \geq 10\text{ k}\Omega$	± 12	± 14		V
	$R_L \geq 2\text{ k}\Omega$	± 10	± 13		V
Supply Current	$T_A = +125^\circ\text{C}$		1.5	2.5	mA
	$T_A = -55^\circ\text{C}$		2.0	3.3	mA
Power Consumption	$T_A = +125^\circ\text{C}$		45	75	mW
	$T_A = -55^\circ\text{C}$		60	100	mW

$\mu A747C$

The following specifications apply for $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$


Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$		1.0	7.5	mV
Input Offset Current			7.0	300	nA
Input Bias Current			0.03	0.8	μA
Input Voltage Range		± 12	± 13		V
Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$		30	160	$\mu\text{V/V}$
Large-Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega, V_{out} = \pm 10\text{ V}$	15,000			
Output Voltage Swing	$R_L \geq 10\text{ k}\Omega$	± 12	± 14		V
	$R_L \geq 2\text{ k}\Omega$	± 10	± 13		V
Supply Current			2.0	3.3	mA
Power Consumption			60	100	mW

NOTES:


- Rating applied to ambient temperatures up to 70°C ambient derate linearly at $6.3\text{ mW}/^\circ\text{C}$ for the Metal Can and $8.3\text{ mW}/^\circ\text{C}$ for the Ceramic DIP package.
- For supply voltages less than $+15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Military rating applies to $+125^\circ\text{C}$ case temperature or $+60^\circ\text{C}$ ambient temperature for each side.

TYPICAL CHARACTERISTIC CURVES


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP PHASE RESPONSE AS A FUNCTION OF FREQUENCY




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE




INPUT COMMON MODE VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




TRANSIENT RESPONSE



VOLTAGE FOLLOWER LARGE-SIGNAL PULSE RESPONSE




FREQUENCY CHARACTERISTICS AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


FREQUENCY CHARACTERISTICS AS A FUNCTION OF AMBIENT TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF SUPPLY VOLTAGE




INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT RESISTANCE AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE



OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




OUTPUT SHORT-CIRCUIT CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


ABSOLUTE MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




BROADBAND NOISE FOR VARIOUS BANDWIDTHS



TRANSIENT RESPONSE TEST CIRCUIT



VOLTAGE OFFSET NULL CIRCUIT



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The $\mu A748$ is a High Performance Operational Amplifier featuring high gain, short circuit immunity, offset voltage null capability, simplified compensation and excellent temperature stability.


FEATURES

- SHORT CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP

ABSOLUTE MAXIMUM RATINGS

Supply Voltage		
$\mu A748$	$\pm 22V$	
$\mu A748C$	$\pm 18V$	
Internal Power Dissipation (Note 1)	500mW	
Differential Input Voltage	$\pm 30V$	
Input Voltage (Note 2)	$\pm 15V$	
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$	
Operating Temperature Range		
$\mu A748$	$-55^{\circ}C$ to $+125^{\circ}C$	
$\mu A748C$	$0^{\circ}C$ to $+70^{\circ}C$	
Lead Temperature	$300^{\circ}C$	
Output Short Circuit Duration (Note 3)	Indefinite	


INTERNAL CIRCUIT



PACKAGE CONNECTIONS

A PACKAGE


(Top View)



ORDER PART NOS.
 $\mu A748A/\mu A748CA$

1. NC
2. NC
3. Freq. Comp. A/Offset Null
4. Inverting Input
5. Noninverting Input
6. V^-
7. NC
8. NC
9. Offset Null
10. Output
11. V^+
12. Freq. Comp. B
13. NC
14. NC


T PACKAGE



ORDER PART NOS.
 $\mu A748T/\mu A748CT$

1. Freq. Comp. A/Offset Null
2. Inverting Input
3. Noninverting Input
4. V^-
5. Offset Null
6. Output
7. V^+
8. Freq. Comp. B


V PACKAGE




ORDER PART NO.
 $\mu A748CV$

1. Freq. Comp. A/Offset Null
2. Inverting Input
3. Noninverting Input
4. V^-
5. Offset Null
6. Output
7. V^+
8. Freq. Comp. B

VOLTAGE OFFSET NULL CIRCUIT



TRANSIENT RESPONSE TEST CIRCUIT



NOTES:

1. Rating applies for case temperatures to $+70^{\circ}C$.
2. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
3. Short circuit may be to ground or either supply. Rating applies to $+70^{\circ}C$ ambient temperature.


ELECTRICAL CHARACTERISTICS: ($V_S = \pm 15V$, $T_A = 25^\circ C$ unless otherwise specified)

PARAMETER	CONDITIONS	μ A748C			μ A748			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S < 10\ k\Omega$		2.0	6.0		1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		M Ω
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			± 15			± 15		mV
Input Voltage Range		± 12	± 13		± 12	± 13		V
Large-Signal Voltage Gain	$R_L \geq 2\ k\Omega$, $V_{out} = \pm 10V$	50K	200K		50K	200K		
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_S < 10\ k\Omega$		30	150		30	150	$\mu V/V$
Common Mode Rejection Ratio	$R_S < 10\ k\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain)	$V_{in} = 20mV$, $R_L = 2\ k\Omega$, $C_L < 100\ pF$							
Risetime	$C_1 = 30\ pF$		0.3			0.3		μs
Overshoot			5.0			5.0		%
Slew Rate	$R_L \geq 2\ k\Omega$, $C_1 = 30\ pF$		0.5			0.5		V/ μs

The Following Specifications Apply Over the Operating Temperature Ranges


Input Offset Voltage	$R_S < 10\ k\Omega$			7.5			6.0	mV
Input Offset Current	$T_A\ max$		9.0	300		7.0	200	nA
	$T_A\ min$		35	300		85	500	nA
Input Bias Current	$T_A\ max$		0.04	0.8		0.03	0.5	μA
	$T_A\ min$		0.13	0.8		0.3	1.5	μA
Input Voltage Range		± 12	± 13		± 12	± 13		V
Common Mode Rejection Ratio	$R_S < 10\ k\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S < 10\ k\Omega$		30	150		30	150	$\mu V/V$
Large-Signal Voltage Gain	$R_L \geq 2\ k\Omega$, $V_{out} = \pm 10V$		25			25		V/mV
Output Voltage Swing	$R_L \geq 10\ k\Omega$	± 12	± 14		± 12	± 14		V
	$R_L \geq 2\ k\Omega$	± 10	± 13		± 10	± 13		V
Supply Current	$T_A\ max$		1.6	3.3		1.5	2.5	mA
	$T_A\ min$		1.8	3.3		2.0	3.3	mA
Power Consumption	$T_A\ max$		48	100		45	75	mW
	$T_A\ min$		54	100		60	100	mW

TYPICAL CHARACTERISTIC CURVES




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




OUTPUT SHORT-CIRCUIT CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




ABSOLUTE MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




BROADBAND NOISE AS A FUNCTION OF SOURCE RESISTANCE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY



OPEN LOOP PHASE RESPONSE AS A FUNCTION OF FREQUENCY




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


INPUT RESISTANCE AND INPUT CAPACITANCE AS A FUNCTION OF FREQUENCY




OUTPUT RESISTANCE AS A FUNCTION OF FREQUENCY




COMMON MODE REJECTION RATIO AS A FUNCTION OF FREQUENCY




TRANSIENT RESPONSE




VOLTAGE FOLLOWER LARGE-SIGNAL PULSE RESPONSE




FREQUENCY CHARACTERISTICS AS A FUNCTION OF SUPPLY VOLTAGE




FREQUENCY CHARACTERISTICS AS A FUNCTION OF AMBIENT TEMPERATURE



OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE



OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

A unique method of FM detection by a new technique of linear gating is featured in the ULN2111 monolithic integrated circuit. This linear device comprises a three-stage limiter and a balanced product detector. Applications for the ULN2111 device include TV sound channels, FM receivers, automatic frequency control systems, and communication receivers.


Other applications for the ULN2111 device are in the more sophisticated circuitry in telemetry receivers, automatic control systems, and servo amplifiers.

An outstanding feature of the ULN2111 is that only one, simple, low-cost, single winding coil is required for tuning. Consequently, only one screwdriver adjustment is required to tune a detector employing the ULN2111. The frequency range of the ULN2111 extends from 5 kHz to 50 MHz. Outputs of 0.6V with a total distortion of less than 1% and a limiting threshold voltage of $400\mu\text{V}_{\text{rms}}$ are typical.


FEATURES

- HIGH SENSITIVITY – INPUT LIMITING VOLTAGE AT 4.5MHz = $400\mu\text{V}$
- HIGH IF VOLTAGE GAIN – 60dB
- SIMPLIFIED TUNING – ONE RLC PHASE SHIFT NETWORK
- HIGH STABILITY
- LOW DISTORTION – 1.0%
- WIDE FREQUENCY CAPABILITY – 5kHz to 50MHz


BLOCK DIAGRAM



INTERNAL CIRCUIT SCHEMATIC



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Input Voltage (Pin 4)	+3.5V
Output Voltage	+15V
Supply Voltage (V ⁺)	+15V
Junction Temperature	+150°C
Storage Temperature	-85°C to +150°C
Operating Temperature	0°C to +85°C
Thermal Resistance	0.15°C/mW
$\theta_{\text{J-A}}$, Junction to Ambient	
Power Dissipation	30mW

ELECTRICAL CHARACTERISTICS: Standard Conditions: $V_{CC} = +12V \pm 10\%$, $T_A = 25^\circ C$

CHARACTERISTICS	SYMBOL	LIMITS				TEST CONDITIONS	TEST FIGURE	NOTES
		MIN	TYP	MAX	UNITS			
Supply Current	I_{CC}	12.0	17	22	mA		Pin 13	
Amplifier Input Reference	V_{bias}		1.45		V	Internally derived	6	
Detector Input Reference	V_{bias}		3.65		V	Internally derived	2	
Amplifier High Output Level	V_{oh}		1.45		V		10	
Amplifier Low Output Level	V_{ol}		0.145		V		9	
Detector Output Level	V_o	4.3	5.0	5.7	V		1	
Amplifier Input Resistance	R_{in}		5.0		K Ω		4	
Amplifier Input Capacitance	C_{in}		11		pF		4	
Detector Injection Input Resistance	R_{in}		70		K Ω		12	
Detector Injection Input Capacitance	C_{in}		2.7		pF		12	
Amplifier High Output Resistance	R_{out}		60		Ω		10	
Detector Output Resistance	R_{out}		200		Ω		1	
De-Emphasis Resistance	R_{de}		9		K Ω		14	
FM Detection for Television Applications:						Detector injection voltage = $60mV_{rms}$, $f_o = 4.5$ MHz, F deviation = 25 kHz, Peak separation = 150 kHz, FM modulating frequency = 400 Hz, Amplifier source resistance = 50Ω .		
Amplifier Voltage Gain	V_g	55	58		dB	$V_{in} < 0.3mV_{rms}$ $V_{CC} = 12V \pm 5\%$	10	1
Amplifier Output Voltage	V_{oa}		1.45		V_{pp}	$V_{in} = 10mV_{rms}$	10	1
Input Limiting Threshold	V_{th}		400	800	μV_{rms}		4	2
Recovered Audio Output	A_{vo}	0.5	0.6		V_{rms}		1	2
Output Distortion	T_{hd}		1.5		%	100% FM Modulation	1	2
AM Suppression	AMR	40	46		dB	$V_{in} = 10mV_{rms}$	1	3
FM Detection for 10.7 MHz Applications:						Detector injection voltage = $60mV_{rms}$, $f_o = 10.7$ MHz, F deviation = 75 kHz, Peak separation = 550 kHz, FM modulating frequency = 400 Hz, Amplifier source resistance = 50Ω .		
Amplifier Voltage Gain	V_g		53		dB	$V_{in} < 0.3mV_{rms}$ $V_{CC} = 12V \pm 5\%$	10	1
Amplifier Output Voltage	V_{oa}		1.45		V_{pp}	$V_{in} = 10mV_{rms}$	10	1
Input Limiting Threshold	V_{th}		500		μV_{rms}		4	2
Recovered Audio Output	A_{vo}		0.45		V_{rms}		1	2
Output Distortion	T_{hd}		1.0		%	100% FM modulation	1	2
AM Suppression	AMR		40		dB	$V_{in} = 10mV_{rms}$	1	3

NOTES

- The limiting threshold voltage is the FM input voltage V_i , expressed in rms volts, for a recovered V_{out} which is 3dB less than the recovered V_{out} at a V_i of $200mV_{rms}$.
- The Amplitude Modulation Rejection in decibels, often abbreviated AMR, is given by the following formula:

$$AMR = 20 \log \frac{V_{out} \text{ for 100\% FM modulated } V_i}{V_{out} \text{ for a 30\% AM } V_i}$$

USAGE INFORMATION

1. FM DETECTION.

a. Tuning. Apply FM modulated signal through DC decoupling network to pin 4, $V_{in} = 5mV_{rms}$. Tune for maximum recovered audio at pin 1 or maximum RF voltage at pin 11.


b. General

- (1) A DC path less than 100Ω shall be provided between pins 2 and 12. No other biasing provisions are required.
- (2) A DC path less than 300Ω should be provided between pins 4 and 6. No other biasing provisions are required.
- (3) The maximum AC load current can be increased by adding an external resistor between pins 1 and 7. The minimum value for this resistor is 800Ω , giving a maximum load current of $4mA_{rms}$.

2. EXTERNAL DECOUPLING AND MOUNTING CONSIDERATIONS.

- a. All decoupling capacitors should be ceramic type with minimum residual inductance at the operating frequency.
- b. Decoupling capacitor leads at pins 5, 6, and 12 should be as short as possible.
- c. Connections from pin 4 should be as far removed as possible from connections at pins 9, 10, and 12.
- d. The power supply pin 13 should be decoupled with a $0.1\mu F$ ceramic capacitor, keeping the leads as short as possible.
- e. When using a large internal impedance power supply (voltage dropping resistor), decouple pin 13 for the lowest audio demodulation frequency.
- f. Keep appropriate distances between the input coil and any other coil in the phase shift network for the voltage gain between these points is high (40 to 60dB).


TEST CIRCUITS



NOTES: 1. Phase shift network is specified in Figure 4. 2. All capacitors in microfarads unless otherwise noted.

APPLICATIONS

TYPICAL CIRCUIT REQUIREMENTS FOR FM DETECTION



	Component Value		Notes
	TV (4.5 MHz)	FM (10.7 MHz)	
L ₂ Inductance	7 - 14μH	1.5 - 3μH	1
L ₂ Nom. Unloaded Q	50	50	
L ₂ Nom. DC Resistance	50Ω	50Ω	2
C _A	3.0pF	4.7pF	
C _B	120pF	120pF	
R ₁	20kΩ	3.1kΩ	
C ₃ and C ₆	30	20	
C ₂	0.1μF	0.1μF	
C _{de}	0.01μF	0.01μF	

NOTES:

1. Suggested coil source: 1.5 - 3μH Miller 9050, 7 - 14μH Miller 9052.
2. Use NPO type capacitor.

Figure 5

TYPICAL DRIVING CAPABILITIES at f₀ = 4.5MHz








Figure	R _L (Ω)	V _o (mV _{rms})		Remarks
		Δf = 7.5 kHz	Δf = 25 kHz	
A	2000	220	650	No Clipping
B	200	130	400	No Clipping
C	200	220	650	Clipping at V _o = 500mV _{rms}

Figure 6


AMPLIFIER GAIN AS A FUNCTION OF AMBIENT TEMPERATURE




SLOPE OF FM TRANSFER CHARACTERISTICS AS A FUNCTION OF AMBIENT TEMPERATURE




AMPLIFIER VOLTAGE GAIN AS A FUNCTION OF OPERATING FREQUENCY AT $V_{in} = 0.2 \text{ mV}_{\text{rms}}$




ALL CAPACITORS IN MICROFARADS



SLOPE OF FM TRANSFER CHARACTERISTIC AS A FUNCTION OF SUPPLY VOLTAGE





PHASE SHIFT NETWORK (See Figure 4)




ALL CAPACITORS IN MICROFARADS

TYPICAL CHARACTERISTIC CURVES (Cont'd.)

SLOPE OF FM TRANSFER CHARACTERISTICS AS A FUNCTION OF INJECTION VOLTAGE



TRANSFER CHARACTERISTICS FOR A SIMPLE LC NETWORK



OUTPUT = f (NORMALIZED DEVIATION)
 (The units along the vertical axis are arbitrary units.)
 Linear mode: Operation of the FM detector with no limiting after the phase shift network.

NOTES:

1. V_F defines the slope of the FM transfer characteristic, at $a = 0$:

$$V_F = \frac{dV_{OUT}}{da} \quad a = 0$$

V_F is primarily a function of bias current in the detector and injection voltage.

V_F will decrease with decreasing V_{CC} or V_{INJ} .

2. a = normalized frequency deviation:

$$a = \frac{2Q\Delta F}{F_0}$$

INTRODUCTION LINEAR INTEGRATED CIRCUITS

DESCRIPTION


The 5070, 5071, and 5072 are monolithic silicon integrated circuits that constitute a complete chroma system for color television receivers. The 5070 is a complete subcarrier regeneration system featuring a new concept of phase control applied to the oscillator circuit. The 5071 is a chroma amplifier system and the 5072 performs the demodulation function.

The 5070 utilizes the 16-lead plastic dual-in-line package; the 5071 and 5072 are supplied 14-lead plastic dual-in-line packages.


FEATURES

- | | |
|---|--------------------|
| <ul style="list-style-type: none"> ● VOLTAGE CONTROL OSCILLATOR ● KEYED APC & ACC DETECTORS ● DC HUE CONTROL ● SHUNT REGULATOR | <p>5070</p> |
| <ul style="list-style-type: none"> ● ACC CONTROLLED CHROMA AMPLIFIER ● DC CHROMA GAIN CONTROL ● COLOR KILLER ● AMPLIFIER SHORT-CIRCUIT PROTECTION | <p>5071</p> |
| <ul style="list-style-type: none"> ● SYNCHRONOUS DETECTOR WITH COLOR DIFFERENCE MATRIX ● EMITTER-FOLLOWER OUTPUT AMPLIFIERS WITH SHORT-CIRCUIT PROTECTION | <p>5072</p> |

FUNCTIONAL SCHEMATIC DIAGRAM



TYPICAL FUNCTIONAL DIAGRAM



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 5070 is a complete subcarrier regeneration system with automatic phase control applied to the oscillator. An amplifier chroma signal from the 5071 is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval.

The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. 15 and 16. This control signal is applied to the input terminal Nos. 1 and 14 of the 5071. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator.


To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from terminal Nos. 7 and 8 back to No. 6. The same oscillator signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8. Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7, which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial no-signal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controls the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, L, and C components that couple the oscillator output to the demodulator input terminals. The 5070 includes a shunt regulator to establish a 12Vdc supply.

FEATURES

- VOLTAGE CONTROLLED OSCILLATOR
- KEYED APC & ACC DETECTORS
- DC HUE CONTROL
- SHUNT REGULATOR

6-138

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Values at $T_A = 25^\circ\text{C}$)

DC Supply Voltage and Current See Charts

Device Dissipation:

Up to $T_A = +70^\circ\text{C}$

Above $T_A = +70^\circ\text{C}$

530mW

Derate Linearly
at $6.7 \text{ mW}/^\circ\text{C}$

Ambient Temperature Range:

Operating

-40 to $+85^\circ\text{C}$

Storage

-65 to $+150^\circ\text{C}$

Lead Temperature (During Soldering):

At distance $1/32$ in. (3.17 mm) from
seating plane for 10s max

$+265^\circ\text{C}$

Voltage (Note 1)

TERM NO.	MIN. VOLTS	MAX. VOLTS
1	0	*
2	0	+16
3	0	+16
4	-5	Note 3
6	—	—
7	—	—
8	—	—
10	0	Note 4
11	0	Note 2
12	0	Note 2
13	0	Note 2
14	0	Note 2
15	0	+16
16	0	+16


Current

TERM NO.	I_I mA	I_O mA
1	20	1
2	—	—
3	—	—
4	—	1
10	Note 4	1
11	—	—
12	—	—
13	20	1
14	20	1


NOTES:

1. With respect to terminal No. 5 and with terminal No. 10 connected through 470Ω to $+24\text{V}$.
2. Regulated voltage at terminal No. 10.
3. Controlled by max. input current.
4. Limited by dissipation.

SCHEMATIC DIAGRAM



FUNCTIONAL DIAGRAM



NOTES:

1. All resistance values are in ohms
2. Unless otherwise indicated all capacitance values less than 10 are in microfarads - 10 or greater are in picofarads.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 5071 is a combined two-stage chroma amplifier and functional control circuit. The input signal is received from the video amplifier and applied to terminal No. 2 of the input amplifier stage. The first amplifier stage is part of the ACC system and is controlled by differential adjustment from the ACC input terminal Nos. 1 and 14. The output of the 1st amplifier is directed to terminal No. 6 from where the signal may be applied to the ACC detection system of the 5070 or an equivalent circuit. The output at terminal No. 6 is also applied to terminal No. 7 which is the input to the 2nd amplifier stage. Another output of the 1st amplifier at terminal No. 13 is directed to the killer adjustment circuit.

The dc voltage level at terminal No. 13 rises as the ACC differential voltage decreases with a reduction in the burst amplitude. At a pre-set condition determined by the killer adjustment resistor the killer circuit is activated and causes the 2nd chroma amplifier stage to be cut off. The 2nd chroma amplifier stage is also gain controlled by the adjustment or dc voltage at terminal No. 10. The output of the 2nd chroma amplifier stage is available at terminal No. 9. The typical output termination circuit that is shown, provides differential chroma drive signal to the demodulator circuit. Both amplifier outputs utilize emitter-followers with short-circuit protection.

FEATURES

- ACC CONTROLLED CHROMA AMPLIFIER
- DC CHROMA GAIN CONTROL
- COLOR KILLER
- AMPLIFIER SHORT-CIRCUIT PROTECTION

ABSOLUTE MAXIMUM RATINGS

(Values at $T_A = 25^\circ\text{C}$)

DC Supply Voltage (Terminal 8
to Terminal 14) 30Vdc

Device Dissipation:

Up to $T_A = +70^\circ\text{C}$ 530mW
Above $T_A = +70^\circ\text{C}$ Derate Linearly
at 6.7 mW/ $^\circ\text{C}$

Ambient Temperature Range:


Operating -40 to +85 $^\circ\text{C}$
Storage -65 to +150 $^\circ\text{C}$

Lead Temperature (During Soldering):

At distance 1/32 in (3.17 mm) from
seating plane for 10s max. +265 $^\circ\text{C}$

PIN CONFIGURATION

A PACKAGE (Top View)



1. ACC Input
2. Chroma Input 1
3. Gain Preselect
4. Ground
5. NC
6. Chroma Output 1
7. Chroma Output 2
8. V+
9. Chroma Output 2
10. Chroma Level Control
11. Decouple
12. Decouple
13. Killer Adjust
14. ACC Input

ORDER PART NO. N5071A

MAXIMUM RATINGS MAXIMUM VOLTAGE & CURRENT RATINGS $T_A = 25^\circ\text{C}$

Voltage (Note 1) Current

TERM NO.	MIN. VOLTS	MAX. VOLTS	TERM NO.	I_I^* mA	I_O mA
1	-5	+15	1	5	1.0
2	-5	+5	2	5	1.0
6	0	+24	6	1.0	20
7	-5	+5	7	5	1.0
8	0	+30	9	1.0	20
9	0	+24	12	1.0	5
10	0	+24	14	5	1.0
11	0	+24			
12	0	+20			
13	0	+20			
14	-5	+15			


NOTES:

1. With reference to terminal No. 4 and with +24V on terminal No. 8 except for the rating given for terminal No. 8.


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V^+ = +24\text{V}$)

PARAMETERS	TEST CONDITIONS	LIMITS			UNITS
		MIN	TYP	MAX	
STATIC CHARACTERISTICS					
Bias Reference Terminal	S_1 Open, S_2 Open		17.3		V
Ampl. No. 1 Chroma Input	S_1 Open, S_2 Open		1.75		V
Ampl. No. 1 Chroma Output Balanced	S_1 Open, S_2 Open		20		V
Unbalanced	S_1 Open, S_2 Closed		13.5		V
Ampl. No. 2 Chroma Input	S_1 Open, S_2 Open		1.5		V
Ampl. No. 2 Chroma Output	S_1 Closed, S_2 Open		20.6		V
Supply Current	S_1 Open, S_2 Open	17		31	mA
DYNAMIC CHARACTERISTICS					
Amplifier No. 1 Voltage Gain	$E_g = 30$ mVrms Measure V_6	14	14		dB
Amplifier No. 2 Voltage Gain	$V_g = 10$ Vrms		2		dB
Max. Chroma Output Voltage			20.2		Vrms
10% Chroma Gain Control Reference Voltage	$E_g = 50$ mVrms, adjust Chroma Gain Control to Change V_g to 10% of Maximum Chroma Output				V
Output Voltage Killer Off	S_1 in Position 2 $E_g = 50$ mVrms, adjust "Killer Adjust" for an abrupt decrease in V_g			12	mVrms
Output Voltage, Chroma Off	$E_g = 50$ Vrms, adjust Chroma control to min. Chroma Output			12	mVrms
Bandwidth					
Amplifier No. 1			12		MHz
Amplifier No. 2			30		MHz
Ampl. No. 1 Input Impedance			2		k Ω
			4		pF
Ampl. No. 1 Output Impedance			35		Ω
Ampl. No. 2 Input Impedance			2.1		k Ω
			3.5		pF
Ampl. No. 2 Output Impedance			85		Ω


AMPLIFIER DIAGRAM



FUNCTIONAL DIAGRAM



SCHEMATIC DIAGRAM



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 5072 has two sets of synchronous detectors with matrix circuits to achieve the R-Y, G-Y, and B-Y color difference output signals. The chroma input signal is applied to terminal Nos. 3 and 4 while the oscillator injection signal is applied to terminal Nos. 6 and 7. The color difference signals, after matrix, have a fixed relationship of amplitude and phase nominally equal dc voltage levels. The outputs of the 5072 are suitable to driving high level color difference or R, G, B output amplifiers. Emitter-follower output stages used to drive the high level color amplifiers have short-circuit protection.

FEATURES


- SYNCHRONOUS DETECTOR WITH COLOR DIFFERENCE MATRIX
- EMITTER-FOLLOWER OUTPUT AMPLIFIERS WITH SHORT-CIRCUIT PROTECTION

ABSOLUTE MAXIMUM RATINGS


(Values at $T_A = 25^\circ\text{C}$)

DC Supply Voltage (Terminal 8 to Terminal 14)	27V
Reference Input Voltage	5V _{p-p}
Chroma Input Voltage	5V _{p-p}
Device Dissipation:	
Up to $T_A = +70^\circ\text{C}$	530mW
Above $T_A = +70^\circ\text{C}$	Derate Linearly at 6.7 mW/ $^\circ\text{C}$
Ambient Temperature Range:	
Operating	-40 to +85 $^\circ\text{C}$
Storage	-65 to +150 $^\circ\text{C}$
Lead Temperature (During Soldering):	
At distance 1/32 in (3.17 mm) from seating plane for 10s max.	+165 $^\circ\text{C}$

SCHEMATIC DIAGRAM



PIN CONFIGURATION



MAXIMUM VOLTAGE & CURRENT RATINGS

$T_A = 25^\circ\text{C}$ VOLTAGE (Note 1) CURRENT

Terminal No.	MIN. VOLTS	MAX. VOLTS	Terminal No.	I _I mA	I _O mA
3	0	+5	3	-	-
4	0	+5	4	-	-
6	0	+12	6	-	-
7	0	+12	7	-	-
8	0	+27	8	-	-
9	0	-20	9	10	20
11	0	+20	11	10	20
13	0	+20	13	10	20


NOTE:

1. With reference to terminal No. 14 and with the voltage between terminal No. 8 and terminal No. 14 at +24 V except as given in rating for terminal No. 8.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V^+ = +24\text{V}$ unless otherwise specified)

PARAMETERS	TEST CONDITIONS	LIMITS			UNITS
		MIN	TYP	MAX	
STATIC CHARACTERISTICS					
Supply Current With Output Loads With No Output Loads	S_1 Closed	16.5	9	26.5	mA
G-Y, R-Y, B-Y Outputs	S_1 Open	13.2	14.7	15.8	V
Chroma Inputs	S_1 Open		3.3		V
Reference Subcarrier	S_1 Open		6.2		V
DYNAMIC CHARACTERISTICS					
Demodulator Unbalance	$V_3 = V_4 = 0$	8.0		0.8	Vp-p
Maximum Color Difference Output Voltage	$V_3 = V_4 = 0.6 \text{ Vp-p}$	5.5			Vp-p
		1.2			Vp-p
Chroma Input Sensitivity	Adjust e_c for 5.0 Vp-p @ term		0.2	0.35	Vp-p
Relative R-Y Output	No. 13 (B-Y)	3.5		4.2	Vp-p
Relative G-Y Output		0.75		1.25	Vp-p
V_{DC} Difference Between any two Output Terminals	$e_c = 0$			0.6	V
Input Impedance Reference Subcarrier Inputs			1.7		k Ω
			6		pF
Input Impedance at Chroma Inputs			0.95		k Ω
			6		pF
Output Resistance			180		Ω

FUNCTIONAL DIAGRAM



DESCRIPTION

The 5556 is an internally compensated precision monolithic operational amplifier featuring extremely low offset and bias currents and offset null capability. The 5556 is short circuit protected and its high common mode and differential input voltage range provides exceptional performance when used as an integrator, summing amplifier, and voltage follower.

The 5556 features industry standard pinout and is a direct pin-for-pin replacement for the MC15556G and MC14556G.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage


S5556	$\pm 22V$
N5556	$\pm 18V$

Differential Input Voltage	$\pm V^+$
Common Mode Input Voltage	$\pm V^+$
Load Current	20mA
Output Short Circuit Duration	Indefinite
Power Dissipation	680mW
Derate Above $T_A = 25^\circ C$	4.6mW/ $^\circ C$
Operating Temperature Range	


S5556	$-55^\circ C$ to $+125^\circ C$
N5556	$0^\circ C$ to $+70^\circ C$

Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
---------------------------	---------------------------------

FUNCTIONAL BLOCK DIAGRAM



OFFSET ADJUST CIRCUIT




FEATURES

- LOW INPUT BIAS CURRENT - 15nA maximum
- LOW INPUT OFFSET CURRENT - 2.0nA maximum
- LOW INPUT OFFSET VOLTAGE - 4.0mV maximum
- HIGH SLEW RATE - 2.5 V/ μs typical
- LARGE POWER BANDWIDTH - 40kHz typical
- LOW POWER CONSUMPTION - 45mW maximum
- OFFSET VOLTAGE NULL CAPABILITY

PIN CONFIGURATIONS (Top View)


T PACKAGE



1. Offset Null
2. Inverting Input
3. Non-inverting Input
4. V^-
5. Offset Null
6. V_{OUT}
7. V^+
8. NC

Order Part Nos. S5556T/N5556T

V PACKAGE



1. Offset Null
2. Inverting Input
3. Non-inverting Input
4. V^-
5. Offset Null
6. V_{OUT}
7. V^+
8. NC

Order Part Nos. S5556V/N5556V

ELECTRICAL CHARACTERISTICS ($V^+ = +15V$, $V^- = -15V$, $T_A = +25^\circ C$ Unless Otherwise Noted)


PARAMETER	SYMBOL	MIN		TYP		MAX		UNITS
		S5556	N5556	S5556	N5556	S5556	N5556	
Input Bias Current $T_A = 25^\circ C$ $T_A = T_{LOW}$ to T_{HIGH} (Note 1)	I_B			8	15	15 30	30 40	nA nA
Input Offset Current $T_A = 25^\circ C$ $T_A = 25^\circ C$ to T_{High} $T_A = T_{LOW}$ to $25^\circ C$	I_{io}			1.0	5.0	2.0 3.0 5.0	10 14 14	nA nA nA
Input Offset Voltage $T_A = 25^\circ C$ $T_A = T_{LOW}$ to T_{HIGH}	V_{io}			2.0	5.0	4.0 6.0	10 14	mV mV
Differential Input Impedance (Open Loop— $f = 20Hz$) Parallel Input Resistance Parallel Input Capacitance	R_p C_p			5.0 6.0	3.0 6.0			M pF
Common Mode Input Impedance ($f = 20Hz$)	Z_{IN}			250	250			M
Common Mode Input Voltage Swing	CMV_{IN}	± 12	± 11	± 13	± 12			V
Equivalent Input Noise Voltage ($A_v = 100$, $R_s = 10K\Omega$, $F = 1.0KHz$, $BW = 1.0Hz$)	E_{IN}			45	45			nV/\sqrt{Hz}
Common Mode Rejection Ratio ($f = 100Hz$)	CMRR	80	70	110	110			dB
Open Loop Voltage Gain ($V_{OUT} = \pm 10V$, $R_L = 2K\Omega$) $T_A = 25^\circ C$ $T_A = T_{LOW}$ to T_{HIGH}	A_{VO}	100K 40K	70K 40K	200K	100K			V/V V/V
Power Bandwidth $A_v = 1$, $R_L = 2K\Omega$, THD $\leq 5\%$, $V_{OUT} = \pm 10V$)	P_{BW}			40	40			KHz
Unity Gain Crossover Frequency (open-loop)				1.0	1.0			MHz
Phase Margin (open-loop, unity gain)				70	70			Degrees
Gain Margin				18	18			dB
Slew Rate (unity gain)	dV_{OUT}/dt			2.5	2.5			V/ μsec
Output Impedance ($f = 20Hz$)	Z_{OUT}			1.0	1.0	2.0	2.5	$K\Omega$
Output Voltage Swing ($R_L = 2K\Omega$)	V_{OUT}	± 12	± 11	± 13	± 12			V
Power Supply Sensitivity $V^- = \text{Constant}$, $R_S \leq 10K$ $V^+ = \text{Constant}$, $R_S \leq 10K$	S^+ S^-			50 50	75 75	100 100	200 200	$\mu V/V$ $\mu V/V$
Power Supply Current	I_{D+} I_{D-}			1.0 1.0	1.3 1.3	1.5 1.5	3.0 3.0	mA mA
DC Quiescent Power Dissipation ($V_{OUT} = 0$)	P_D			30	40	45	90	mW

NOTE:


1. $T_{LOW} = 0^\circ C$ for N5556, $-55^\circ C$ for S5556; $T_{HIGH} = 70^\circ C$ for N5556, $125^\circ C$ for S5556

TYPICAL PERFORMANCE CHARACTERISTICS


POWER DISSIPATION VERSUS POWER SUPPLY VOLTAGE




POWER BANDWIDTH



TYPICAL INPUT BIAS CURRENT AND INPUT OFFSET CURRENT VERSUS TEMPERATURE FOR S5556



VOLTAGE-FOLLOWER PULSE RESPONSE



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 5558 consists of a pair of high performance monolithic operational amplifiers constructed on a single chip. It features internal compensation and is intended for use in a variety of analog applications. High common mode voltage range and immunity to latch-up makes the 5558 ideal for use as a voltage follower. The high gain and wide range of operating voltage achieves superior performance in integrator, summing amplifier, and general feedback applications. The device is short-circuit protected. For single amplifier performance see the 5741 data sheet. The 5558 is a pin-for-pin replacement for the MC1558G.


ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages	
S5558	±22V
N5558	±18V
Differential Input Voltage	±30V
Common-mode Input Swing	±15V
Output Short Circuit Duration	Continuous
Power Dissipation (Note 1)	
T Package — (MO-002-AG)	680mW
V Package	625mW
Operating Temperature Range	
S5558	-55°C to +125°C
N5558	0°C to +75°C
Storage Temperature Range	
	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	
	300°C

NOTE:

1. Derate T package linearly at 4.6 mW/°C for ambient temperatures above +25°C
2. Derate V package at 5mW/°C above 25°C


EQUIVALENT SCHEMATIC



The numbers without parenthesis represent the pin numbers for 1/2 of the dual circuit. The numbers in parenthesis represent the pin numbers for the other half.

PIN CONFIGURATIONS


T-PACKAGE (Top View)



1. Output A
2. Inverting Input A
3. Noninverting Input A
4. V⁻
5. Noninverting Input B
6. Inverting Input B
7. Output B
8. V⁺

ORDER PART NOS. S5558T/N5558T

V-PACKAGE



1. Output A
2. Inverting Input A
3. Noninverting Input A
4. V⁻
5. Noninverting Input B
6. Inverting Input B
7. Output B
8. V⁺

ORDER PART NO. N5558V

FEATURES:

- 2 "OP AMPS" IN SPACE OF ONE 741 V PACKAGE
- NO FREQUENCY COMPENSATION REQUIRED
- SHORT CIRCUIT PROTECTION
- LOW POWER CONSUMPTION
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- NO LATCH-UP


LINEAR INTEGRATED CIRCUITS ■ 5558

ELECTRICAL CHARACTERISTICS ($V^+ = +15$ Vdc, $V^- = -15$ Vdc, $T_A = +25^\circ\text{C}$ unless otherwise noted)

CHARACTERISTICS	SYMBOL	MIN		TYP		MAX		UNIT
		S5558	N5558	S5558	N5558	S5558	N5558	
Input Bias Current $T_A = +25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high} (See Note 1)	I_b			0.2	0.2	0.5	0.5	$\mu\text{A dc}$
Input Offset Current $T_A = +25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high}	I_{io}			0.03	0.03	0.2	0.2	$\mu\text{A dc}$
Input Offset Voltage ($R_S \leq 10\text{k}\Omega$) $T_A = +25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high}	V_{io}			1.0	2.0	5.0	6.0	mVdc
Differential Input Impedance (Open-Loop, $f = 20$ Hz)								
Parallel Input Resistance	R_p	0.3	0.3	1.0	1.0			Megohm
Parallel Input Capacitance	C_p			6.0	6.0			pF
Common-Mode Input Impedance ($f = 20$ Hz)	$Z_{\text{(in)}}$			200	200			Megohms
Common-Mode Input Voltage Swing	CMV_{in}	± 12	± 12	± 13	± 13			Vpk
Equivalent Input Noise Voltage ($A_V = 100$, $R_S = \text{k}\Omega$, $f = 1.0$ kHz, $BW = 1.0$ Hz)	e_n			45	45			nV/(Hz) $^{1/2}$
Common-Mode Rejection Ratio ($f = 100$ Hz)	CM_{rej}	70	70	90	90			dB
Open-Loop Voltage Gain, ($V_{\text{out}} = \pm 10\text{V}$, $R_L = 2.0\text{k}\Omega$) $T_A = +25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high}	AV_{OL}	50,000	20,000	200,000	100,000			V/V
Power Bandwidth ($A_V = 1$, $R_L = 2.0\text{k}\Omega$, $\text{THD} \leq 5\%$, $V_{\text{out}} = 20\text{V}_{\text{p-p}}$)	PBW	25,000	15,000	14	14			kHz
Unity Gain Crossover Frequency (open-loop)				1.1	1.1			MHz
Phase Margin (open-loop, unity gain)				65	65			degrees
Gain Margin				11	11			dB
Slew Rate (Unity Gain)	dV_{out}/dt			0.8	0.8			V/ μs
Output Impedance ($f = 20$ Hz)	Z_{out}			300	300			ohms
Short-Circuit Output Current	I_{SC}			20	20			mA dc
Output Voltage Swing ($R_L = 10\text{k}\Omega$) $R_L = 2\text{k}\Omega$ ($T_A = T_{\text{low}}$ to T_{high})	V_{out}	± 12	± 12	± 14	± 14			Vpk
Power Supply Sensitivity $V^- = \text{constant}$, $R_S \leq 10\text{k}\Omega$ $V^+ = \text{constant}$, $R_S \leq 10\text{k}\Omega$	S^+ S^-			30	30	150	150	$\mu\text{V/V}$
Power Supply Current	I_{D}^+ I_{D}^-			2.3	2.3	5.0	5.6	mA dc
DC Quiescent Power Dissipation ($V_{\text{out}} = 0$)	P_{D}			70	70	150	170	mW
Channel Separation	ρ_{01}/ρ_{02}			120	120			dB

Note 1: $T_{\text{low}} = 0^\circ\text{C}$ for N5558, -55°C for S5558; $T_{\text{high}} = +75^\circ\text{C}$ for N5558, $+125^\circ\text{C}$ for S5558

TYPICAL CHARACTERISTIC CURVES



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 5596 is a monolithic Double-Balanced Modulator/Demodulator designed for use where the output voltage is a product of an input voltage (signal) and a switched function (carrier). The S5596 will operate over the full military temperature range of -55°C to $+125^{\circ}\text{C}$. The N5596 is intended for applications within the range of 0°C to $+70^{\circ}\text{C}$.

FEATURES

• EXCELLENT CARRIER SUPPRESSION

65dB typ @ 0.5 MHz

50dB typ @ 10 MHz

- ADJUSTABLE GAIN AND SIGNAL HANDLING
- BALANCED INPUTS AND OUTPUTS
- HIGH COMMON-MODE REJECTION – 85dB typ

APPLICATIONS

SUPPRESSED CARRIER AND AMPLITUDE

MODULATION

SYNCHRONOUS DETECTION

FM DETECTION

PHASE DETECTION

SAMPLING

SINGLE SIDEBAND

FREQUENCY DOUBLING

ABSOLUTE MAXIMUM RATINGS

Applied Voltage (Note 1)	30V
Differential Input Signal ($V_7 - V_8$)	$\pm 5.0\text{V}$
Differential Input Signal ($V_4 - V_1$)	$\pm(5 + I_B R_E)\text{V}$
Input Signal ($V_2 - V_1, V_3 - V_4$)	5.0V
Bias Current (I_B)	10mA
Power Dissipation (Pkg. Limitation)	

K-Package	680mW
Derate above 25°C	$5.4\text{mW}/^{\circ}\text{C}$


A-Package (TO-116)	900mW
Derate above 25°C	$7.2\text{mW}/^{\circ}\text{C}$

Operating Temperature Range	-55°C to $+125^{\circ}\text{C}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$


NOTES:

1. Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5, 3-5.
2. Pin number references pertain to K package pinout only.

PIN CONFIGURATIONS



SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS*

(All input and output characteristics are single-ended unless otherwise noted.)

PARAMETER	S5596			N5596			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
Carrier Feedthrough $V_C = 60$ mV(rms) sine wave and offset adjusted to zero $f_C = 1.0$ kHz $f_C = 10$ MHz		40 140			40 140		μ V(rms)
$V_C = 300$ mVp-p square wave: offset adjusted to zero offset not adjusted $f_C = 1.0$ kHz $f_C = 1.0$ kHz		0.04 20	0.2 100		0.04 20	0.4 200	mV(rms)
CarrierSuppressions $f_S = 10$ kHz, 300 mV(rms) $f_C = 500$ kHz, 80 mV(rms) sine wave $f_C = 10$ MHz, 80 mV(rms) sine wave	50	65 50		40	65 50		dB
Transadmittance Bandwidth (Magnitude) ($R_L = 50\Omega$) Carrier Input Port, $V_C = 60$ mV(rms) sine wave $f_S = 1.0$ kHz, 300 mV(rms) sine wave Signal Input Port, $V_S = 300$ mV(rms) sine wave $ V_C = 0.5$ V dc		300 80			300 80		MHz
Signal Gain $V_S = 100$ mV(rms), $f = 1.0$ kHz; $ V_C = 0.5$ V dc	2.5	3.5		2.5	3.5		V/V
Single-Ended Input Impedance, Signal Port, $f = 5.0$ MHz Parallel Input Resistance Parallel Input Capacitance		200 2.0			200 2.0		$k\Omega$ pF
Single-Ended Output Impedance, $f = 10$ MHz Parallel Output Resistance Parallel Output Capacitance		40 5.0			40 5.0		$k\Omega$ pF
Input Bias Current $I_{BS} = \frac{I_1 + I_4}{2}$; $I_{BC} = \frac{I_7 + I_8}{2}$		12 12	25 25		12 12	30 30	μ A
Input Offset Current $I_{IOS} = I_1 - I_4$; $I_{IOC} = I_7 - I_8$		0.7 0.7	5.0 5.0		0.7 0.7	7.0 7.0	μ A
Average Temperature Coefficient of Input Offset Current ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)		2.0			2.0		$\text{nA}/^\circ\text{C}$
Output Offset Current ($I_6 - I_9$)		14	50		15	80	μ A
Average Temperature Coefficient of Output Offset Current ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)		90			90		$\text{nA}/^\circ\text{C}$
Common-Mode Input Swing, Signal Port, $f_S = 1.0$ kHz		5.0			5.0		Vp-p
Common-Mode Gain, Signal Port, $f_S = 1.0$ kHz, $ V_C = 0.5$ V dc		-85			-85		dB
Common-Mode Quiescent Output Voltage (Pin 6 or Pin 9)		8.0			8.0		Vdc
Differential Output Voltage Swing Capability		8.0			8.0		Vp-p
Power Supply Current $I_8 + I_9$ I_{10}		2.0 3.0	3.0 4.0		2.0 3.0	4.0 5.0	mAdc
DC Power Dissipation		33			33		mW

($V^+ = +12$ V dc, $V^- = -8.0$ V dc, $I_S = 1.0$ mA dc, $R_L = 3.9$ $k\Omega$, $R_e = 1.0$ $k\Omega$, $T_A = +25^\circ\text{C}$ unless otherwise noted)

*Pin number references pertain to K package pinout only.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 7520 Series Dual Core Memory Sense Amplifiers are designed for use in high speed core memory systems. Three separate logic configurations allow flexibility of system design.

The 7520 and 7521 can be used to perform the function of a flip-flop or a data register which responds to the sense and strobe-input conditions.

The 7522 and 7523 features an open collector stage which may be used to perform the wired-OR function.

The 7524 and 7525 features two independent sense channels with separate outputs.


FEATURES

- DUAL SENSE AMPS
- $\pm 4\text{mV}$ THRESHOLD UNCERTAINTY
- DESIGN VERSATILITY
- 25ns PROPAGATION DELAY


ABSOLUTE MAXIMUM RATINGS

Differential Input Voltage	$\pm 5\text{V}$
V_{CC}	$\pm 7\text{V}$
Strobe & Gain Input Voltages	$+5.5\text{V}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Operating Temperature	0°C to $+70^\circ\text{C}$
Power Dissipation	500mW

PIN CONFIGURATIONS



LOGIC DIAGRAMS



LINEAR INTEGRATED CIRCUITS ■ 7520/21/22/23/24/25

ELECTRICAL CHARACTERISTICS ($V_{cc1} = 5V$, $V_{cc2} = -5V$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
V_T	Differential-Input Threshold Voltage (See Note 1)	$V_{ref} = 15mV$	7520	15	18	mV
			7521	8	22	mV
		$V_{ref} = 40mV$	7520	36	40	mV
			7521	33	40	mV
V_{CMF}	Common-Mode Input Firing Voltage (See Note 2)	Strobe Input: $V_{inS} = V_{in(1)}$ Common-Mode Input Pulse: $t_r = t_f \leq 15ns$, $t_{p(in)} = 50ns$ $T_A = 25^\circ C$		± 3		V
I_{in}	Differential-Input Bias Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{inD} = 0mV$		30	75	μA
I_{DI}	Differential-Input Offset Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$		0.5		μA
Z_{inD}	Differential-Input Impedance	$f = 1kHz$		2		$k\Omega$
$V_{in(1)}$	Logical 1 Input Voltage (gate and strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(0)} = 0.8V$	2			V
$V_{in(0)}$	Logical 0 Input Voltage (gate and strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(1)} = 2V$			0.8	V
$I_{in(0)}$	Logical 0 Level Input Current (gate and strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(0)} = 0.4V$			-1.6	mA
$I_{in(1)}$	Logical 1 Level Input Current (gate and strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = 2.4V$			40	μA
		$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = V_{cc1}$			1	mA
$V_{out(1)}$	Logical 1 Output Voltage	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{load} = -400\mu A$	2.4	3.9		V
$V_{out(0)}$	Logical 0 Output Voltage	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{sink} = 16mA$		0.25	0.4	V
$I_{OS(Q)}$	Q Output Short-Circuit Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$	3.3		5	mA
$I_{OS(\bar{Q})}$	\bar{Q} Output Short-Circuit Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$	2.1		3.5	mA
I_{cc1}	V_{cc1} Supply Current	$T_A = 25^\circ C$		28		mA
I_{cc2}	V_{cc2} Supply Current	$T_A = 25^\circ C$		-14		mA
t_{orD}	Differential-Input Overload Recovery Time (See Note 3)	$V_{inD} = 2V$, $t_r = t_f = 20ns$		20		ns
t_{orCM}	Common-Mode Input Overload Recovery Time (See Note 4)	$V_{inCM} = 2V$, $t_r = t_f = 20ns$		20		ns
$t_{cyc(min)}$	Minimum cycle time			200		ns

PROPAGATION DELAY TIMES			MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT				
$t_{pd(1)DQ}$, $t_{pd(0)DQ}$	$A_1 - A_2$ or $B_1 - B_2$	Q		20	40	ns
		\bar{Q}		30		ns
$t_{pd(1)D\bar{Q}}$, $t_{pd(0)D\bar{Q}}$	$A_1 - A_2$ or $B_1 - B_2$	\bar{Q}		25	55	ns
		Q		35		ns
$t_{pd(1)SQ}$, $t_{pd(0)SQ}$	Strobe A or B	Q		15	30	ns
		\bar{Q}		25		ns
$t_{pd(1)S\bar{Q}}$, $t_{pd(0)S\bar{Q}}$	Strobe A or B	\bar{Q}		15	55	ns
		Q		35		ns
$t_{pd(1)G_QQ}$, $t_{pd(0)G_QQ}$	Gate Q	Q		10	20	ns
		\bar{Q}		15		ns
$t_{pd(1)G_Q\bar{Q}}$, $t_{pd(0)G_Q\bar{Q}}$	Gate Q	\bar{Q}		15	30	ns
		Q		20		ns
$t_{pd(1)G_Q\bar{Q}}$, $t_{pd(0)G_Q\bar{Q}}$	Gate \bar{Q}	\bar{Q}		15		ns
		Q		10	20	ns

(SEE NOTES PAGE 128)

ELECTRICAL CHARACTERISTICS ($V_{cc1} = 5V$, $V_{cc2} = -5V$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_T	Differential Input Threshold Voltage (See Note 1)	$V_{ref} = 15mV$	7622	15	19	mV
			7623	8	15	mV
		$V_{ref} = 40mV$	7522	36	40	mV
			7623	33	40	mV
V_{CMF}	Common Mode Input Firing Voltage (See Note 2)	Strobe Input: $V_{inS} = V_{in(1)}$ Common Mode Input Pulse: $t_r = t_f \geq 15ns$, $t_{p(in)} = 50ns$ $T_A = 26^\circ C$		± 3		V
I_{in}	Differential Input Bias Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{inD} = 0mV$		30	75	μA
I_{DI}	Differential Input Offset Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$		0.5		μA
z_{inD}	Differential Input Impedance	$f = 1 kHz$		2		$k\Omega$
$V_{in(1)}$	Logical 1 Input Voltage (gate and strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(0)} = 0.8V$	2			V
$V_{in(0)}$	Logical 0 Input Voltage (gate and strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(1)} = 2V$			0.8	V
$I_{in(0)}$	Logical 0 Level Input Current (gate and strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(0)} = 0.4V$		-1	-1.6	mA
$I_{in(1)}$	Logical 1 Level Input Current (gate and strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = 2.4V$			40	μA
$V_{out(1)}$	Logical 1 Output Voltage	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = V_{cc1}$			1	mA
$V_{out(0)}$	Logical 0 Output Voltage	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{load} = -400\mu A$, $V_{in} = 2V$	2.4	3.9		V
$I_{out(1)}$	Output Reverse Current	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{sink} = 16mA$, $V_{in} = 0.8V$		0.2	0.4	V
I_{OS}	Output Short Circuit Current	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{out} = 5.25V$, $V_{in} = 2V$			250	μA
I_{cc1}	V_{cc1} Supply Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $T_A = 25^\circ C$	2.1		3.5	mA
I_{cc2}	V_{cc2} Supply Current	$T_A = 25^\circ C$		27		mA
t_{orD}	Differential Input Overload Recovery Time (See Note 3)	$V_{inD} = 2V$, $t_r = t_f = 20ns$		20		ns
t_{orCM}	Common Mode Input Overload Recovery Time (See Note 4)	$V_{inCM} = \pm 2V$, $t_r = t_f = 20ns$		20		ns
$t_{cyc(min)}$	Minimum Cycle Time			200		ns

PROPAGATION DELAY TIMES			MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT				
$t_{pd(1)D}$	$A_1 - A_2$ or $B_1 - B_2$	Y		20		ns
$t_{pd(0)D}$				30	45	ns
$t_{pd(1)S}$	Strobe A or B	Y		15		ns
$t_{pd(0)S}$				25	40	ns
$t_{pd(1)G}$	Gate	Y		10		ns
$t_{pd(0)G}$				15	25	ns

(SEE NOTES PAGE 128)

LINEAR INTEGRATED CIRCUITS ■ 7520/21/22/23/24/25

ELECTRICAL CHARACTERISTICS ($V_{cc1} = 5V$, $V_{cc2} = -5V$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_T	Differential Input Threshold Voltage (See Note 1)	$V_{ref} = 15mV$	7524	11	15	19	mV
			7525	8	15	22	mV
		$V_{ref} = 40mV$	7524	36	40	44	mV
			7525	33	40	47	mV
V_{CMF}	Common Mode Input Firing Voltage (See Note 2)	Strobe Input: $V_{inS} = V_{in(1)}$ Common Mode Input Pulse: $t_r = t_f \leq 15ns$, $t_{p(in)} = 50ns$ $T_A = 25^\circ C$		± 3		V	
I_{in}	Differential Input Bias Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{inD} = 0mV$		30	75	μA	
I_{DI}	Differential Input Offset Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$		0.5		μA	
Z_{inD}	Differential Input Impedance	$f = 1 kHz$		2		$k\Omega$	
$V_{in(1)}$	Logical 1 Input Voltage (strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(0)} = 0.8V$	2			V	
$V_{in(0)}$	Logical 0 Input Voltage (strobe inputs)	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $V_{in(1)} = 2V$			0.8	V	
$I_{in(0)}$	Logical 0 Level Input Current (strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(0)} = 0.4V$		-1	-1.6	mA	
$I_{in(1)}$	Logical 1 Level Input Current (strobe inputs)	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = 2.4V$			40	μA	
		$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$ $V_{in(1)} = V_{cc1}$			1	mA	
		$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{load} = -400\mu A$, $V_{in(1)} = 2V$ $V_{in(0)} = 0.8V$	2.4	3.9		V	
$V_{out(0)}$	Logical 0 Output Voltage	$V_{cc1} = 4.75V$, $V_{cc2} = -4.75V$ $I_{sink} = 16mA$, $V_{in(0)} = 0.8V$		0.25	0.4	V	
I_{OS}	Output Short Circuit Current	$V_{cc1} = 5.25V$, $V_{cc2} = -5.25V$	2.1		3.5	mA	
I_{cc1}	V_{cc1} Supply Current	$T_A = 25^\circ C$		25		mA	
I_{cc2}	V_{cc2} Supply Current	$T_A = 25^\circ C$		-15		mA	
t_{orD}	Differential Input Overload Recovery Time (See Note 3)	$V_{inD} = 2V$, $t_r = t_f = 20ns$		20		ns	
t_{orCM}	Common Mode Input Overload Recovery Time (See Note 4)	$V_{inCM} = \pm 2V$, $t_r = t_f = 20ns$		20		ns	
$t_{cyc(min)}$	Minimum Cycle Time			200		ns	


PROPAGATION DELAY TIMES			MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT				
$t_{pd(1)D}$	$A_1 - A_2$ or $B_1 - B_2$	A or B		25	40	ns
$t_{pd(0)D}$				20		ns
$t_{pd(1)S}$	Strobe A or B	A or B		15	30	ns
$t_{pd(0)S}$				20		ns

NOTES:


- The differential input threshold voltage (V_T) is defined as the DC input voltage (V_{in}) required to force the output of the sense amplifier to the logic gate threshold voltage level.
- Common mode input firing voltage is the common mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common mode input signal is applied with a strobe enable signal present.
- Differential input overload recovery time is the time necessary for the device to recover from the specified differential input overload signal prior to the strobe enable signal.
- Common mode input overload recovery time is the time necessary for the device to recover from the specified common mode input overload signal prior to the strobe enable signal.

SCHEMATIC DIAGRAMS


7520/21












7522/23



7524/25




TYPICAL CHARACTERISTIC CURVES




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


OUTPUT VOLTAGE VERSUS DIFFERENTIAL-INPUT VOLTAGE



LOGICAL 1 OUTPUT VOLTAGE VERSUS LOAD CURRENT




LOGICAL 0 OUTPUT VOLTAGE VERSUS SINK CURRENT




SWITCHING CHARACTERISTICS (Propagation Delay Times)

TEST CIRCUIT - DIFFERENTIAL AND STROBE INPUTS TO OUTPUTS

7520/21




VOLTAGE WAVEFORMS - DIFFERENTIAL AND STROBE INPUTS TO OUTPUTS




NOTES:

1. Pulse generators have the following characteristics:
 $Z_{OUT} = 50\Omega$, $t_r = t_f = 15(\pm 5)ns$, $t_{p1} = 100ns$,
 $t_{p2} = 300ns$, and $PRR = 1 MHz$.
2. C_1 includes probe end jig capacitance.

TEST CIRCUIT



VOLTAGE WAVEFORMS




NOTES:


1. Pulse generators have the following characteristics:
 $Z_{OUT} = 50\Omega$, $t_r = t_f = 15(\pm 5)ns$, $t_{p1} = 100ns$,
 $t_{p2} = 300ns$, and $PRR = 1 MHz$.
2. C_1 includes probe and jig capacitance.

7522/23

TEST CIRCUIT



VOLTAGE WAVEFORMS




NOTES:


1. Pulse generators have the following characteristics:
 $Z_{out} = 50\Omega$, $t_r = t_f = 15(\pm 5)ns$, $t_{p1} = 100ns$,
 $t_{p2} = 300ns$, PRR = 1 MHz.
2. Strobe input pulse is applied to Strobe A when inputs $A_1 - A_2$ are being tested and to Strobe B when inputs $B_1 - B_2$ are being tested.
3. C_1 includes probe and jig capacitance.

7524/25

TEST CIRCUIT



VOLTAGE WAVEFORMS



NOTES:

1. Pulse generators have the following characteristics:
 $Z_{out} = 50\Omega$, $t_r = t_f = 15(\pm 5)ns$, $t_{p1} = 100ns$,
 $t_{p2} = 300ns$, PRR = 1 MHz.
2. Strobe input pulse is applied to Strobe A when inputs $A_1 - A_2$ are being tested and to Strobe B when inputs $B_1 - B_2$ are being tested.
3. C_1 includes probe and jig capacitance.

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The 75450 and 75450A are dual peripheral drivers designed for use in systems that employ TTL or DTL logic. These circuits feature two standard 7400 series gates and two uncommitted, high current, high voltage, npn output driver transistors.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+7V
Input Voltage	+5.5V
Collector-Emitter Voltage	+30V
Continuous Collector Current	300mA
Continuous Total Power Dissipation	800mW


NOTES:

Positive Logic: $Y = \overline{AG}$ (gate only)
 $C = AG$ (gate and transistor)

PIN CONFIGURATION



EQUIVALENT CIRCUIT



ELECTRICAL CHARACTERISTICS - TTL GATES ($V_{CC} = 5V, T_A = 25^{\circ}C$)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH} High-Level Input Voltage		2			V
V_{IL} Low-Level Input Voltage				0.8	V
V_I Input Clamp Voltage	$V_{CC} = 4.75V, I_1 = -12mA$			-1.5	V
V_{OH} High-Level Output Voltage	$V_{CC} = 4.75V, V_{IL} = 0.8V, I_{OM} = -400\mu A$	2.4	3.3		V
V_{OL} Low-Level Output Voltage	$V_{CC} = 4.75V, V_{IH} = 2V, I_{OL} = 16mA$		0.22	0.4	V
I_I Input Current at Maximum Input Voltage	Input A Input G $V_{CC} = 5.25V, V_I = 5.5V$			1 2	mA
I_{IH} High-Level Input Current	Input A Input G $V_{CC} = 5.25V, V_I = 2.4V$			40 80	μA
I_{IL} Low-Level Input Current	Input A Input G $V_{CC} = 5.25V, V_I = 0.4V$			-1.6 -3.2	mA
I_{OS} Short Circuit Output Current	$V_{CC} = 5.25V$	-18		-55	mA
I_{CCH} Supply Current, High-Level Output	$V_{CC} = 5.25V, V_I = 0$		2	4	mA
I_{CCL} Supply Current, Low-Level Output	$V_{CC} = 5.25V, V_I = 5V$		6	11	mA

LINEAR INTEGRATED CIRCUITS ■ 75450

ELECTRICAL CHARACTERISTICS - OUTPUT TRANSISTORS (Cont'd)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)CBO}$ Collector-Base Breakdown Voltage	$I_C = 100\mu A, I_E = 0$	35			V
$V_{(BR)CER}$ Collector-Emitter Breakdown Voltage	$I_C = 100\mu A, R_{BE} = 500\Omega$	30			V
$V_{(BR)EBO}$ Emitter-Base Breakdown Voltage	$I_E = 100\mu A, I_C = 0$	5			V
h_{FE} Static Forward Current Transfer Ratio	$V_{CE} = 3V, I_C = 100mA, T_A = 25^\circ C$	25			
	$V_{CE} = 3V, I_C = 300mA, T_A = 25^\circ C$	30			
	$V_{CE} = 3V, I_C = 100mA, T_A = 0^\circ C$	20			
	$V_{CE} = 3V, I_C = 300mA, T_A = 0^\circ C$	25			
V_{BE} Base-Emitter Voltage	$I_B = 10mA, I_C = 100mA$		0.85	1	V
	$I_B = 30mA, I_C = 300mA$		1.05	1.2	V
$V_{CE(sat)}$ Collector-Emitter Saturation Voltage	$I_B = 10mA, I_C = 100mA$		0.25	0.4	V
	$I_B = 30mA, I_C = 300mA$		0.5	0.7	V

TIMING CHARACTERISTICS - TTL GATES ($V_{CC} = 5V, T_A = 25^\circ C$)

PARAMETER	TEST CONDITIONS	75450			75450A			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
TTL GATES								
t_{PLH} Propagation Delay Time, Low-to-High-Level Output	$C_L = 15pF, R_L = 400\Omega$		12	22		20		ns
t_{PHL} Propagation Delay Time, High-to-High-Level Output			8	15		8		ns
OUTPUT TRANSISTORS								
t_D Delay Time	$I_C = 200mA, I_{B(1)} = 20mA$		8	15		8		ns
t_r Rise Time	$I_{B(2)} = -40mA, V_{BE(off)} = -1V$		12	20		12		ns
t_s Storage Time			7	15		7		ns
t_f Fall Time	$C_L = 15pF, R_L = 50$		6	15		6		ns
GATES AND TRANSISTORS COMBINED								
t_{PLH} Propagation Delay Time, Low-to-High-Level Output	$I_C = 200mA, C_L = 15pF, R_L = 50$		17			40		ns
t_{PHL} Propagation Delay Time, High-to-Low-Level Output			16			25		ns
t_{TLH} Transition Time, Low-to-High-Level Output			7			10		ns
t_{THL} Transition Time, High-to-Low-Level Output			9			12		ns

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The SN75451 and SN75451A dual peripheral drivers are versatile devices designed for use in systems that employ TTL or DTL logic. These circuits are dual AND drivers (positive logic) with the gate outputs internally connected to the npn output transistors.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{CC})	+7V
Input Voltage	+5.5V
Output Voltage	+30V
Continuous Output Current	300mA
Continuous Power Dissipation	800mW
Positive Logic	Y = AB


FUNCTION TABLE

A	B	Y
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

PIN CONFIGURATION



EQUIVALENT CIRCUIT (Each Driver)



ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH} High-Level Input Voltage		2			V
V_{IL} Low-Level Input Voltage				0.8	V
V_I Input Clamp Voltage	$V_{CC} = 4.75V, I_I = -12mA$			-1.5	V
I_{OH} High-Level Output Current	$V_{CC} = 4.75V, V_{IH} = 2V$ $V_{OH} = 30V$			100	μA
V_{OL} Low-Level Output Voltage	$V_{CC} = 4.75V, V_{IL} = 0.8V$ $I_{OL} = 100mA$		0.25	0.4	V
	$V_{CC} = 4.75V, V_{IL} = 0.8V$ $I_{OL} = 300mA$		0.5	0.7	V
I_I Input Current at Maximum Input Voltage	$V_{CC} = 5.25V, V_I = 6.5V$			1	mA
I_{IH} High-Level Input Current	$V_{CC} = 5.25V, V_I = 2.4V$			40	μA
I_{IL} Low-Level Input Current	$V_{CC} = 5.25V, V_I = 0.4V$		-1	-1.6	mA
I_{CCH} Supply Current, High-Level Output	$V_{CC} = 5.25V, V_I = 5V$		7	11	mA
I_{CCL} Supply Current, Low-Level Output	$V_{CC} = 5.25V, V_T = 0$		52	65	mA

LINEAR INTEGRATED CIRCUITS ■ 75451/N75451A

SWITCHING CHARACTERISTICS ($V_{CC} = 5V, T_A = 25^{\circ}C$)

PARAMETER	TEST CONDITIONS	75451			75451A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH} Propagation Delay Time Low-to-High-Level Output	$I_O \approx 200mA, C_L = 15pF$ $R_L = 50\Omega$		20	25		45		ns
t_{PHL} Propagation Delay Time High-to-Low Level Output			20	30		25		ns
t_{TLH} Transition Time, Low-to- High-Level Output				10		10		ns
t_{THL} Transition Time, High-to- Low-Level Output				10		12		ns

LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The DM8880 is a High Voltage Seven-Segment Decoder/Driver designed to decode BCD and drive gas filled seven-segment display tubes.

Decoding is performed by a 16x7 read only memory. Thus, for applications desiring other fonts, or applications not using standard BCD inputs, the ROM contents can be altered via metal mask change to produce any seven-segment combination for any 16 binary input combinations.


The output of the ROM is used to drive high voltage constant current sink generators. The current sinks will withstand 80V output min. The current sinks are ratioed to the B output current as required for even illumination of the segments. Output currents may be varied over a 0.2 to 1.5 mA range through use of the external current programming input.

Blanking input provides unconditional blanking of any output display, while the ripple blanking pins allow simple leading or trailing zero blanking.


FEATURES

- CURRENT SOURCE OUTPUTS
- ADJUSTABLE OUTPUT CURRENT - 0.2 TO 1.5 mA
- HIGH OUTPUT BREAKDOWN VOLTAGE - 110V TYP
- SUITABLE FOR MULTIPLEX OPERATION
- BLANKING AND RIPPLE BLANKING PROVISIONS
- LOW FAN-IN AND LOW POWER

PIN CONFIGURATION



LOGIC AND CONNECTION DIAGRAMS



TRUTH TABLE

SECURITY IDENTIFICATION

DECIMAL OR FUNCTION	RBI	D	C	B	A	BI/RBO	b	c	d	e	f	g	DISPLAY
0	1	0	0	0	0	1	0	0	0	0	0	1	0
1	X	0	0	0	1	1	0	0	1	1	1	1	1
2	X	0	0	1	0	1	0	0	1	0	0	1	0
3	X	0	1	0	0	1	0	0	0	0	1	0	0
4	X	0	1	0	1	1	1	0	0	1	1	0	0
5	X	0	1	0	1	1	0	1	0	0	1	0	0
6	X	0	1	1	0	1	0	1	0	0	0	0	0
7	X	0	1	1	0	1	0	0	0	1	1	1	1
8	X	1	0	0	0	1	0	0	0	0	0	0	0
9	X	1	0	0	0	1	0	0	0	0	0	0	0
10	X	1	0	1	0	1	0	0	0	1	0	0	0
11	X	1	0	1	0	1	1	1	0	0	0	0	0
12	X	1	1	0	0	1	0	1	1	0	0	0	0
13	X	1	1	0	1	1	0	0	0	0	0	0	0
14	X	1	1	1	0	1	0	1	1	1	0	0	0
15	X	1	1	1	0	1	0	1	1	1	1	1	1
Bl	X	X	X	X	X	0	1	1	1	1	1	1	1
Hh	0	0	0	0	0	0	1	1	1	1	1	1	1

*Output Pin 20-25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

LINEAR INTEGRATED CIRCUITS ■ DM8880

ABSOLUTE MAXIMUM RATINGS

VCC	7V	Power Dissipation (Note 1)	600mW
Input Voltage (Except B1)	6V	Operating Temperature Range	0°C to 70°C
Input Voltage (B1)	VCC	Storage Temperature Range	-65°C to 150°C
Segment Output Voltage	80V	Lead Temperature (Soldering, 10 sec)	300°C


ELECTRICAL CHARACTERISTICS (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage	VCC = 4.75V	2.0			V
Logic "0" Input Voltage	VCC = 4.75V			0.8	V
Logic "1" Output Voltage (RBO)	VCC = 4.75V, I _{OUT} = -200μA	2.4	3.7		V
Logic "0" Output Voltage (RBO)	VCC = 4.75V, I _{OUT} = 8mA		0.13	0.4	V
Logic "1" Input Current (Except B1)	VCC = 5.25V, V _{IN} = 2.4V		2	15	μA
	VCC = 5.25V, V _{IN} = 5.5V		4	400	μA
Logic "0" Input Current (Except B1)	VCC = 5.25V, V _{IN} = 0.4V		-300	-600	μA
Logic "0" Input Current (B1)	VCC = 5.25V, V _{IN} = 0.4V		-1.2	-2.0	mA
Power Supply Current	VCC = 5.25V, All Inputs = 0V, R _p = 2.2k		27	43	mA
Input Diode Clamp Voltage	VCC = 5V, I _{IN} = -12mA, T _A = 25°C		-0.9	-1.5	V
Segment Outputs:					
Outputs a, f, g On Current Ratio	All Outputs = 50V, Output b Curr. = Ref.	0.88	0.93	0.98	
Output c On Current Ratio	All Outputs = 50 V, Output b Curr. = Ref.	1.19	1.25	1.31	
Output d On Current Ratio	All Outputs = 50V, Output b Curr. = Ref.	0.95	1.00	1.05	
Output e On Current Ratio	All Outputs = 50V, Output b Curr. = Ref.	1.04	1.10	1.16	
Output b On Current	VCC = 5V, V _{OUT} b = 50V, T _A = 25°C, R _p = 18.1k	0.18	0.20	0.22	mA
	VCC = 5V, V _{OUT} b = 50V, T _A = 25°C, R _p = 7.03k	0.45	0.50	0.56	mA
	VCC = 5V, V _{OUT} b = 50V, T _A = 25°C, R _p = 3.40k	0.90	1.00	1.10	mA
	VCC = 5V, V _{OUT} b = 50V, T _A = 25°C, R _p = 2.20k	1.45	1.50	1.65	mA
Output Saturation Voltage	VCC = 4.75V, I _{OUT} = 2mA, R _p = 1k ±5%		0.8	2.5	V
Output Leakage Current	V _{OUT} = 75V, BI = 0V		.003	3	μA
Output Breakdown Voltage	I _{OUT} = 250μA, BI = 0V	80	110		V
Propagation Delays:					
BCD Input to Segment Output	VCC = 5V, T _A = 25°C		0.4	10	μs
BI to Segment Output	VCC = 5V, T _A = 25°C		0.4	10	μs
RBI to Segment Output	VCC = 5V, T _A = 25°C		0.7	10	μs
RBI to RBO	VCC = 5V, T _A = 25°C		0.4	10	μs



Note 1: Min/max limits apply across the guaranteed operating temperature range of 0°C to 70°C unless otherwise specified. Typicals are for VCC = 5V, T_A = 25°C. Positive current is defined as current into the referenced pin.

TYPICAL APPLICATION

OUTPUT CURRENT PROGRAMMING



ON CURRENTS vs. TEMPERATURE



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The LM101A, LM201A, and LM301A are high performance operational amplifiers featuring high gain, short circuit protection, simplified compensation and excellent temperature stability.

FEATURES

- SHORT CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	LM101A/LM201A	±22V
	LM301A	±18V
Power Dissipation (Note 1)		500mW
Differential Input Voltage		±30V
Input Voltage (Note 2)		±15V
Output Short Circuit Duration		Indefinite
Operating Temperature Range	LM101A	-55°C to 125°C
	LM201A	-25°C to 85°C
	LM301A	0°C to 70°C
Storage Temperature Range		-65°C to 150°C
Lead Temperature (Soldering, 60 sec.)		300°C

NOTES:


1. Absolute maximum rating holds for all packages. The maximum junction temperature is 150°C for the LM101A and 100°C for the LM201A and the LM301A. For operation at elevated temperatures, derate according to appropriate thermal resistances given under package information.
2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

EQUIVALENT CIRCUIT




PIN CONFIGURATIONS

A & I PACKAGE (Top View)




ORDER PART NOS.
LM101AD/LM201A/LM301AD LM101AN-14/LM301AN-14/
LM301AN-14

Q PACKAGE




ORDER PART NOS.
LM101AQ/LM201AQ/LM301AQ

T PACKAGE



ORDER PART NOS.
LM101AH/LM201AH/LM301AH

V PACKAGE



ORDER PART NOS.
LM101AN/LM201AN/LM301AN

ELECTRICAL CHARACTERISTICS

LM101A: $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$

LM201A: $-25^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ $\pm 5\text{V} \leq V_S \leq \pm 20\text{V}$ and $C_1 = 30\text{pF}$ unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$T_A = 25^{\circ}\text{C}$, $R_S \leq 50\text{k}\Omega$		0.7	2.0	mV
Input Offset Current	$T_A = 25^{\circ}\text{C}$		1.5	10	nA
Input Bias Current	$T_A = 25^{\circ}\text{C}$		30	75	nA
Input Resistance	$T_A = 25^{\circ}\text{C}$	1.5	4		M Ω
Supply Current	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 20\text{V}$		1.8	3.0	mA
Large Signal Voltage Gain	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $V_{\text{OUT}} = \pm 10\text{V}$, $R_L \geq 2\text{k}\Omega$	60	160		V/mV
Input Offset Voltage	$R_S \leq 50\text{k}\Omega$			3.0	mV
Average Temperature Coefficient of Input Offset Voltage			3.0	15	$\mu\text{V}/^{\circ}\text{C}$
Input Offset Current				20	nA
Average Temperature Coefficient of Input Offset Current	$25^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ $-55^{\circ}\text{C} < T_A < 25^{\circ}\text{C}$		0.01 0.02	0.1 0.2	nA/ $^{\circ}\text{C}$ nA/ $^{\circ}\text{C}$
Input Bias Current				100	nA
Supply Current	$T_A = +125^{\circ}\text{C}$, $V_S = \pm 20\text{V}$		1.2	2.5	mA
Large Signal Voltage Gain	$V_S = \pm 15\text{V}$, $V_{\text{OUT}} = \pm 10\text{V}$ $R_L \geq 2\text{k}\Omega$	25			V/mV
Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ $R_L = 2\text{k}\Omega$	± 12 ± 10	± 14 ± 13		V V
Input Voltage Range	$V_S = \pm 20\text{V}$	± 15			V
Common Mode Rejection Ratio	$R_S \leq 50\text{k}\Omega$	80	96		dB
Supply Voltage Rejection Ratio	$R_S \leq 50\text{k}\Omega$	80	96		dB

LM301A


ELECTRICAL CHARACTERISTICS ($0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$, $\pm 5\text{V} \leq V_S \leq \pm 15\text{V}$ and $C_1 = 30\text{pF}$ unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Offset Voltage	$T_A = 25^{\circ}\text{C}$, $R_S \leq 50\text{k}\Omega$		2.0	7.5	mV
Input Offset Current	$T_A = 25^{\circ}\text{C}$		3	50	nA
Input Bias Current	$T_A = 25^{\circ}\text{C}$		70	250	nA
Input Resistance	$T_A = 25^{\circ}\text{C}$	0.5	2		M Ω
Supply Current	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$		1.8	3.0	mA
Large Signal Voltage Gain	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $V_{\text{OUT}} = \pm 10\text{V}$; $R_L \geq 2\text{k}\Omega$	25	160		V/mV
Input Offset Voltage	$R_S \leq 50\text{k}\Omega$			10	mV
Average Temperature Coefficient of Input Offset Voltage			6.0	30	$\mu\text{V}/^{\circ}\text{C}$
Input Offset Current				70	nA
Average Temperature Coefficient of Input Offset Current	$25^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$ $0^{\circ}\text{C} < T_A < 25^{\circ}\text{C}$		0.01 0.02	0.3 0.6	nA/ $^{\circ}\text{C}$ nA/ $^{\circ}\text{C}$
Input Bias Current				300	nA
Large Signal Voltage Gain	$V_S = \pm 15\text{V}$, $V_{\text{OUT}} = \pm 10\text{V}$ $R_L \geq 2\text{k}\Omega$	15			V/mV
Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ $R_L = 2\text{k}\Omega$	± 12 ± 10	± 14 ± 13		V V
Input Voltage Range	$V_S = \pm 15\text{V}$	± 12			V
Common Mode Rejection Ratio	$R_S \leq 50\text{k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 50\text{k}\Omega$	70	96		dB


YPICAL CHARACTERISTIC CURVES

LM101A/LM201A/


INPUT VOLTAGE RANGE
VERSUS SUPPLY VOLTAGE



OUTPUT SWING VERSUS
SUPPLY VOLTAGE




VOLTAGE GAIN VERSUS
SUPPLY VOLTAGE




LM301A


INPUT VOLTAGE RANGE
VERSUS SUPPLY VOLTAGE



OUTPUT SWING VERSUS
SUPPLY VOLTAGE




VOLTAGE GAIN VERSUS
SUPPLY VOLTAGE




LM101A/LM201A


VOLTAGE GAIN



SUPPLY CURRENT






INPUT CURRENT









TYPICAL CHARACTERISTIC CURVES (Cont'd.)


LM301A



LM101A/LM201A/LM301A



TYPICAL CHARACTERISTIC CURVES (Cont'd.)



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The LM101 and LM201 are high performance operational amplifiers featuring high gain, short circuit protection, simplified compensation and excellent temperature stability.

FEATURES

- SHORT CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V


Output Short Circuit Duration	Indefinite
Operating Temperature Range	LM101 -55°C to 125°C
	LM201 0°C to 70°C

Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 60 sec.)	300°C

NOTES


1. Absolute maximum rating holds for all packages. The maximum junction temperature is 150°C for the LM101 and 100°C for the LM201. For operation at elevated temperatures, derate according to appropriate thermal resistances given under package information.
2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

EQUIVALENT CIRCUIT



PIN CONFIGURATIONS


A & I PACKAGE (Top View)



ORDER PART NOS.


LM101N-14	} Silicon	LM101D	} Ceramic
LM201N-14		LM201D	

Q PACKAGE



ORDER PART NOS. LM101Q/LM201Q


T PACKAGE



1. Freq. Comp./Offset Null
2. Inverting Input
3. Noninverting Input
4. V-
5. Offset Null
6. Output
7. V+
8. Freq. Comp.

ORDER PART NOS. LM101H/LM201H

V PACKAGE



1. Freq. Comp./Offset Null
2. Inverting Input
3. Noninverting Input
4. V-
5. Offset Null
6. Output
7. V+
8. Freq. Comp.

ORDER PART NO. LM201N

LINEAR INTEGRATED CIRCUITS ■ LM101/201




4 ELECTRICAL CHARACTERISTICS ($-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$, $\pm 15\text{V} \leq V_S \leq \pm 20\text{V}$ and $C_1 = 30\text{ pF}$ unless otherwise specified).

LM101	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
	Input Offset Voltage	$T_A = 25^{\circ}\text{C}$, $R_S \leq 10\text{ k}\Omega$		1.0	5.0	mV
	Input Offset Current	$T_A = 25^{\circ}\text{C}$		40	200	nA
	Input Bias Current	$T_A = 25^{\circ}\text{C}$		120	500	nA
	Input Resistance	$T_A = 25^{\circ}\text{C}$	300	800		k Ω
	Supply Current	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 20\text{V}$		1.8	3.0	mA
	Large Signal Voltage Gain	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $V_{\text{OUT}} = \pm 10\text{V}$, $R_L \geq 2\text{ k}\Omega$	50	160		V/mV
	Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$			6.0	mV
	Average Temperature Coefficient of Input Offset Voltage	$R_S \leq 50\Omega$		3.0		$\mu\text{V}/^{\circ}\text{C}$
	Input Offset Current	$R_S \leq 10\text{ k}\Omega$		6.0		$\mu\text{V}/^{\circ}\text{C}$
	Input Offset Current	$T_A = +125^{\circ}\text{C}$ $T_A = -55^{\circ}\text{C}$		10 100	200 500	nA nA
	Input Bias Current	$T_A = -55^{\circ}\text{C}$		0.28	1.5	μA
	Supply Current	$T_A = +125^{\circ}\text{C}$, $V_S = \pm 20\text{V}$		1.2	2.5	mA
	Large Signal Voltage Gain	$V_S = \pm 15\text{V}$, $V_{\text{OUT}} = \pm 10\text{V}$ $R_L \geq 2\text{ k}\Omega$	25			V/mV
	Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$	± 12 ± 10	± 14 ± 13		V V
	Input Voltage Range	$V_S = \pm 15\text{V}$	± 12			V
	Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		dB
	Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		dB




LM201	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
	Input Offset Voltage	$T_A = 25^{\circ}\text{C}$, $R_S \leq 10\text{ k}\Omega$		2.0	7.5	mV
	Input Offset Current	$T_A = 25^{\circ}\text{C}$		100	500	nA
	Input Bias Current	$T_A = 25^{\circ}\text{C}$		0.25	1.5	μA
	Input Resistance	$T_A = 25^{\circ}\text{C}$	100	400		k Ω
	Supply Current	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 20\text{V}$		1.8	3.0	mA
	Large Signal Voltage Gain	$T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $V_{\text{OUT}} = \pm 10\text{V}$, $R_L \geq 2\text{ k}\Omega$	20	150		V/mV
	Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$			10	mV
	Average Temperature Coefficient of Input Offset Voltage	$R_S \leq 50\Omega$		6		$\mu\text{V}/^{\circ}\text{C}$
	Input Offset Current	$R_S \leq 10\text{ k}\Omega$		10		$\mu\text{V}/^{\circ}\text{C}$
	Input Offset Current	$T_A = +70^{\circ}\text{C}$ $T_A = 0^{\circ}\text{C}$		50 150	400 750	nA nA
	Input Bias Current	$T_A = 0^{\circ}\text{C}$		0.32	2.0	μA
	Large Signal Voltage Gain	$V_S = \pm 15\text{V}$, $V_{\text{OUT}} = \pm 10\text{V}$ $R_L \geq 2\text{ k}\Omega$	15			V/mV
	Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$	± 12 ± 10	± 14 ± 13		V V
	Input Voltage Range	$V_S = \pm 15\text{V}$	± 12			V
	Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	65	90		dB
	Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		dB

CHARACTERISTIC CURVES

LM101




LM201




LM101


VOLTAGE GAIN



SUPPLY CURRENT




INPUT CURRENT




LM201


VOLTAGE GAIN



SUPPLY CURRENT




INPUT CURRENT




TYPICAL CHARACTERISTIC CURVES (Cont'd.)


LM101




INPUT CURRENT




MAXIMUM POWER DISSIPATION




LM201




INPUT CURRENT




MAXIMUM POWER DISSIPATION



GENERAL CHARACTERISTIC CURVES (Cont'd.)



TYPICAL APPLICATIONS (Pin numbers shown refer to T or V package only)



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The LM107/207/307 is a general purpose internally compensated operational amplifier. Advanced processing techniques provide input currents which are an order of magnitude lower than the $\mu A709$. Standard pin out allows plug in replacement for the $\mu A709$, LM101, LM101A, and the $\mu A741$.


FEATURES

- 3mV MAX OFFSET VOLTAGE OVER TEMP
- 100 nA MAX INPUT CURRENT OVER TEMP
- 20 nA MAX INPUT OFFSET CURRENT OVER TEMP
- OFFSETS GUARANTEED OVER COMMON MODE RANGE
- INPUT/OUTPUT SHORT CIRCUIT PROTECTED

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	LM107	$\pm 22V$
	LM307	$\pm 18V$
Power Dissipation (Note 1)		500 mW
Differential Input Voltage		$\pm 30V$
Input Voltage (Note 2)		$\pm 15V$
Output Short-Circuit Duration (Note 3)		Indefinite
Operating Temperature Range	LM107	$-55^{\circ}C$ to $125^{\circ}C$
	LM207	$-25^{\circ}C$ to $85^{\circ}C$
	LM307	$0^{\circ}C$ to $70^{\circ}C$
Storage Temperature Range		$-65^{\circ}C$ to $150^{\circ}C$
Lead Temperature (Soldering, 60 sec)		$300^{\circ}C$

EQUIVALENT SCHEMATIC



PIN CONFIGURATIONS


T PACKAGE (Top View)



1. NC
2. Inverting Input
3. Noninverting Input
4. V^-
5. NC
6. Output
7. V^+
8. NC

ORDER PART NOS.
LM107H/LM207H/LM307H

V PACKAGE



1. NC
2. Inverting Input
3. Noninverting Input
4. V^-
5. NC
6. Output
7. V^+
8. NC

ORDER PART NO.
LM107N/LM207N/LM307N

TECHNICAL CHARACTERISTICS


PARAMETER	CONDITIONS	LM101/207			LM307			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$T_A = 25^\circ\text{C}, R_S \leq 10\text{K}\Omega$	—	0.7	2.0	—	—	—	mV
	$T_A = 25^\circ\text{C}, R_S \leq 50\text{K}\Omega$	—	—	—	—	2.0	7.5	—
Input Offset Current	$T_A = 25^\circ\text{C}$	—	1.5	10	—	3	50	nA
Input Bias Current	$T_A = 25^\circ\text{C}$	—	30	75	—	70	250	nA
Input Resistance	$T_A = 25^\circ\text{C}$	1.5	4	—	0.5	2	—	M Ω
Supply Current	$T_A = 25^\circ\text{C}, V_S = \pm 20\text{V}$	—	1.8	3.0	—	—	—	mA
	$T_A = 25^\circ\text{C}, V_S = \pm 15\text{V}$	—	—	—	—	1.8	3.0	mA
Large Signal Voltage Gain	$T_A = 25^\circ\text{C}, V_S = \pm 15\text{V}$ $V_{\text{OUT}} = \pm 10\text{V},$ $R_L \geq 2\text{K}\Omega$	50	160	—	25	160	—	V/mV
Input Offset Voltage	$R_S \leq 10\text{K}\Omega$	—	—	3.0	—	—	—	mV
	$R_S \leq 50\text{K}\Omega$	—	—	—	—	—	10	mV
Average Temperature Coefficient of Input Offset Voltage			3.0	15	—	6.0	30	$\mu\text{V}/^\circ\text{C}$
Input Offset Current		—	—	20	—	—	70	nA
Average Temperature Coefficient of Input Offset Current	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	—	0.01	0.1	—	—	—	$\text{nA}/^\circ\text{C}$
	$-55^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$	—	0.02	0.2	—	—	—	$\text{nA}/^\circ\text{C}$
Average Temperature Coefficient of Input Offset Current	$25^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$	—	—	—	—	0.01	0.3	$\text{nA}/^\circ\text{C}$
	$0^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$	—	—	—	—	0.02	0.6	$\text{nA}/^\circ\text{C}$
Input Bias Current		—	—	100	—	—	300	nA
Supply Current	$T_A = +125^\circ\text{C},$ $V_S = \pm 20\text{V}$	—	1.2	2.5	—	—	—	mA
Large Signal Voltage Gain	$V_S = \pm 15\text{V}, V_{\text{OUT}} =$ $\pm 10\text{V}, R_L \geq 2\text{K}\Omega$	25	—	—	15	—	—	V/mV
Output Voltage Swing	$V_S = \pm 15\text{V}, R_L = 10\text{K}\Omega$	± 12	± 14	—	± 12	± 14	—	V
	$R_L = 2\text{K}\Omega$	± 10	± 13	—	± 10	± 13	—	V
Input Voltage Range	$V_S = \pm 20\text{V}$	± 15	—	—	—	—	—	V
	$V_S = \pm 15\text{V}$	—	—	—	± 12	—	—	V
Common Mode Rejection Ratio	$R_S \leq 10\text{K}\Omega$	80	96	—	—	—	—	dB
	$R_S \leq 50\text{K}\Omega$	—	—	—	70	90	—	dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{K}\Omega$	80	96	—	—	—	—	dB
	$R_S \leq 50\text{K}\Omega$	—	—	—	70	96	—	dB

NOTES:


1. For operating at elevated temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of $150^\circ\text{C}/\text{W}$ junction to ambient or $45^\circ\text{C}/\text{W}$ junction to case (for T Package).
2. For supply voltages less than $\pm 15\text{V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Continuous short circuit is allowed for case temperatures to 70°C and ambient temperatures to 55°C .
4. The specifications apply for -55°C to 125°C for LM107 and 0°C to 70°C for LM307 unless otherwise specified.
5. $\pm 5\text{V} \leq V_S \leq \pm 15\text{V}$ unless otherwise specified.

LM107/207


INPUT VOLTAGE RANGE



OUTPUT SWING




VOLTAGE GAIN




LM307


INPUT VOLTAGE RANGE



OUTPUT SWING




VOLTAGE GAIN




TYPICAL PERFORMANCE CURVES


SUPPLY CURRENT




INPUT CURRENT




INPUT NOISE VOLTAGE



TYPICAL PERFORMANCE CURVES (cont'd)



TYPICAL APPLICATIONS



LINEAR INTEGRATED CIRCUITS

DESCRIPTION

The LM109 and LM309 are complete 5 volt regulators fabricated on a single silicon chip. These regulators are designed for local "on card" regulation to eliminate many of the noise and ground loop problems associated with single-point regulation. They employ internal current limiting, thermal shutdown, and safe-area compensation which makes the circuitry essentially blow-out proof. If adequate heat sinking is provided, the devices can deliver output currents in excess of 200mA from the TO-5 package, and 1A from the TO-3 package. In addition to their use as fixed 5 volt regulators, these devices may be used with external components to obtain adjustable output levels. They may also be used as the power pass element in precision regulators.


FEATURES

- OUTPUT CURRENTS IN EXCESS OF 1 amp
- INTERNAL THERMAL OVERLOAD PROTECTION
- INTERNAL CURRENT LIMITING
- NO EXTERNAL COMPONENTS REQUIRED

ABSOLUTE MAXIMUM RATINGS


Input Voltage	35V
Power Dissipation	Internally Limited
Operating Junction Temperature Range	
LM109	-55°C to 150°C
LM309	0°C to 125°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

INTERNAL CIRCUIT



PIN CONFIGURATIONS


H PACKAGE
(Bottom View)



1. Input
2. Output
3. Ground

ORDER PART NOS. LM109H/LM209H/LM309H

K PACKAGE
(Bottom View)



1. Input
2. Output

Case is connected to ground.

ORDER PART NOS. LM109K/LM209K/LM309K

(Note 1)


PARAMETER	CONDITIONS	LM109			LM309			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$	4.7	5.05	5.3	4.8	5.05	5.2	V
Line Regulation	$T_j = 25^\circ\text{C}$ $7\text{V} \leq V_{IN} \leq 25\text{V}$		4	50		4	50	mV
Load Regulation	$T_j = 25^\circ\text{C}$							
TO-5	$5\text{mA} \leq I_{OUT} \leq 0.5\text{A}$		20	50		20	50	mV
TO-3	$5\text{mA} \leq I_{OUT} \leq 1.5\text{A}$		50	100		50	100	mV
Output Voltage	$7\text{V} \leq V_{IN} \leq 25\text{V}$ $5\text{mA} \leq I_{OUT} \leq I_{max}$ $P < P_{max}$	4.6		5.4	4.75		5.25	V
Quiescent Current	$7\text{V} \leq V_{IN} \leq 25\text{V}$		5.2	10		5.2	10	mA
Quiescent Current Change	$7\text{V} \leq V_{IN} \leq 25\text{V}$			0.5			0.5	mA
Output Noise Voltage	$5\text{mA} \leq I_{OUT} \leq I_{max}$ $T_A = 25^\circ\text{C}$ $10\text{Hz} \leq f \leq 100\text{kHz}$		40			40		μV
Long Term Stability				10			20	mV
Thermal Resistance								
Junction to Case (Note 2)								
TO-5			15			15		$^\circ\text{C/W}$
TO-3			3			3		$^\circ\text{C/W}$

NOTES:

1. Unless otherwise specified, these specifications apply for $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$ for the 5109 or $0^\circ\text{C} \leq T_j \leq 125^\circ\text{C}$ for the 5309, $V_{IN} = 10\text{V}$ and $I_{OUT} = 0.1\text{A}$ for the TO-5 package or $I_{OUT} = 0.5\text{A}$ for the TO-3 package. For the TO-5 package, $I_{max} = 0.2\text{A}$ and $P_{max} = 2.0\text{W}$. For the TO-3 package, $I_{max} = 1.0\text{A}$ and $P_{max} = 20\text{W}$.

2. Without a heat sink, the thermal resistance of the TO-5 package is about 150°C/W , while that of the TO-3 package is approximately 35°C/W . With a heat sink, the effective thermal resistance can only approach the values specified, depending on the efficiency of the sink.


FIXED 5V REGULATOR



NOTES: * Required if regulator is located an appreciable distance from power supply filter.

† Although no output capacitor is needed for stability, it does improve transient response.

PRECISION VOLTAGE REGULATOR




NOTES: * Regulation better than 0.01% load, line and temperature, can be obtained.


† Determines zener current. May be adjusted to minimize thermal drift.

‡ Solid tantalum.

ADJUSTABLE OUTPUT REGULATOR




CURRENT REGULATOR




NOTES: * Determines output current.

CHARACTERISTIC CURVES


MAXIMUM AVERAGE POWER DISSIPATION LM109/LM209 (TO-3)




MAXIMUM AVERAGE POWER DISSIPATION LM309 (TO-3)




MAXIMUM AVERAGE POWER DISSIPATION LM109/LM209 (TO-5)




MAXIMUM AVERAGE POWER DISSIPATION LM309 (TO-5)




OUTPUT IMPEDANCE




PEAK OUTPUT CURRENT K PACKAGE (TO-3)











PEAK OUTPUT CURRENT H PACKAGE (TO-5)



RIPPLE REJECTION



LM109/209/309 (Cont'd.)



AMPS

AVERAGE INPUT OFFSET CURRENT t° COEFF — The change in input offset current divided by the change in ambient temperature producing it.

AVERAGE INPUT OFFSET VOLTAGE t° COEFF — The change in input offset voltage divided by the change in ambient temperature producing it.

COMMON MODE INPUT RESISTANCE — The resistance looking into both inputs tied together.

COMMON MODE REJECTION RATIO (CMRR) — The ratio of the change of input offset voltage to the input common mode voltage change producing it.

FULL POWER BANDWIDTH — The maximum frequency at which the full sinewave output might be obtained.

INPUT BIAS CURRENT — The average of the two input currents at zero output voltage. In some cases, the input current for either input independently.

INPUT CAPACITANCE — The capacitance looking into either input terminal with the other grounded.

INPUT CURRENT — The current into an input terminal.

INPUT NOISE VOLTAGE — The square root of the mean square narrow-band noise voltage referred to the input.

INPUT OFFSET CURRENT — The difference in the currents into the two input terminals with the output at zero volts.

INPUT OFFSET VOLTAGE — That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.

INPUT RESISTANCE — The resistance looking into either input terminal with the other grounded.

INPUT VOLTAGE RANGE — The range of voltages on the input terminals for which the amplifier operates within specifications. In some cases, the input offset specifications apply over the input voltage range.

LARGE-SIGNAL VOLTAGE GAIN — The ratio of the maximum output voltage swing to the change in input voltage required to drive the output to this voltage.

OUTPUT RESISTANCE — The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.

OUTPUT SHORT-CIRCUIT CURRENT — The maximum output current available from the amplifier with the output shorted to ground or to either supply.

OUTPUT VOLTAGE SWING — The peak output swing, referred to zero, that can be obtained.

POWER CONSUMPTION — The DC power required to operate the amplifier with the output at zero and with no load current.

POWER SUPPLY REJECTION RATIO — The ratio of the change in input offset voltage to the change in supply voltages producing it.

RISE TIME — The time required for an output voltage step to change from 10% to 90% of its final value.

SLEW RATE — The maximum rate of change of output voltage under large signal condition.

SUPPLY CURRENT — The current required from the power supply to operate the amplifier with no load and the output at zero.

TEMPERATURE STABILITY OF VOLTAGE GAIN — The maximum variation of the voltage gain over the specified temperature range.

REGULATORS

DROPOUT VOLTAGE — The input-output voltage differential at which the circuit ceases to regulate against further reductions in input voltage.

INPUT-OUTPUT VOLTAGE DIFFERENTIAL — The range of voltage difference between the supply voltage and the regulated output voltage over which the regulator will operate.

LINE REGULATOR — The percentage change in output voltage for a specified change in input voltage.

LOAD REGULATOR — The percentage change in output voltage for a specified change in load current.

MAXIMUM POWER DISSIPATION — The maximum total device dissipation for which the regulator will operate within specifications.

OUTPUT NOISE VOLTAGE — The rms output noise voltage with constant load and no input ripple.

OUTPUT VOLTAGE RANGE — The range of output voltage over which the regulator will operate.

QUIESCENT CURRENT — That part of input current to the regulator that is not delivered to the load.

DEFINITION OF TERMS

REGULATORS (Cont'd.)

REFERENCE VOLTAGE — The output of the reference amplifier measured with respect to the negative supply.

RIPPLE REJECTION — The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

SENSE VOLTAGE — The voltage between current sense and current limit terminals necessary to cause current limiting.

SHORT CIRCUIT CURRENT LIMIT — The output current of the regulator with the output shorted to the negative supply.

STANDBY CURRENT DRAIN — The supply current drawn by the regulator with no output load and no reference voltage load.

REGULATORS/SENSE INTERFACE

COMMON MODE FIRING VOLTAGE — The CM input voltage that exceeds the dynamic range of the inputs with strobe enabled resulting in the output switching states.

COMMON MODE RECOVERY TIME — The time from the turn off of the CM signal to the analog input threshold of the earliest sense line pulse signal that can be processed normally. Processed normally refers to bi-polar signals greater than or less than the input threshold with a corresponding proper output.

EQUIVALENT INPUT COMMON MODE NOISE VOLTAGE — The change in input offset voltage due to common mode input noise.

LOGIC INPUT HIGH VOLTAGE — The minimum voltage allowed at a bit control gate to hold the bit off.

LOGIC INPUT LOW VOLTAGE — The maximum voltage allowed at a bit control gate to hold the bit on.

OUTPUT SINK CURRENT — The maximum negative current that can be delivered by the comparator.

PEAK OUTPUT CURRENT — The maximum current that may flow into the output load without causing damage to the comparator.

PROPAGATION DELAY — The interval between the application of an input voltage step and its arrival at either output, measured at 50% of the final value.

RESPONSE TIME — The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial, saturated input voltage

to an input level just barely in excess of that required to bring the output from saturation to the logic threshold voltage overdrive.

STROBE CURRENT — The maximum current drawn by the strobe terminals when it is at the zero logic level.

STROBE DELAY — The time delay measured from strobe to output threshold with a signal present exceeding the input threshold.

STROBE RELEASE TIME — The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from the zero to the one logic level. Appropriate input conditions are assumed.

STROBED OUTPUT LEVEL — The DC output voltage, independent of input voltage, with the voltage on the strobe terminal equal to or less than a minimum specified amount.

SWITCHING SPEED — The time required to turn on the least significant bit.

THRESHOLD UNCERTAINTY — With all sense amps sharing the same input threshold less the uncertainty as a "0". This includes unit to unit, power supply and temperature variations.

THRESHOLD VOLTAGE — The typical referred to input voltage which determines whether an input is a "1" or a "0". A signal whose magnitude is greater than the threshold level is sensed as a logic "1" and a signal whose magnitude is less as a "0"

ZERO SCALE OUTPUT CURRENT — The output current for all bits turned off.

COMMUNICATIONS CIRCUITS

ACC DETECTOR SENSITIVITY — The ratio of the incremental differential DC voltage change at the ACC Detector Output Terminals to the incremental change in peak-to-peak voltage at the ACC Detector Input Terminal for a specified burst input level, with the local oscillator locked.

APC DETECTOR SENSITIVITY — The ratio of the incremental differential DC voltage change at the APC Detector Output Terminals to the incremental change in relative phase at the APC Detector Input Terminal for a specified burst input level.

AVERAGE TEMPERATURE COEFFICIENT OF OUTPUT VOLTAGE — The percentage change in output voltage for a specified change in ambient temperature.

BANDWIDTH — The frequency at which the differential gain is 3dB below its low frequency value.

COMMUNICATIONS CIRCUITS (Cont'd)

COLOR-DIFFERENCE DEMODULATION ANGLE – A color-difference demodulation angle is defined as the instantaneous phase of the (+) Chroma input signal which produces the most positive voltage at the respective color-difference output with the phase of Reference "A" taken at 3 degrees and the phase of Reference "B" taken at 106 degrees.

(+) CHROMA INPUT – A composite chroma signal containing the burst at a phase of 180 degrees is demodulated to produce specified color-difference demodulation angles when applied to the (+) Chroma input.

(-) CHROMA INPUT – A composite chroma signal containing the burst at a phase of 0 degrees is demodulated to produce specified color-difference demodulation angles when applied to the (-) Chroma input.

DIFFERENTIAL OUTPUT VOLTAGE SWING – The peak differential output swing that can be obtained without clipping.

DIFFERENTIAL VOLTAGE GAIN – The ratio of the change in differential output voltage to the change in differential input voltage producing it.

OSCILLATOR CONTROL SENSITIVITY – The ratio of the incremental change in oscillator free running frequency to the incremental change in the differential DC voltage at the APC Detector Output Terminals.

OUTPUT COMMON MODE VOLTAGE – The average of the voltages at the two output terminals.

OUTPUT OFFSET VOLTAGE – The difference between the voltages at the two output terminals with the inputs grounded.

TOTAL HARMONIC DISTORTION – The ratio of the sum of the amplitudes of all signals harmonically related to the fundamental, and the amplitude of the fundamental signal.

SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS



MOS
PRODUCT
SPECIFICATIONS



SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS
SECTIONS

MOS Functional Index

Character Generator

2513	High Speed 64x7x5 Character Generator	7-80
2516	High Speed 64x6x8 Character Generator	7-88
2526	High Speed 64x9x9 Static Character Generator	7-113

Dynamic Shift Registers

2502	Quad 256-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2503	Dual 512-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2504	Single 1024-Bit Capacity Multiplexed Dynamic Shift Register	7-57
2505	512-Bit Recirculating Dynamic Shift Registers	7-62
2506	Dual 100-Bit Dynamic Shift Register (Bare Drain)	7-68
2507	Dual 100-Bit Dynamic Shift Register (7.5K Pulldown Resistor)	7-68
2512	1024-Bit Recirculating Dynamic Shift Register	7-62
2517	Dual 100-Bit Dynamic Shift Register (20K Pulldown Resistor)	7-68
2524	512-Bit Recirculating Dynamic Shift Registers	7-108
2525	1024-Bit Recirculating Dynamic Shift Registers	7-108
2548	Fully Decoded, 2048-Bit Random Access Memory	7-147

Dynamic RAM

1103	Fully Decoded Random Access 1024-Bit Dynamic Memory (300ns Access Time)	7-15
1103-1	Fully Decoded Random Access 1024-Bit Dynamic Memory (150ns Access Time)	7-21

Static Shift Registers

2000	Dual Static Shift Registers	7-26
2010	Dual 100-Bit Static Shift Register DC to 3 MHz	7-29
2509	Tri-State Output Dual 50-Bit Static Shift Register	7-73
2510	Tri-State Output Dual 100-Bit Static Shift Register	7-73
2511	Tri-State Output Dual 200-Bit Static Shift Register	7-73
2518	Hex 32-Bit Static Shift Register	7-96
2519	Hex 40-Bit Static Shift Register	7-96
2521	Dual 128-Bit Static Shift Register	7-102
2522	Dual 132-Bit Static Shift Register	7-102
2527	Dual 256-Bit Static Shift Register	7-118
2528	Dual 250-Bit Static Shift Register	7-118
2529	Dual 240-Bit Static Shift Register	7-118
2532	Quad 80-Bit Static Shift Register	7-127
2533	1024-Bit Static Shift Register	7-131

Static RAM

2501	Fully Decoded 256x1 Static Random Access Memory	7-45
25L01	Fully Decoded 256x1 Static Random Access Memory (Low Power)	7-53
2602	Fully Decoded 1024-Bit Static Random Access Memory (1 μ s Access and Cycle Time)	7-158
2602-1	Fully Decoded 1024-Bit Static Random Access Memory (500ns Access and Cycle Time)	7-158

Static ROMs

2400	Fully Decoded 1024 and 2048 Static Read-Only Memories	7-32
2441	Fully Decoded 1024 Static Read-Only Memory (256x4)	7-39
2451	Fully Decoded 1024 Static Read-Only Memory (128x8) (256x4)	7-39
2461	Fully Decoded 2048 Static Read-Only Memory (256x8) (512x4)	7-39
2462	Fully Decoded 2048 Static Read-Only Memory (512x4)	7-39

Static ROMs (Continued)

2530	High Speed 512x8 Static Read-Only Memory	7-124
2580	8192-Bit High Speed Static Read-Only Memory	7-151

Special Functions

2535	Universal Asynchronous First-In, First-Out Buffer Register	7-135
2536	Universal Asynchronous Receiver Transmitter (UART)	7-139

WHY SILICON GATE TECHNOLOGY?

INTRODUCTION

There are many MOS processes available today, ranging from high threshold, 1-1-1 orientation silicon, P-MOSTs to the less common dielectrically isolated, complementary MOS, ion implanted, silicon nitride, and silicon gate monolithic circuit. The problems which arise for MOS manufacturers and users can be summarized many times as one question: Which technology?

In this section, a brief comparison of the available MOS technologies is made. This is followed by a description of the

silicon gate process flow sequence and a comparison of its advantages and disadvantages.

MOS TECHNOLOGIES

The numbers of MOS technologies available are numerous and each has its own advantages and disadvantages. Figure 1 shows a process ranking for some of the major technologies now available. The processes are weighted on five different factors: speed, chip area, power dissipation, bipolar compatibility and cost. The Silicon Gate Process which ranks highest forms the basis for the 2500 Series.

PROCESS RANKING					
MOS	SPEED	AREA	POWER	COMPATIBILITY	COST
P Channel 1-1-1 Crystal, Metal Gate	6	2	3	3	1
1-0-0 Crystal, Metal Gate	7	2	2	2	1
Nitride Silicon Gate, (111) Crystal	5	2	2	2	2
3	1	2	1	2	
Ion Impl. (Metal Gate) Low Threshold Approach	5	2	2	1	2
Self Aligned Gate	4	3	3	3	2
N Channel	2	2	2	1	3
Complementary	1	4	1	1	4

FIGURE 1.

SILICON GATE PROCESS

FABRICATION SEQUENCE

Basic process flow is illustrated in Figure 2. Using this chart as a guide, the process can be described as follows.

STEP A

The wafers are thoroughly inspected, cleaned, oxidized and masked to delineate the area where the drain, source and channel will eventually be formed. The gate dielectric is then grown. Both the initial oxide and the gate dielectric can be grown in any manner, to any desired thickness, without affecting junction characteristics. The initial oxide thickness is normally chosen to

minimize poly-to-substrate capacitance, maximize poly-to-substrate parasitic field turn-on voltage and thin enough to minimize the step over which metal lines may eventually have to travel.

STEP B

The poly-crystalline silicon is deposited, a masking oxide is formed and the sandwich is then masked and etched to delineate the gate structure and the drain-source beds. The quality, cleanliness and thickness uniformity of the deposited poly is important. Also delineating the poly-crystalline lines is a critical step, since some of these lines determine the channel length of the completed MOS transistors.

SILICON GATE TECHNOLOGY

STEP C

Boron is deposited to dope the poly-crystalline silicon and to form the P⁺ beds for source and drain. The doping of the poly lines and P⁺ beds is straightforward and virtually any clean source of boron can be used. Because the pre-deposited poly-silicon gate is used to mask the boron diffusion, the gate, source and drain are automatically self aligned.

STEP D

A clean layer of oxide is deposited over the entire wafer to passivate the P⁺ beds and provide isolation between poly-silicon and metal lines. Deposition of the passivating oxide requires strict control over the cleanliness of the deposition system to minimize oxide defects and contamination.

STEP E

Contacts are opened and metallization is deposited, delineated and sintered. The metallization is fairly standard. As with the metal gate processes which may have high oxide steps, care must be taken with the silicon gate process to minimize the height of the steps over which metal must travel in order to minimize metal microcracking problems.

A multi-layered protective glass is deposited over the finished structure and holes are opened to the bonding pads to give the final cross-section shown in Figure 3. Glass passivation is mandatory, even with the silicon gate process, to protect the aluminum metallization from mechanical abrasion and particulate contamination.

SILICON GATE PROCESS FLOW




FIGURE 2.

FINAL DEVICE CROSS - SECTION




FIGURE 3.

ADVANTAGES AND DISADVANTAGES OF SILICON GATE

The silicon gate process has a number of advantages which make it attractive for the production of complex, high density circuits. Before expanding on these advantages, we will first explore two of the more prominent disadvantages of the process:

Ratio Versus Ratioless

Because of the self-aligned gate feature, the parasitic drain-to-source capacitance is small. In designing dynamic shift registers, it is advantageous to design "ratioless" devices where parasitic capacitance is used to momentarily store charge. Using silicon gate, a ratioless type design is not feasible, so the more area consuming ratio type must be used. However, the silicon gate ratio design is competitive in size with the metal gate ratioless version, since area is saved by the smaller gate area (no need for alignment tolerance allowance), plus the use of the poly-silicon as a interconnecting layer.

Additional Depositions

Silicon gate processing requires more deposition steps than is required by standard metal gate processes. However, these processes can be easily controlled using modern, automated deposition equipment and built-in process control monitors.

The potential disadvantages of the silicon gate process are outweighed by the following advantages.

Low Threshold Voltage

Doped poly-silicon, used in place of the usual aluminum gate electrode, yields threshold voltages typically around -2.0 volts. This low threshold voltage is obtained using 1-1-1 orientation silicon, so the corresponding parasitic field turn-on voltage is still very high.

High Gain

The gain of the silicon gate device is high since 1-1-1 orientation is used as the starting material. Gain is typically higher than low threshold voltage devices fabricated on 1-0-0 silicon because of higher carrier mobility.

Low Power

The silicon gate device dissipates less power:

- (1) Because of its low threshold it operates with lower power supply voltages.
- (2) Its self-aligned gate essentially eliminates overlap of the gate over the drain, so the capacitive load on the clock drive is less.

High Speed

High speeds are obtained because of low threshold voltages, high gain and low gate capacitance.

Minimum Area

The poly-crystalline silicon layer provides yet another "half-layer" of interconnection. We call it a "half-

layer" since the crossing of poly-silicon over P⁺ beds is not allowed. Shallow junctions allow close P⁺ bed spacings and the self-aligned gate feature means no mask alignment tolerances are needed to register the gate to the P⁺ beds. In addition, direct contact of poly-to-substrate allows further area reduction.

To illustrate the size advantages, consider Figure 4. The 2005 and 2510 are both dual 100-bit static shift registers. However, the silicon gate 2510 is 15 percent smaller than its metal gate equivalent. Not only is it smaller but it has additional functions such as recirculate logic, tri-state outputs, TTL compatibility and an on-chip clock generator. The silicon gate 2511 Dual 200-Bit Static Shift Register, offers twice the number of bits as the metal gate 2005 plus four additional functions in only 36 percent more area.

SIZE COMPARISON OF DICE

PART NUMBER	DESCRIPTION	DIE SIZE	AREA
2005	Dual 100 Bit S.S.R. (Metal Gate)	91 x 90	8,190mil ²
2510	Dual 100 Bit S.S.R. (Silicon Gate)	85 x 82	6,970mil ²
2511	Dual 200 Bit S.S.R. (Silicon Gate)	136 x 82	11,152mil ²

FIGURE 4.

High Yield

The process of forming the gate oxide at the first stage of wafer fabrication and coating with a protective layer of silicon inherently gives higher yields. In addition, the ability to compact a given circuit function into a smaller area gives a lower probability that a processing defect will occur on a die. This is especially true since the decrease in area does not come at the expense of masking tolerances. The higher yields result in lower costs.

Process Flexibility

The silicon process gate is compatible with other MOS technologies. Ion implantation can be used to adjust thresholds and/or minimize gate-to-drain capacitance. Gate dielectrics can easily be changed without affecting junction characteristics, and C-MOST and N-MOST can easily be adapted to silicon gate processing.

Low Cost Packaging

Because the gate dielectric is protected by poly-silicon and the overlying layers of oxides, it is possible to reliably package silicon gate devices in silicone packages. Cross-sections of metal gate and silicon gate devices are shown in Figure 5. The metal gate devices are protected by two layers: aluminum metallization and glass passivation. On the other hand, the silicon gate device is protected by four layers: (1) thick poly-


SILICON GATE TECHNOLOGY

LOW COST PACKAGING (Cont'd)

crystalline silicon (impervious to most harmful contaminants). (2) thick clean oxide, (3) a passivated dielectric which also serves as a sodium barrier and, (4) a multi-layered protective glass.

The silicon gate process is a technology which gives all of the advantages needed to fabricate the next generation of circuits: high packing density, high speed, low power and low cost. Because of these characteristics, silicon gate MOS technology has become an industry standard for state-of-the-art MOS LSI designs.

METAL GATE PROCESS



SIGNETICS SILICON GATE PROCESS




FIGURE 5.

DESIGNING WITH SILICON GATE

INTRODUCTION

Large scale, bipolar compatible MOS integrated circuits are now available to the systems designer because of the unique benefits of Signetics' Silicon Gate Technology. Using complex MOS functions to form major systems blocks, joined and controlled by today's wide variety of low cost TTL and DTL MSI and SSI functions, economical state-of-the-art systems are being produced with ease and efficiency.

THE SILICON GATE MOS BIPOLAR COMBINATION

Silicon Gate MOS - Bipolar designs offer the best of both worlds. MOS designs are most efficient when providing large, medium-speed arrays of identical cells, such as required for long serial shift registers, large Random Access Memories (RAMs) and large Read-Only-Memories (ROMs).

Bipolar designs are most efficient when providing high-speed connective logic functions (gates), small parallel registers, and small specialized logic combinations such as adders, comparators, counters, decoders, and power drivers.

MOS-BIPOLAR COMPATIBILITY

Today's systems are designed to utilize the benefits of both MOS and bipolar technology for maximum performance at minimum cost. Signetics recognizes the benefits of direct MOS-Bipolar interfacing and has created the Silicon Gate 2500 Series MOS with the express purpose of providing MOS density and bipolar compatibility.

INPUT INTERFACE

All 2500 series devices are manufactured with the P-channel enhancement mode silicon gate process. A typical data input structure is shown in Figure 1.




FIGURE 1

The input transistor exhibits the transfer curve shown in Figure 2. The device is fully OFF at -1.8 volts or less (V_{GS}) and fully ON at -3.5 volts or more. To simplify the interfacing of TTL and 2500 Series devices, the source voltage for the input transistor is specified at +5.0 volts. In practice, this point is tied to the +5.0 volt TTL V_{CC} supply. The required MOS input levels are then specified as positive levels referenced to the TTL ground.

Series 2500 Input Thresholds

"0" Input Voltage = $V_{IL} = +1.05$ maximum @ $V_{CC} = 5V$

"1" Input Voltage = $V_{IH} = +3.2V$ minimum @ $V_{CC} = 5V$

The input levels are specified assuming V_{CC} is exactly +5.0V. The allowable V_{CC} tolerance is $\pm 5\%$, however any variation in actual V_{CC} will be tracked directly by the input threshold point.

Example (a): +5% V_{CC}

@ $V_{CC} = +5.25V$

$V_{IL} = 1.3V$ max.

$V_{IH} = +3.45V$ minimum

Example (b): -5% V_{CC}

@ $V_{CC} = +4.75V$

$V_{IL} = 0.8V$ max.

$V_{IH} = +2.95V$ minimum




FIGURE 2

In actual practice, tying the TTL V_{CC} to the MOS V_{CC} will ensure maximum noise margin since the TTL output levels and MOS input thresholds will track.

54/7400 TTL

Figure 3(a) and (b) show a typical 7400 Series gate circuit and transfer characteristic.





FIGURE 3(a)

54/7400 TTL




The output structure shown in Figure 3(a) is normally specified as follows:

- @ $V_{CC} = +5V \pm 5\%$
- $V_{OL} = +0.4V$ maximum @ 16 mA sink
- $V_{OH} = +2.4V$ minimum @ 400 μA source

MOS devices require only negligible D.C. input current (approximately 1 μA), so the current available from the TTL output is of no interest for steady state conditions. V_{OL} is perfectly compatible with the MOS offering at least 400mV of noise margin in the 0 state. V_{OH} however, is not sufficient to guarantee a 1 level to the MOS input since the TTL V_{OH} allows a $V_{CC} - V_{OH}$ separation of as much as 2.85V ($V_{CC} = 5.25V$, $V_{OH} = +2.4V$; $5.25V - 2.4V = 2.85V$). Assuming a common V_{CC} , this results in a virtual V_{OH} of 2.15V, far too low for MOS. In practice, the TTL V_{OH} will track V_{CC} , rather than the opposite case just noted. Also V_{OH} will be higher than +2.4 at 1 μA I_{OH} . However, the TTL circuit is tested and guaranteed as in the example.


The 7400 TTL output structure will typically provide a V_{OH} approximately 1.5V (two V_{be} drops) below V_{CC} . When the MOS and TTL V_{CC} are tied, a 300mV noise margin ($1.8V - 1.5V = 0.3V$) is obtained. If V_{CC} is not tied common, the worst case typical noise margin is a negative 200mV. In other words, a satisfactory 1 input level cannot be assured, even under typical conditions.

TO ASSURE A SATISFACTORY 1 OUTPUT LEVEL FROM SERIES 7400 IN DRIVING SERIES 2500 MOS, AN EXTERNAL PULL-UP RESISTOR SHOULD BE CONNECTED FROM THE OUTPUT TO V_{CC} AS SHOWN IN FIGURE 4.



8000 TTL

Figure 5 illustrates a typical 8800 series output structure.



The 8800 series circuit typically offers an unloaded output voltage separated from V_{CC} by one V_{be} . Therefore the output level driving MOS will always be approximately 0.75V – higher than the preceding example for 7400 series circuits – resulting in at least 550mV 1 level noise margin under any conditions. Noise margin at 0 level is 400 mV, the same as in the case of 7400 TTL.

Signetics guarantees 8000 Series TTL (See figure 6) V_{OH} at 3.6V @ 10 μA . Under worst case conditions, this results in a minimum guaranteed 0 level noise margin of 400mV for tied V_{CC} . If the MOS and TTL V_{CC} are not tied (may vary independently), worst case guaranteed noise margin is -150mV. This configuration requires a pull-up resistor.

WHEN V_{CC} 'S ARE TIED COMMON, SERIES 8000 TTL IN FIGURE 6 WILL INTERFACE DIRECTLY WITH SERIES 2500 MOS, WITHOUT THE NEED FOR AN EXTERNAL PULL-UP RESISTOR.

GATES		FLIP-FLOPS	
8808	Single 8-Input NAND Gate	8821	Dual Master-Slave J-K Binary
8815	Dual 4-Input NOR Gate	8822	Dual Master-Slave J-K Binary
8816	Dual 4-Input NAND Gate	8824	Dual Master-Slave J-K Binary
8840	Dual Expandable AND-OR-INVERT Gate	8825	DC Clocked J-K Binary
8848	Expandable AND-OR-INVERT Gate	8826	Dual J-K Binary
8870	Triple 3-Input NAND Gate	8827	Dual J-K Binary
8875	Triple 3-Input NOR Gate	8829	High Speed J-K Binary
8880	Quad 2-Input NAND Gate		
8885	Quad 2-Input NOR Gate		
*See Note Below			

FIGURE 6

*For devices not listed, add an external pull-up resistor as in the 7400 example (Fig. 4).

DTL/UTILOGIC®

Logic forms utilizing an internal passive pull-up resistor (such as DTL) will interface directly with 2500 Series MOS. Utilogic is guaranteed to provide output levels equivalent to

those noted for Series 800 circuits.

WHEN V_{CC}'S ARE COMMON, SERIES 2500 MOS MAY BE DIRECTLY DRIVEN BY SERIES 600 DTL AND SERIES 300 UTILOGIC CIRCUITS WITHOUT THE NEED FOR AN EXTERNAL PULL-UP RESISTOR.

2500 SERIES MOS-TTL INPUT CONSIDERATIONS (TTL Level data and clock inputs)

DRIVING DEVICE	EXTERNAL PULL-UP RESISTOR ⁽⁶⁾	WORST CASE GUAR. 1 LEVEL NOISE MARGIN	WORST CASE GUAR. 0 LEVEL NOISE MARGIN
Common V _{CC}			
8000(1) Series TTL	not req.	400	400
8000(2) Series TTL	10K	1300	400
7400 Series TTL	10K	1300	400
600 Series DTL (3)	not req.	400	400
600 Series DTL (4)	not req.	400	400
300 Series Utilogic (3)	not req.	1300	400
300 Series Utilogic (4)	not req.	400	400
Independent V _{CC}			
All TTL	10K	800	400
600 Series DTL (3)	not req.	550	150 (5)
600 Series DTL (4)	not req.	550	150 (5)
300 Series Utilogic	10K (7)	550	150 (5)

FIGURE 7


NOTES:

- (1) From List in Table I
- (2) Not listed in Table I
- (3) Passive Pull-up (resistor), ±10% power supply
- (4) Active Pull-up, ±10% power supply
- (5) Use ±5% DTL or Utilogic power supply to maintain 400 mV noise margin
- (6) From driving output to V_{CC}
- (7) Certain Series 300 devices utilize a passive pull-up and require no external pull-up.


OUTPUT INTERFACE

TTL/DTL INPUT STRUCTURES

Standard TTL circuits employ the input structure shown in Figure 8.



DTL circuits employ the structure shown in Figure 9.




2500 SERIES OUTPUT STRUCTURES

Four basic types of output structures are used in the 2500 series:


1. Bare drain
2. Internal resistor pull-down
3. Push-pull
4. Three-state

See Figure 10.



BARE DRAIN:

The bare drain output is the simplest structure and requires an external pull-down resistor. Bare drain is used where several outputs are to be tied together in a WIRED-OR configuration as shown in Figure 11.



The external resistor is chosen to sink the 1.6mA required by a TTL gate. In Figure 11, a 3.3K resistor is tied to the VDD supply. The output voltage will be +0.4V or less depending on the actual I_{OI} of the TTL input.

When the bare drain device is ON, it represents approximately 500 ohms. For the circuit of Figure 9, V_{OH} is approximately +3.7V – more than sufficient to drive a TTL or DTL gate. Bare drain 2500 devices are listed in Figure 12.

BARE DRAIN SERIES 2500 DEVICES

2502	2505	2519
2503	2512	2524
2504	2518	2525

FIGURE 12

RESISTOR PULL-DOWN

The second type of output has a pull-down resistor on the chip. The 2507 and 2517 are examples of this. The 2517 has a 20K ohm internal resistor for interfacing with MOS.

Resistor pull-down series 2500 devices are listed in Figure 13. The 2507 has a 7.5Kohm resistor, and if used in the WIRED-OR configuration with another 2507 output, will drive TTL directly as shown in Figure 14.

RESISTOR PULL-DOWN SERIES 2500 DEVICES

2507	7.5K
2517	20K

FIGURE 13




FIGURE 14

PUSH-PULL

The third type of output structure used in the 2500 Series is the push-pull circuit shown in Figure 10c. In the push-pull configuration, the gates of the two output devices are driven from complementary signals such that only one device is ON at a time. When the upper device is ON, the output is tied to V_{CC} through approximately 500 ohms. When the lower device is ON, the output is tied to V_{DD} through 500 ohms.

The advantage of this circuit is that no additional power is dissipated in either state. Both states have low impedance to the power supplies. Push-Pull output series 2500 devices are listed in Figure 15.

PUSH-PULL OUTPUT SERIES 2500 DEVICES

2521	2527	
2522	2528	2529

FIGURE 15

THREE-STATE

A disadvantage of the push-pull circuit is that paralleling of the outputs is not possible because two low impedance devices would be ON simultaneously directly across the power supplies. To avoid this condition, a three-state output is used. The third state is an open output configuration where both devices are OFF and is accomplished by using an OUTPUT ENABLE line tied to the gates of both output devices as shown in Figure 16. Three-state series 2500 devices are listed in Figure 17.




FIGURE 16

THREE-STATE SERIES 2500 DEVICES

2501	2510	2513	2516
2509	2511	2514	

FIGURE 17

Figure 18 summarizes the output configurations used on the 2500 Series circuits.

OUTPUT CONSIDERATIONS FOR 2500 LINE

PRODUCT NUMBER	DESCRIPTION	OUTPUT STRUCTURE	TO DRIVE ONE TTL/DTL USE*
1103	1024 x 1 dynamic RAM	Bare Drain	Sense Amp
2501	256 x 1 Static RAM	3-State	Direct
2502	256 x 4 Dynamic Shift Register	Bare Drain	3.0K
2503	512 x 2 Dynamic Shift Register	Bare Drain	3.0K
2504	1024 x 1 Dynamic Shift Register	Bare Drain	3.0K
2505/2524	512 x 1 Dynamic Shift Register	Bare Drain	3.0K
2506	100 x 2 Dynamic Shift Register	Bare Drain	3.0K
2507	100 x 2 Dynamic Shift Register	7.5K Resistor	6.8K
2509	50 x 2 Static Shift Register	3-State	Direct
2510	100 x 2 Static Shift Register	3-State	Direct
2511	200 x 2 Static Shift Register	3-State	Direct
2512/2525	1024 x 1 Dynamic Shift Register	Bare Drain	3.0K
2513	64 x 7 x 5 Character Generator	3-State	Direct
2514	512 x 5 ROM	3-State	Direct
2516	64 x 6 x 8 Character Generator	3-State	Direct
2517	100 x 2 Dynamic Shift Register	20K Resistor	3.3K
2518	32 x 6 Static Shift Register	Bare Drain	6.8K
2519	40 x 6 Static Shift Register	Bare Drain	6.8K
2521	128 x 2 Static Shift Register	Push-Pull	Direct
2522	132 x 2 Static Shift Register	Push-Pull	Direct
2527	256 x 2 Static Shift Register	Push-Pull	Direct
2528	250 x 2 Static Shift Register	Push-Pull	Direct
2529	240 x 2 Static Shift Register	Push-Pull	Direct

*NOTE: Values are given for the maximum value of pull-down resistor, output to V_{DD} .

FIGURE 18

“OR” TYING OUTPUTS

The characteristics of the four types of output structures differ when tied together. A basic feature of MOS is that the design limitation on output “OR”ing is related to the output voltage levels required and the RC time constant of the resulting network.

BARE DRAIN

The number of bare drain devices which can be tied together is limited by the output time constant and the V_{OH} level required.

Switching time for the pull-down condition is determined by the load resistor R_{PD} and load capacitance C_L . The MOS pull-up device is turned off and does not contribute to the negative going time constant. See Figure 19.

C_L is comprised of wiring capacitance (C_W) and output capacitance (C_{OUT}) from each of the paralleled outputs.

As the number of paralleled devices increases, the value of R_{PD} must be decreased to maintain speed.

When driving loads having significant input capacitance, C_L should be increased accordingly.




FIGURE 19

As R_{PD} is decreased, V_{OH} decreases since the impedance of Q1 when ON (approx. 500 ohms) will ratio with R_{PD} to produce V_{OH} . If R_{PD} is reduced too far, the output voltage will be insufficient to turn off the TTL gate being driven.

Figure 20 gives the recommended value of R_{PD} as a function of fan-out for 2500 series bare drain devices.

Fan-Out	C _L	R _{PD} *	V _{OH}
1	15pF	3.3K	3.7V
2	20pF	2.5K	3.3V
3	25pF	2K	3.0V
4	30pF	1.67K	2.7V
5	35pF	1.43K	2.4V

* For t_F = 50ns

FIGURE 20

Figure 20 assumes 10pF of wiring capacitance and 5pF per output. It should be noted that when the MOS device is OFF, the TTL input current of 1.6mA is sunk to -5V. When set up for a fanout of 5, the 1.6mA from the TTL gate will bring the output to only -2.7V. In actuality the input clamp or substrate diode of the TTL gate will turn on and clamp the output to -1.0V. The diode will supply the additional current (approximately 1.9mA).

INTERNAL PULL-DOWN

When 2500 Series devices with internal pull-down resistors are paralleled, the equivalent resistance R_{PD} is the parallel combination of all the internal resistors. A chart of the equivalent resistance, output time constant and V_{OH} for the 2507 with a 7.5K internal pull-down resistor is shown in Figure 21.

Fan-Out	C _L	R _{PD}	t _f	V _{OH}
1	15	7.5K	110nS	4.4V
2	20	3.75K	75nS	3.8V
3	25	2.5K	63nS	3.3V
4	30	1.87K	56nS	2.9V
5	35	1.5K	53nS	2.5V

FIGURE 21

PUSH-PULL OUTPUTS

Push-Pull outputs allow low rise and fall times but cannot be paralleled because it would then be possible to have both a push and a pull device on at the same time resulting in a low impedance between the power supplies (and indeterminate output level).

THREE STATE OUTPUTS

The three state output is designed to take advantage of push-pull drive capability plus the ability to OR the outputs.

The third (or open) state is used when the chip is unselected. The selected output is free to drive the load without being affected by the other outputs tied to the bus.

Output rise and fall times for the WIRED OR configuration of three-state devices is a function of the ON resistance of the individual pull-up and pull-down devices together with the load capacitance.

A CLOCK DRIVER FOR 2500 SERIES MOS

In order to obtain optimum performance from MOS devices, they must be provided with clock signals of the proper amplitude, shape and timing. This section will present a simple clock generator and driver scheme suitable for use with 2500 Series MOS devices.

NOTE: The following devices employ on-chip clock generators and may be driven directly by TTL gates:

2509 2510 2511 2518 2519 2621 2522

The clock driver must provide relatively large voltage swings for the clock lines. In the case of 2500 Series MOS, the clock signal must swing from +5V to -12V. And it must provide a clean waveform having reasonable rise and fall times (under 40 ns.) and lack of positive overshoot.

IMPROPER CLOCK WAVEFORMS

Some common examples of improper clocking are shown in Figures 23, 24, and 25.




FIGURE 22




FIGURE 23




FIGURE 24







FIGURE 25

The positive overshoots illustrated in Figure 23 and Figure 25 are the most common sources of clock driving trouble. When the clock line goes positive relative to the circuit substrate (V_{CC}) by more than approximately 0.3V, the substrate diode may become forward biased. When this occurs, device operation may become erratic. And because the forward characteristics of the substrate diode may be different for different processing techniques, a clock driver may work properly with one device but not with another.


A properly designed driver utilizing level clamping will prevent the overshoot problem.

THE DRIVER OUTPUT STRUCTURE

Figures 26, 27, and 28 show possible output driver structures together with their advantages and disadvantages.



The driver circuit recommended here (Figure 29) utilizes a complementary output structure to obtain maximum noise immunity and fast rise and fall time under heavy capacitive load. It is capacitively coupled to the TTL clock generator. Resistor R_4 is required only when operating at a clock frequency of lower than 750 KHz. This resistor shifts the response of the driver input circuit toward the lower frequencies by lengthening the input time constant. One clock driver is required for each clock phase.




GENERATING MULTIPLE PHASES




The 2500 Series MOS devices which require high level clocks also require more than one phase. The dynamic shift registers require two phases and the 2508 dynamic RAM requires four phases.

TWO PHASE SYSTEM

The clock generator in Figure 30 produces alternate pulses - the width of which are one quarter of the input clock period (assuming a square wave clock). See Figure 32.




When required, the clock pulse widths can be varied by using one-shot multivibrators such as the 8162 or 74121. Each phase width can be varied independently (the limiting factor being the clock period), see Figure 31(a), or a single one-shot ahead of the clock generator will change both phases simultaneously. See Figure 31(b).



FOUR PHASE SYSTEM

The circuit shown in Figure 33(a) and (b) can be used to generate four phase clock signals for the 2508 1024 RAM.



FOUR PHASE SYSTEM




Figure 34 shows typical clock input capacitances for 2500 Series devices. The number of similar devices which can be driven by one clock driver is indicated.

DEVICE	TYPICAL CLOCK CAPACITANCE (pF)	NO. OF UNITS WHICH CAN BE DRIVEN (INCLUDES ALLOWANCE FOR WIRING CAPACITANCE)	
		< 2MHz (1)	2-4MHz (2)
2502	140	8	6
2503	140	8	6
2504	140	8	6
2505	80	12	9
2506	25	40	30
2507	25	40	30
2508	25	40	30
2512	100	11	7
2517	25	40	30
2524	80	12	9
2626	100	11	7

(1) Drive capacity 1200pF
 (2) Drive capacity 750pF

FIGURE 34

SILICON GATE 2500 SERIES

DESCRIPTION

The Signetics 1103 is designed for main memory applications where high performance, low cost and large bit storage are important design objectives. It is a 1024 word by 1 bit random access memory element using enhancement mode P-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18-pin dual in-line package. The dynamic circuitry dissipates significant power only during precharge. Information stored in the memory is nondestructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds. A separate enable (chip enable) lead allows easy selection of an individual package when outputs are OR-tied. Use Signetics 8T25 Sense Amp, and 3207 Clock Driver.

FEATURES

- **LOW POWER DISSIPATION** — DISSIPATES POWER PRIMARILY ON SELECTED CHIPS
- **ACCESS TIME** — 300 nsec.
- **CYCLE TIME** — 580 nsec.
- **REFRESH PERIOD** — 2 MILLISECONDS FOR 0-70°C AMBIENT
- **OR-TIE CAPABILITY**
- **SIMPLE MEMORY EXPANSION WITH CHIP ENABLE**
- **FULLY DECODED** — ON-CHIP ADDRESS DECODE
- **INPUTS PROTECTED** — ALL INPUTS HAVE PROTECTION AGAINST STATIC CHARGE.
- **LOW COST PACKAGING** — 18 PIN SILICONE AND 18 PIN CERAMIC DUAL IN-LINE

APPLICATIONS

CORE MEMORY REPLACEMENT
BUFFER STORES
MAIN MEMORY

PROCESS TECHNOLOGY

The use of Signetics' unique silicon gate low threshold process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.


SILICON PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric

SILICONE PACKAGING (Cont'd)

material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.


PIN CONFIGURATION (Top View)



PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP. RANGE
1103X A	18-Pin DIP Silicone	0-70°C
1103I K	18-Pin DIP Ceramic	0-70°C

BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS⁽¹⁰⁾

Operating Ambient Temperature	0°C to 70°C	Supply Voltages V_{DD} and V_{SS}	
Storage Temperature	-65°C to +150°C	with Respect to V_{BB}	-25V to 0.3V
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V_{BB}	-25V to 0.3V	Power Dissipation	1.0W

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{SS}^{(1)} = 16\text{V} \pm 5\%$, $(V_{BB} - V_{SS})^{(6)} = 3\text{V}$ to 4V , $V_{DD} = 0\text{V}$ unless otherwise specified (Note 9),





SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I_{LI}	Input Load Current (All input pins)			1	μA	$V_{IN} = 0\text{V}$, $T_A = 25^\circ\text{C}$
I_{LO}	Output Leakage Current			1	μA	$V_{OUT} = 0\text{V}$, $T_A = 25^\circ\text{C}$
I_{BB}	V_{BB} Supply Current			100	μA	
$I_{DD1}^{(2)}$	Supply Current During t_{PC}		37	56	mA	All Addresses = 0V Precharge = 0V Cenable = V_{SS} ; $T_A = 25^\circ\text{C}$
$I_{DD2}^{(2)}$	Supply Current During t_{OV}		38	59	mA	All Addresses = 0V Precharge = 0V Cenable = 0V; $T_A = 25^\circ\text{C}$
$I_{DD3}^{(2)}$	Supply Current During t_{POV}		5.5	11	mA	Precharge = V_{SS} Cenable = 0V; $T_A = 25^\circ\text{C}$
$I_{DD4}^{(2)}$	Supply Current During t_{CP}		3	4	mA	Precharge = V_{SS} Cenable = V_{SS} ; $T_A = 25^\circ\text{C}$
$I_{DD}^{(5)AV}$	Average Supply Current		17	25	mA	Cycle Time = 580 ns; Precharge Width = 190 ns; $T_A = 25^\circ\text{C}$
$V_{IL1}^{(7)}$	Input Low Voltage (All Address & Data-in Lines)	$V_{SS}-17$		$V_{SS}-14.2$	V	$T_A = 0^\circ\text{C}$
$V_{IL2}^{(7)}$	Input Low Voltage (All Address & Data-in Lines)	$V_{SS}-17$		$V_{SS}-14.5$	V	$T_A = 70^\circ\text{C}$
$V_{IL3}^{(7,8)}$	Input Low Voltage (Precharge Cenable & Read/Write Inputs)	$V_{SS}-17$		$V_{SS}-14.7$	V	$T_A = 0^\circ\text{C}$
$V_{IL4}^{(7,8)}$	Input Low Voltage (Precharge Cenable & Read/Write Inputs)	$V_{SS}-17$		$V_{SS}-15.0$	V	$T_A = 70^\circ\text{C}$
$V_{IH1}^{(7)}$	Input High Voltage (All Inputs)	$V_{SS}-1$		$V_{SS}+1$	V	$T_A = 0^\circ\text{C}$
$V_{IH2}^{(7)}$	Input High Voltage (All Inputs)	$V_{SS}-0.7$		$V_{SS}+1$	V	$T_A = 70^\circ\text{C}$
I_{OH1}	Output High Current	600	900	4000	μA	} $R_{LOAD} = 100\Omega^{(4)}$ $T_A = 25^\circ\text{C}$ $T_A = 70^\circ\text{C}$
I_{OH2}	Output High Current	500	800	4000	μA	
I_{OL}	Output Low Current	See Note 3				
V_{OH1}	Output High Voltage	60	90	400	mV	
V_{OH2}	Output High Voltage	50	80	400	mV	$T_A = 70^\circ\text{C}$
V_{OL}	Output Low Voltage	See Note 3				

NOTES:


- The V_{SS} current drain is equal to $(I_{DD} + I_{OH})$ or $(I_{DD} + I_{OL})$.
- See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
- The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. V_{OL} equals I_{OL} across the load resistor.
- This value of load resistance is used for measurement purposes. In applications the resistance may range from 100Ω to $1\text{k}\Omega$.
- This parameter is periodically sampled and is not 100% tested.
- $(V_{BB} - V_{SS})$ supply should be applied at or before V_{SS} .
- The maximum values for V_{IL} and the minimum values for V_{IH} are linearly related to temperature between 0°C and 70°C . Thus any value between 0°C and 70°C can be calculated using a straight-line relationship.
- The maximum values for V_{IL} (for precharge, cenable & read/write) may be increased to $V_{SS}-14.2$ @ 0°C and $V_{SS}-14.5$ @ 70°C (same values as those specified for the address and data-in lines) with a 40 ns degradation (worst case) in t_{AC} , t_{PC} , t_{RC} , t_{WC} , t_{RWC} , t_{ACC1} and t_{ACC2} .
- Manufacturer reserves the right to make design and process changes and improvements.
- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CHARACTERISTIC CURVES

SUPPLY CURRENT VS TEMPERATURE




I_{DD} VS TIME



NOTES:

1. ΔI_{DD} is due to charging of internal device node capacitance at precharge.
2. These values are taken from a single pulse measurement.

CHARACTERISTIC CURVES (Cont'd)



AC CHARACTERISTICS TA = 25°C, VSS = 16 ± 5%, (VBB - VSS) = 3.0V to 4.0V, VDD = 0V

READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tREF	Time Between Refresh			2	ms	
tAC(1)	Address to Cenable Set Up Time	115			ns	
tCA	Cenable to Address Hold Time	20			ns	
tPC(1)	Precharge to Cenable Delay	125			ns	
tOVL	Precharge & Cenable Overlap, Low	25		75	ns	
tCP	Cenable to Precharge Delay	85			ns	
tOVH	Precharge & Cenable Overlap, High			140	ns	

READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tRC(1)	Read Cycle	480			ns	t _r = 20 ns C _{LOAD} = 100 pF R _{LOAD} = 100Ω V _{REF} = 40 mV
tPOV	Precharge to End of Cenable	165		500	ns	
tPO	End of Precharge to Output Delay			120	ns	
tACC1(1)	Address to Output Access	300			ns	
tACC2(1)	Precharge to Output Access	310			ns	

AC CHARACTERISTICS (Cont'd)

WRITE OR READ/WRITE CYCLE


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
$t_{WC(1)}$	Write Cycle	580			ns	} $\tau_r = 20$ ns
$t_{RWC(1)}$	Read/Write Cycle	580			ns	
t_{PW}	Precharge to Read/Write Delay	165		500	ns	} $C_{LOAD} = 100$ pF $R_{LOAD} = 100\Omega$ $V_{REF} = 40$ mV
t_{WP}	Read/Write Pulse Width	50			ns	
t_W	Read/Write Set Up Time	80			ns	
t_{DW}	Data Set Up Time	105			ns	
t_{DH}	Data Hold Time	10			ns	
t_{PO}	End of Precharge to Output Delay			120	ns	
t_p	Time to Next Precharge	0			ns	
t_{CW}	Read/Write Hold Time			10	ns	

CAPACITANCE (note 2)


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
C_{AD}	Address Capacitance		5	7	pF	} $f = 1$ MHz All Unused Pins are at A.C. Ground	
C_{PR}	Precharge Capacitance		15	18	pF		$V_{IN} = V_{SS}$
C_{CE}	Enable Capacitance		15	18	pF		$V_{IN} = V_{SS}$
C_{RW}	Read/Write Capacitance		11	15	pF		$V_{IN} = V_{SS}$
C_{IN1}	Data Input Capacitance		4	5	pF		Canable = 0V
C_{IN2}	Data Input Capacitance		2	4	pF		$V_{IN} = V_{SS}$ Canable = V_{SS}
C_{OUT}	Data Output Capacitance		2	3	pF		$V_{IN} = V_{SS}$ $V_{OUT} = 0V$

- (1) These times will degrade by 40 ns (worst case) if the maximum values for V_{IL} (for precharge, enable and read/write inputs) go to $V_{SS} - 14.2V$ @ $0^\circ C$ and $V_{SS} = 14.5V$ @ $70^\circ C$ as defined on page 2.
- (2) This parameter is periodically sampled and is not 100% tested. It is measured at worst case operating conditions. Capacitance measurements for plastic packages only.

TIMING DIAGRAM




TIMING DIAGRAM (Cont'd)



NOTES:

- ① $V_{DD} + 2V$
- ② $V_{SS} - 2V$
- ③ t_{DW} is referenced to point ② of the rising edge of cenable or read/write whichever occurs first.
- ④ t_{DH} is referenced to point ① of the rising edge of cenable or read/write whichever occurs first.

CIRCUIT SCHEMATIC



SILICON GATE MOS

DESCRIPTION

The Signetics 1103-1 is designed for main memory applications where high performance, low cost and large bit storage are important design objectives. It is a 1024 word by 1 bit random access memory element using enhancement mode P-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18-pin dual in-line package. The dynamic circuitry dissipates significant power only during precharge. Information stored in the memory is nondestructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds. A separate enable (chip enable) lead allows easy selection of an individual package when outputs are OR-tied. Use Signetics 8T28 Sense Amp, and 3207 Clock Driver.

FEATURES

- **LOW POWER DISSIPATION — DISSIPATES POWER PRIMARILY ON SELECTED CHIPS**
- **ACCESS TIME — 150 nsec.**
- **CYCLE TIME — 340 nsec.**
- **REFRESH PERIOD — 1 MILLISECOND FOR 0-55°C AMBIENT**
- **OR-TIE CAPABILITY**
- **SIMPLE MEMORY EXPANSION WITH CHIP ENABLE**
- **FULLY DECODED — ON-CHIP ADDRESS DECODE**
- **INPUTS PROTECTED — ALL INPUTS HAVE PROTECTION AGAINST STATIC CHARGE**
- **LOW COST PACKAGING — 18 PIN SILICONE AND 18 PIN CERAMIC DUAL IN-LINE**

APPLICATIONS

CORE MEMORY REPLACEMENT
BUFFER STORES
MAIN MEMORY

PROCESS TECHNOLOGY

The use of Signetics' unique silicon gate low threshold process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.


SILICON PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric

SILICONE PACKAGING (Cont'd)

material over the silicon gate-oxide substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in a MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.


PIN CONFIGURATION (Top View)



PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP RANGE
1103-1XA	18-Pin DIP Silicone	0-55°C
1103-11K	18-Pin DIP Ceramic	0-55°C

BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS (8)

Operating Ambient Temperature	0°C to 55°C	Supply Voltages V_{DD} and V_{SS}	
Storage Temperature	-65°C to +150°C	with Respect to V_{BB}	-25V to 0.3V
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V_{BB}	-25V to 0.3V	Power Dissipation	1.0W

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to -55°C , $V_{SS}^{(1)} = 19\text{V} \pm 5\%$, $(V_{BB} - V_{SS})^{(6)} = 3\text{V}$ to 4V , $V_{DD} = 0\text{V}$ unless otherwise specified (Note 7).

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I_{LI}	Input Load Current (All input pins)			10	μA	$V_{IN} = 0\text{V}$, $T_A = 25^\circ\text{C}$
I_{LO}	Output Leakage Current			10	μA	$V_{OUT} = 0\text{V}$, $T_A = 25^\circ\text{C}$
I_{BB}	V_{BB} Supply Current			100	μA	
$I_{DD1}^{(2)}$	Supply Current During t_{PC}		45	60	mA	All Addresses = 0V Precharge = 0V Cenable = V_{SS} ; $T_A = 25^\circ\text{C}$
$I_{DD2}^{(2)}$	Supply Current During t_{QV}		50	68.5	mA	All addresses = 0V Precharge = 0V Cenable = 0V; $T_A = 25^\circ\text{C}$
$I_{DD3}^{(2)}$	Supply Current During t_{POV}		8.5	11	mA	Precharge = V_{SS} Cenable = 0V; $T_A = 25^\circ\text{C}$
$I_{DD4}^{(2)}$	Supply Current During t_{CP}		3	4	mA	Precharge = V_{SS} Cenable = V_{SS} ; $T_A = 25^\circ\text{C}$
$I_{DD}^{(5)AV}$	Average Supply Current		20	23	mA	Precharge Width = 150ns @ 50% Cycle Time = 340 ns; $T_A = 25^\circ\text{C}$
V_{IL1}	Input Low Voltage (All address and data-in lines)	$V_{SS} - 20$		$V_{SS} - 18$	V	
V_{IH1}	Input High Voltage (All Inputs)	$V_{SS} - 1$		$V_{SS} + 1$	V	
I_{OH1}	Output High Current	1.15	1.3	7.0	mA	$R_{LOAD} = 100\Omega^{(4)}$ $T_A = 25^\circ\text{C}$ $T_A = 55^\circ\text{C}$ $T_A = 25^\circ\text{C}$ $T_A = 55^\circ\text{C}$
I_{OH2}	Output High Current	0.9	1.15	7.0	mA	
I_{OL}	Output Low Current	See Note 3				
V_{OH1}	Output High Voltage	115	130	700	mV	
V_{OH2}	Output High Voltage	90	115	700	mV	
V_{OL}	Output Low Voltage	See Note 3				

NOTES:

- The V_{SS} current drain is equal to $(I_{DD} + I_{OH})$ or $(I_{DD} + I_{OL})$.
- See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
- The output current when reading a low output is the leakage current of the 1103-1 plus external noise coupled into the output line from the clocks. V_{OL} equals I_{OL} across the load resistor.
- This value of load resistance is used for measurement purposes. In applications the resistance may range from 100Ω to $1\text{ k}\Omega$.
- This parameter is periodically sampled and is not 100% tested.
- $(V_{BB} - V_{SS})$ supply should be applied at or before V_{SS} .
- Manufacturer reserves the right to make design and process changes and improvements.
- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS $T_A = 0^\circ\text{C to } +55^\circ\text{C}$; $V_{SS} = 19 \pm 5\%$, $(V_{BB} - V_{SS}) = 3.0\text{V to } 4.0\text{V}$, $V_{DD} = 0\text{V}$
READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t_{REF}	Time Between Refresh			1	ms	
t_{AC}	Address to Cenable Set Up Time	30			ns	
t_{CA}	Cenable to Address Hold Time	10			ns	
t_{PC}	Precharge to Cenable Delay	60			ns	
t_{OVL}	Precharge & Cenable Overlap, Low	5		30	ns	
t_{CP}	Cenable to Precharge Delay	40			ns	
t_{OVH}	Precharge & Cenable Overlap, High			85	ns	

READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
$t_{RC}^{(1)}$	Read Cycle	300			ns	$t_T = 20\text{ ns}$ $C_{LOAD} = 50\text{ pF}$ $R_{LOAD} = 100\Omega$ $V_{REF} = 80\text{ mV}$
t_{POV}	Precharge to End of Cenable	115		500	ns	
$t_{PO}^{(1)}$	End of Precharge to Output Delay			75	ns	
$t_{ACC1}^{(1)}$	Address to Output Access	150			ns	
$t_{ACC2}^{(1)}$	Precharge to Output Access	180			ns	

WRITE OR READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t_{WC}	Write Cycle	340			ns	$t_T = 20\text{ ns}$
$t_{RWC}^{(1)}$	Read/Write Cycle	340			ns	
t_{PW}	Precharge to Read/Write Delay	115		500	ns	
t_{WP}	Read/Write Pulse Width	20			ns	
t_W	Read/Write Set Up Time	20			ns	
t_{DW}	Data Set Up Time	40			ns	
t_{DH}	Data Hold Time	10			ns	
$t_{PO}^{(1)}$	End of Precharge to Output Delay			75	ns	$C_{LOAD} = 50\text{ pF}$ $R_{LOAD} = 100\Omega$ $V_{REF} = 80\text{ mV}$
t_P	Time to Next Precharge	0			ns	
t_{CW}	Read/Write Hold Time			15	ns	


CAPACITANCE (note 2)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
C_{AD}	Address Capacitance		5	7	pF	$V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$ $C_{enable} = 0\text{V}$ $V_{IN} = V_{SS}$ $C_{enable} = V_{SS}$ $V_{IN} = V_{SS}$ $V_{OUT} = 0\text{V}$
C_{PR}	Precharge Capacitance		15	18	pF	
C_{CE}	Cenable Capacitance		15	18	pF	
C_{RW}	Read/Write Capacitance		11	15	pF	
C_{IN1}	Data Input Capacitance		4	5	pF	
C_{IN2}	Data Input Capacitance		2	4	pF	
C_{OUT}	Data Output Capacitance		2	3	pF	

(1) These times will degrade by 35 ns if a V_{REF} point of 40 mV is chosen instead of the 80 mV point defined in this specification.

(2) This parameter is periodically sampled and is not 100% tested. It is measured at worst case operating conditions. Capacitance measurements for plastic packages only.

TIMING DIAGRAM




NOTES:

- ① $V_{DD} + 2V$
 - ② $V_{SS} - 2V$
 - ③ t_{DW} is referenced to point ① of the rising edge of cenable or read/write whichever occurs first.
 - ④ t_{DH} is referenced to point ② of the rising edge of cenable or read/write whichever occurs first.
- tr is defined as the transitions between these two points.*

CIRCUIT SCHEMATIC

CL 1 2 3 4
L L L L L L
H H H H H H
L L L L L L
H H H H H H
VALUE OF PREVIOUS STATE
L = LOW VOLTAGE
H = HIGH VOLTAGE



(FOR REFERENCE ONLY, NOT RECOMMENDED FOR NEW DESIGNS)


METAL GATE MOS 2000 SERIES

DESCRIPTION

The S2001K, S2002K, S2003K, S2004K, and S2005K are Dual Static Shift Registers manufactured with a "P" channel enhancement mode process.

The registers vary in length from dual 16 to dual 100. Two power supplies and 2 external 28 volt clocks are required. Static operation is assured with a third clock phase that is generated on the chip. The pin configuration allows interchanging of register lengths without rewiring the socket. Data is transferred into the register during ϕ_1 and output data appears on the negative-going edge of ϕ_2 . For static operation ϕ_1 must be a "0" and ϕ_2 "1".

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

V_{dd} with respect to Gnd	-16V to 0.3V
V_{gg} with respect to Gnd	-30V to 0.3V
Clock and In with respect to Gnd	-30V to 0.3V
Operating Temperature	-55°C to +85°C
Storage Temperature	-55°C to +150°C

PARTS IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
S2001K	16	10 Pin TO-100
S2002K	25	10 Pin TO-100
S2003K	32	10 Pin TO-100
S2004K	50	10 Pin TO-100
S2005K	100	10 Pin TO-100

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS (Notes: 1, 2, 3, 4 and 5)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN	TYP	MAX	UNITS	TEMP °C	V _{DD}	V _{GG}	V _{in}	V _{φ1}	V _{φ2}		OUTPUT
"1" Output Voltage	-11	-13		V		-13	-27	-10	-27	-27		5
"0" Output Voltage		-0.3	-1	V		-15	-29	-2	-29	-29		5
Output Drive Capability												
2001	-	-8	-10	V		-13	-27	-10	-27	-27		R _L = 17kΩ to Gnd R _L = 4kΩ to Gnd
		-4	-6	V		-13	-27	-10	-27	-27		
2002/3/4/5	-	-10	-11	V		-13	-27	-10	-27	-27		R _L = 17kΩ to Gnd R _L = 4kΩ to Gnd
		-6	-8	V		-13	-27	-10	-27	-27		
Input Leakage Current												
Data Inputs			0.5	μA	+85	0	0	-20	0	0		
Clock Inputs												
φ ₁			50	μA	+85	0	0	0	-28	0		
φ ₂			50	μA	+85	0	0	0	0	-28		
Output Impedance												
2001			2.5	kΩ		-13	-27	-2	-27	-27	0 to -1V	
2002/3/4/5			1.5	kΩ		-13	-27	-2	-27	-27	0 to -1V	
Input Capacitance												
Data Inputs		3	5	pF	25	-14	-28	0	0	0		8
Clock Inputs												
2001		8	10	pF	25	-14	-28	0	0	0		8
2002		8	12	pF	25	-14	-28	0	0	0		8
2003		8	13	pF	25	-14	-28	0	0	0		8
2004		12	18	pF	25	-14	-28	0	0	0		8
2005		16	33	pF	25	-14	-28	0	0	0		8
Power Supply Current												
I _{DD}												
2001		-3	-10	mA	-55	-15	-29	0	-29			
2002		-5	-20	mA	-55	-15	-29	0	-29			
2003		-6	-24	mA	-55	-15	-29	0	-29			
2004		-7	-17	mA	-55	-15	-29	0	-29			
2005		-14	-32	mA	-55	-15	-29	0	-29			
I _{GG}												
2001/2/3		-0.8	-3.5	mA	-55	-15	-29	0	-29			
2004/5		-0.5	-3.0	mA	-55	-15	-29	0	-29			
Propagation Delay (tpd) from φ ₂												
2001		300	475	ns	25	-14	-28	-28	-28			6, 7
2002/3/4/5		300	450	ns	25	-14	-28	-28	-28			6, 7

NOTES FOR ELECTRICAL CHARACTERISTICS:


1. Parameter valid over operating temperature range unless otherwise specified.
2. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to ground.
3. Negative logic definition: "DOWN" Level = "1", "UP" Level = "0".
4. Manufacturer reserves the right to make design and process changes and improvements.
5. Output voltage levels valid from D.C. to 1 MHz.
6. See output timing diagram.
7. Output load is 10 pF and 1 MΩ
8. f = 1 MHz, Vac = 25 mV_{rms}. All pins not specifically referenced are tied to guard terminal for capacitance tests. Output pins are left open.
9. All typical values are at 25°C and nominal supply voltages.

OUTPUT TIMING DIAGRAM



FORCING FUNCTIONS


CLOCK REQUIREMENTS



VOLTAGE LEVELS	MIN	TYP	MAX	UNITS
φ ₁ φ ₂ "0"	0	-1	-2.0	Volts
φ ₁ φ ₂ "1"	-2.7	-2.8	-2.9	Volts
TIMING				
τ _r & τ _f	.025		5	μsec
φ ₁ PW	0.4		10	μsec
φ ₂ PW	0.4			μsec
τ _{D0}	0			μsec


Note: φ₂ may not be at "0" logic level for more than 10 μs.

CLOCK DRIVER



Note: At high repetition rates and/or high capacitance loads, the transistors may require heat sinking, i.e., 1000 pF at 1 MHz.

INPUT REQUIREMENTS



CHARACTERISTIC	MIN	MAX	UNITS
Data In "0"	+0.3	-2.0	Volts
Data In "1"	-1.0		Volts
τ ₁₁ " & τ ₁₀ "	0		μsec

Note: Data In must be stable between the 10% points of φ₁.

(FOR REFERENCE ONLY, NOT RECOMMENDED FOR NEW DESIGNS)

METAL GATE MOS 2000 SERIES

DESCRIPTION

The N2010K Dual 100-Bit Static Shift Register is designed for use at shift rates from 0 to 3 MHz.* The device employs "P" channel enhancement mode MOS techniques. Power supply requirements are -14 and -28 Vdc. Clocking is provided by two external -28 volt clock phases. A delayed second clock phase (ϕ_2S) is generated on the chip.

Data is transferred into the register during ϕ_1 . Output data appears on the negative going edge of ϕ_2 . For static operation, ϕ_1 must be a "0" and ϕ_2 a "1".


The N2010K is a direct pin replacement for the S2005K/3003 1MHz Static Shift Register.

* (25°)


ABSOLUTE MAXIMUM RATINGS:

VDD with respect to Gnd	-16V to 0.3V
VGG with respect to Gnd	-30 to 0.3V
Clock and Input with respect to Gnd	-30V to 0.3V
Operating Temperature	0°C to +70°C
Storage Temperature	-55°C to +150°C

PIN CONFIGURATION



CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS (Notes: 1, 2, 3, 4, 9)


RECOMMENDED POWER SUPPLY VOLTAGES: $V_{DD} = -14 \pm 1 \text{ Vdc}$, $V_{GG} = -28 \pm 1 \text{ Vdc}$

CHARACTERISTICS	LIMITS			UNITS	TEST CONDITIONS						NOTES	
	MIN	TYP	MAX		TEMP C	V_{DD}	V_{GG}	V_{in}	$V_{\phi 1}$	$V_{\phi 2}$		OUTPUT
"1" Output Voltage	-8	-10		V	25	-13	-27	-7	-27	-27		5, 7
"0" Output Voltage		-0.3	-1.0	V	25	-15	-28	-2	-29	-29		5, 7
Output Drive Capability	-4	-6		V	25	-13	-27	-7	-27	-27		$R_L = 4 \text{ k}\Omega$ to Gnd
Input Leakage Current												
Data Inputs			-0.5	μA	25	0	0	-15	0	0		
Clock Inputs												
ϕ_1			-50	μA	25	0	0	0	-28	0		
ϕ_2			-50	μA	25	0	0	0	0	-28		
Output Impedance			1.5	$\text{k}\Omega$	25	-13	-27	-2	-27	-27	0 to -1V	
Input Capacitance												
Data Inputs		3	5	pF	25	-14	-28	0	0	0		8
Clock Inputs		16	33	pF	25	-14	-28	0	0	0		8
Power Supply Current												
I_{DD}		-14	-20	mA	25	-15	-29		0	-29		
I_{GG}		-0.8	-3.0	mA	25	-15	-29		0	-29		
Propagation Delay (tdp) from ϕ_2	200	250		ns	25	-14	-28		-28	-28		6, 7


NOTES:

- Parameter valid at +25°C unless otherwise specified.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to ground.
- Negative logic definition: "DOWN" Level = "1"; "UP" Level = "0".
- Manufacturer reserves the right to make design and process changes and improvements.
- Output voltage levels valid from DC to 3 MHz.
- See output timing diagram.
- Output load is 10pF and 1 M Ω .
- $f = 1 \text{ MHz}$, $V_{in} = 25 \text{ mV rms}$. All pins not specifically referenced are tied to guard terminal for capacitance tests. Output pins are left open.
- All typical values are at 25°C and nominal supply voltages.

TYPICAL PERFORMANCE CHARACTERISTICS




CLOCK REQUIREMENTS



VOLTAGE LEVELS	MIN	NOM	MAX	UNITS
$\phi_1 \phi_2$ "0"	0	-1	-2.0	Volts
$\phi_1 \phi_2$ "1"	-2.7	-2.8	-2.9	Volts
TIMING				
t_r & t_f	.010		5	μ SEC
ϕ_1 PW	0.10		10	μ SEC
ϕ_2 PW	0.15			μ SEC
t_{DO}	0			μ SEC
Clock Repetition Rate	0		3	MHz

Note: ϕ_2 may not be at "0" logic level for more than 10 μ s.


INPUT REQUIREMENTS



CHARACTERISTIC	MIN	MAX	UNITS
Data in "0"	+0.3	-2.0	Volts
Data in "1"	-7.0		Volts
t_{r1} & t_{f1}	0		μ SEC

Note: Data In must be stable between the 10% points of ϕ_1 .


TTL INTERFACE REQUIREMENTS




NOTES:

1. Register ground (V_G) is tied to the bipolar integrated circuit V_{CC} power supply for proper biasing.
2. $V_S = +5VDC$
 $V_D = -9 VDC$
 $V_G = -23 VDC$
- *3. Signetics Corp. N8490A

OUTPUT TIMING DIAGRAM



CLOCK DRIVER



NOTES:

1. At high repetition rates and/or high capacitance loads, the transistors may require heat sinking, i.e., 1000 pF at 3MHz.
2. 1/2 N8822B, SP322B etc.
3. 1/2 N8880A, SP387A etc.

METAL GATE MOS 2400 SERIES

DESCRIPTION

The Signetics 2400 Series devices are high speed, fully decoded, MOS static 1024 and 2048-bit read-only memories offering 128X8, 256X8, 256X4, and 512X4 organizations.

Two output structure options, plus both single line and 3-bit binary coded chip select options, provide for wide versatility and economy of application. The devices interface directly with standard TTL/DTL or MOS logic circuits. Process technology is P-Channel enhancement mode.

FEATURES

- 128X8, 256X8, 256X4, 512X4 ORGANIZATIONS
- STATIC OPERATION - NO CLOCKS
- FULLY DECODED ADDRESS
- 500ns TYPICAL ACCESS TIME
- TTL/DTL COMPATIBILITY
- OUTPUT OPTIONS:
 - BARE DRAIN
 - 20K OHM PULL-DOWN RESISTOR
- TWO CHIP SELECT OPTIONS:
 - SINGLE LINE
 - 3-BIT BINARY CODED
- EBCDIC-ASCII CONVERSION TABLE IS CATALOG STANDARD, OTHER STANDARDS AVAILABLE
- +12, -12V POWER SUPPLIES
- STANDARD PINNING IN 16 AND 24 PIN CERAMIC DUAL IN-LINE PACKAGES

APPLICATIONS:

CODE CONVERSION
 LOOK-UP TABLES
 MICRO-PROGRAMMING
 RANDOM LOGIC SYNTHESIS
 CHARACTER GENERATION

SPECIAL FEATURES

Output Options: Two output structure options allow ease of interfacing with TTL/DTL or other MOS circuits.

Chip Select Options: Both the 2420 and 2430 group may be specified with either single line chip select or a 3 line, 3-bit binary coded chip select. The coded chip select allows one-of-eight chip selection without external logic components for larger memory matrices. The 2410 group is pin limited to single line chip select.


Package Options: The 256X4 organization is available in either a 16-pin or 24-pin dual in-line package.

For a detailed listing of part numbers and options see the PART IDENTIFICATION TABLE.


CUSTOM ENCODING

You may describe the particular option you desire in a booklet which will be provided by Signetics. Ask your local Signetics representative for a copy of "SIGNETICS 2400 SERIES STATIC READ-ONLY MEMORIES - MOS-ROM PROGRAMMING". The booklet contains a blank truth table and instructions for preparing punched data cards.

PIN CONFIGURATIONS (Top View)




- | | |
|--------------|-----------------|
| 1. Address 3 | 16. VDD |
| 2. Address 2 | 15. Address 4 |
| 3. Address 1 | 14. Address 5 |
| 4. Output 1 | 13. Address 6 |
| 5. Output 2 | 12. Address 7 |
| 6. Output 3 | 11. VGG |
| 7. Output 4 | 10. Chip Enable |
| 8. VSS | 9. Address 8 |



- | | |
|--------------|--------------------|
| 1. Address 3 | 24. VDD |
| 2. Address 2 | 23. Chip Enable 3* |
| 3. Address 1 | 22. Chip Enable 2* |
| 4. Output 1 | 21. Address 4 |
| 5. Output 2 | 20. Address 5 |
| 6. Output 3 | 19. Address 6 |
| 7. Output 4 | 18. Address 7 |
| 8. Output 5 | 17. VGG |
| 9. Output 6 | 16. Mode Control |
| 10. Output 7 | 15. Chip Enable 1 |
| 11. Output 8 | 14. Address 8 |
| 12. VSS | 13. No Connection |


* No connection for single chip enable options.



- | | |
|--------------|--------------------|
| 1. Address 3 | 24. VDD |
| 2. Address 2 | 23. Chip Enable 3* |
| 3. Address 1 | 22. Chip Enable 2* |
| 4. Output 1 | 21. Address 4 |
| 5. Output 2 | 20. Address 5 |
| 6. Output 3 | 19. Address 6 |
| 7. Output 4 | 18. Address 7 |
| 8. Output 5 | 17. Address 8 |
| 9. Output 6 | 16. VGG |
| 10. Output 7 | 15. Mode Control |
| 11. Output 8 | 14. Chip Enable 1 |
| 12. VSS | 13. Address 9 |

* No connection for single chip enable options.


BLOCK DIAGRAMS



2410

OPERATING MODE


1. Logic "1" level enables outputs.



2420

OPERATING MODES

1. 128 x 8 ROM Connections
Mode Control - Logic "0"
A8 - Logic "1"
2. 256 x 4 ROM Connection
Mode Control - Logic "1"
A8 - Logic "0" Enables the odd (B1, B3, B5, B7) outputs.
- Logic "1" Enables the even (B2, B4, B6, B8) outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.



2430

OPERATING MODES

1. 256 x 8 ROM Connection
Mode Control - Logic "0"
A9 - Logic "1"
2. 512 x 4 ROM Connection
Mode Control - Logic "1"
A9 - Logic "0" Enables the odd (B1, B3...B7) Outputs
- Logic "1" Enables the even (B2, B4...B8) Outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.

ABSOLUTE MAXIMUM RATINGS

Operating Ambient Temperature	-25°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation (2) ("Y" Package)	@70°C 1.14W
("I" Package)	@70°C 0.80W
V _{GG} (3)	-30 to +0.3
V _{DD} (3)	-30 to +0.3
Input Voltage (3, 4)	-30 to +0.3

DC CHARACTERISTICS

T_A = -25°C to +70°C; V_{SS} = +12V (17); V_{DD} = 0V; V_{GG} = -12V ±10% unless otherwise noted (Notes: 10, 11, 12, 13, 14, 16).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V _{IL}	Input Logic "0"	10			V	T _A = 25°C Note 5, T _A = 25°C V _{IN} = 0V Note 6
V _{IH}	Input Logic "1"			4	V	
I _{SS}	V _{SS} Power Supply Current		14	20	mA	
I _{GG}	V _{GG} Power Supply Current			1	μA	
I _{IH}	Input Leakage			1	μA	
R _{PD}	Pull-down Resistor 2410, 20 25, 30, 35		12	20	k ohm	

AC CHARACTERISTICS


T_A = 25°C; V_{SS} = +12V (17); V_{DD} = 0V; V_{GG} = -12V ±10% unless otherwise noted. (Notes: 11, 12, 13, 14, 16).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V _{OL}	Output Logic "0" MOS to MOS	11			V	1 Megohm to Ground, Note 8
V _{OH}	Output Logic "1" MOS to MOS			+3	V	1 Megohm to Ground, Note 8
V _{OL}	Output Logic "0" MOS to TTL	+2.5			V	Note 7, 9
V _{OH}	Output Logic "1" MOS to TTL			+0.4	V	Note 7, 9
t _{A1}	Address Time (bare drain)		500	750	ns	Note 15
t _{A0}	Address Time (bare drain)		400	500	ns	


NOTES:

- Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only. Operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied.
- For operation at elevated temperatures, the device must be derated based on a maximum junction temperature of 150°C and a thermal resistance of 70°C/W junction to ambient for the "Y" package. The "I" package is derated based on 100°C/W junction to ambient.
- These voltages are referenced to network ground terminal (V_{SS}).
- All inputs are protected against damage by static charge.
- The V_{GG} supply may be clocked to reduce device power without affecting access time.
- Output to V_{DD}.
- 6.8kΩ to V_{GG} plus 1 standard TTL gate input.
- This test is for devices using a 20kΩ MOS pull down resistor (2410, 20, 25, 30, 35).
- This test is for devices supplied with a bare drain output (2411, 21, 26, 31, 36).
- Parameter valid over operating temperature range unless otherwise specified.
- All voltage measurements referenced to ground.
- Manufacturer reserves the right to make design changes and process improvements.
- Typical values are at 25°C and nominal supply voltages.
- Negative logic definition is employed for this device, i.e., more negative level is logic "1", most positive level is logic "0".
- For bare drain devices, T_{A1} is primarily a function of the time constant of the load capacitance and external load resistor (t_{A1} ≅ 4R_LC_L + 50ns).
- CAUTION: These devices will be permanently damaged if reversed in board or socket.
- V_{CC} tolerance is ±10%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH}, and V_{OH} which are stated for a V_{CC} of exactly 12 volts.


AC TEST SETUP



TIMING DIAGRAM



APPLICATIONS




PART IDENTIFICATION TABLE


PART	ORGANIZATION	PACKAGE	OUTPUTS	CHIP SELECT CONTROLS
N2410I	256 x 4	16-pin Cer. DIP	20k ohm Pull-down	1
N2411I	256 x 4	16-pin Cer. DIP	Bare Drain	1
N2420Y	128 x 8 or 256 x 4	24-pin Cer. DIP	20k ohm Pull-down	1
N2421Y	128 x 8 or 256 x 4	24-pin Cer. DIP	Bare Drain	1
N2425Y	128 x 8 or 256 x 4	24-pin Cer. DIP	20k ohm Pull-down	3
N2426Y	128 x 8 or 256 x 4	24-pin Cer. DIP	Bare Drain	3
N2430Y/CM000	256 x 8 (EBCDIC-ASCII)	24-pin Cer. DIP	20k ohm Pull-down	1
N2430Y	256 x 8 or 512 x 4	24-pin Cer. DIP	20k ohm Pull-down	1
N2431Y	256 x 8 or 512 x 4	24-pin Cer. DIP	Bare Drain	1
N2435Y	256 x 8 or 512 x 4	24-pin Cer. DIP	20k ohm Pull-down	3
N2436Y	256 x 8 or 512 x 4	24-pin Cer. DIP	Bare Drain	3

CHARACTERISTIC CURVES


I_{DD} VERSUS TEMPERATURE AND POWER SUPPLY VOLTAGE



ACCESS TIME VERSUS SUPPLY VOLTAGE



I_{DD} VERSUS SUPPLY VOLTAGE



NOTE: For typical curves, $V_{SS} = 0V$.

METAL GATE MOS - 2400 SERIES


NOTE: Blanks are logic 1's.

CM0000 TRUTH TABLE

EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number
0	0 0 0 0 0 0 0	65		130	0 1 0 0 0 1 1	195	1 1 0 0 0 0 1
1	1 0 0 0 0 0 0	66		131	1 1 0 0 0 1 1	196	0 0 1 0 0 0 1
2	0 1 0 0 0 0 0	67		132	0 0 1 0 0 1 1	197	1 0 1 0 0 0 1
3	1 1 0 0 0 0 0	68		133	1 0 1 0 0 1 1	198	0 1 1 0 0 0 1
4		69		134	0 1 1 0 0 1 1	199	1 1 1 0 0 0 1
5	0 1 1 0 0 0 0	70		135	1 1 1 0 0 1 1	200	0 0 0 1 0 0 1
6		71		136	0 0 0 1 0 1 1	201	1 0 0 1 0 0 1
7	1 1 1 1 1 1 1	72		137	1 0 0 1 0 1 1	202	
8		73		138		203	
9		74		139		204	
10		75	0 1 1 1 0 1 0	140		205	
11	1 1 0 1 0 0 0	76	0 0 1 1 1 1 0	141		106	
12	0 0 1 1 0 0 0	77	0 0 0 1 0 1 0	142		207	
13	1 0 1 1 0 0 0	78	1 1 0 1 0 1 0	143		208	
14	0 1 1 1 0 0 0	79	0 0 1 1 1 1 1	144		209	0 1 0 1 0 0 1
15	1 1 1 1 0 0 0	80	0 1 1 0 0 1 0	145	0 1 0 1 0 1 1	210	1 1 0 1 0 0 1
16	0 0 0 0 1 0 0	81		146	1 1 0 1 0 1 1	211	1 1 1 1 1 1 1
17	1 0 0 0 1 0 0	82		147	0 0 1 1 0 1 1	212	1 0 1 1 0 0 1
18	0 1 0 0 1 0 0	83		148	1 0 1 1 0 1 1	213	0 1 1 1 0 0 1
19	1 1 0 0 1 0 0	84		149	0 1 1 1 0 1 1	214	1 1 1 1 0 0 1
20		85		150	1 1 1 1 0 1 1	215	0 0 0 0 1 0 1
21		86		151	0 0 0 0 1 1 1	216	1 0 0 0 1 0 1
22	0 0 0 1 0 0 0	87		152	1 0 0 0 1 1 1	217	0 1 0 0 1 0 1
23		88		153	0 1 0 0 1 1 1	218	
24	0 0 0 1 1 0 0	89		154		219	
25	1 0 0 1 1 0 0	90	1 0 0 0 0 1 0	155		220	
26		91	0 0 1 0 0 1 0	156		221	
27		92	0 1 0 1 0 1 0	157		222	
28	0 0 1 1 1 0 0	93	1 0 0 1 0 1 0	158		223	
29	1 0 1 1 1 0 0	94	1 1 0 1 1 1 0	159		224	
30	0 1 1 1 1 0 0	95		160		225	
31	1 1 1 1 1 0 0	96	1 0 1 1 0 1 0	161		226	1 1 0 0 1 0 1
32		97	1 1 1 1 0 1 0	162	1 1 0 0 1 1 1	227	0 0 1 0 1 0 1
33		98		163	0 0 1 0 1 1 1	228	1 0 1 0 1 0 1
34		99		164	1 0 1 0 1 1 1	229	0 1 1 0 1 0 1
35		100		165	0 1 1 0 1 1 1	230	1 1 1 0 1 0 1
36		101		166	1 1 1 0 1 1 1	231	0 0 0 1 1 0 1
37	0 1 0 1 0 0 0	102		167	0 0 0 1 1 1 1	232	1 0 0 1 1 0 1
38	1 1 1 0 1 0 0	103		168	1 0 0 1 1 1 1	233	0 1 0 1 1 0 1
39	1 1 0 1 1 0 0	104		169	0 1 0 1 1 1 1	234	
40		105		170		235	
41		106		171		236	
42		107	0 0 1 1 0 1 0	172		237	
43		108	1 0 1 0 0 1 0	173		238	
44		109	1 1 1 1 1 0 1	174		239	
45	1 0 1 0 0 0 0	110	0 1 1 1 1 1 0	175		240	0 0 0 0 1 1 0
46	0 1 1 0 0 0 0	111	1 1 1 1 1 1 0	176		241	1 0 0 0 1 1 0
47	1 1 1 0 0 0 0	112		177		242	0 1 0 0 1 1 0
48		113		178		243	1 1 0 0 1 1 0
49		114		179		244	0 0 1 0 1 1 0
50	0 1 1 0 1 0 0	115		180		245	1 0 1 0 1 1 0
51		116		181		246	0 1 1 0 1 1 0
52		117		182		247	1 1 1 0 1 1 0
53		118		183		248	0 0 0 1 1 1 0
54		119		184		249	1 0 0 1 1 1 0
55	0 0 1 0 0 0 0	120		185		250	
56		121		186		251	
57		122	0 1 0 1 1 1 0	187		252	
58		123	1 1 0 0 0 1 0	188		253	
59		124	0 0 0 0 0 1 0	189		254	
60	0 0 1 0 1 0 0	125	1 1 1 0 0 1 0	190		255	
61	1 0 1 0 1 0 0	126	1 0 1 1 1 1 0	191			
62		127	0 1 0 0 0 1 0	192			
63	0 1 0 1 1 0 0	128		193	1 0 0 0 0 0 1		
64	0 0 0 0 0 1 0	129	1 0 0 0 0 1 1	194	0 1 0 0 0 0 1		

SCHEMATIC DIAGRAM

OUTPUT STRUCTURE



EXERPT FROM SOFTWARE PACKAGE (CARD FORMAT)

CARD 1


COLUMN	DATA
1-11	SELECTING 42 COLUMNS - PUNCH ENDS OF 24 LINES
1-11	1 CODED - PUNCH THE BINARY CODE CARD SELECT - 1011 IS SINGLE LEAVE
12	LEAVE BLANK
13-17	PUNCH THE ROM ORGANIZATION DESIRED - 8 x 256 4 x 512 ETC
18	BLANK
18-21	PUNCH WORD FOR ADDRESS DIGITS PUNCH -111 FOR A TTL OUTPUT ISLAND ORGAN
22-27	BLANK
27-32	PUNCH THE PACKAGE TYPE DESIRED - PLASTIC WAFER - 11
24-30	COMPANY PUNCHES HERE ALL APPEAR ON THE TITLE ON THE TITLE LABEL - THIS SHOULD INCLUDE CUSTOMER PART IDENTIFICATION

EXAMPLE: 11110000

CARD 2 THROUGH 128 (4 X 256 Organization only)

COLUMN	DATA
1-4	PUNCH OUTPUT FOR WORDS 0-255
5-8	PUNCH OUTPUT FOR WORDS 256-511
9-11	LEAVE BLANK
12-30	PUNCH DECIMAL EQUIVALENT OF BINARY CODED INPUT ADDRESS OF THE WORDS RESPONDING TO THE OUTPUTS PUNCHED IN COLUMNS 1-4
31-32	COLUMN 31 - HUNDREDS DIGIT COLUMN 32 - TENS DIGIT COLUMN 33 - UNITS DIGIT

EXAMPLE: ADDRESS CARDS



CARD 2 THROUGH 287 (4 X 512 Organization only)

COLUMN	DATA
1-4	PUNCH OUTPUT FOR WORDS 0-127
5-8	PUNCH OUTPUT FOR WORDS 128-255
9-11	LEAVE BLANK
12-30	PUNCH DECIMAL EQUIVALENT OF BINARY CODED INPUT ADDRESS OF THE WORDS RESPONDING TO THE OUTPUTS PUNCHED IN COLUMNS 1-4
31-32	COLUMN 31 - HUNDREDS DIGIT COLUMN 32 - TENS DIGIT COLUMN 33 - UNITS DIGIT

CARD 2 THROUGH 287 (4 X 256 Organization only)

COLUMN	DATA
1-4	PUNCH OUTPUT FOR WORDS 0-127
5-8	PUNCH OUTPUT FOR WORDS 128-255
9-11	LEAVE BLANK
12-30	PUNCH DECIMAL EQUIVALENT OF BINARY CODED INPUT ADDRESS CORRESPONDING TO THE OUTPUTS PUNCHED IN COLUMNS 1-4
31-32	COLUMN 31 - HUNDREDS DIGIT COLUMN 32 - TENS DIGIT COLUMN 33 - UNITS DIGIT


EXAMPLE



THE ABOVE SPECIFIES A CODED ROM WITH THE BINARY CODE CHIP SELECT "111" ORGANIZED 4 X 256 WITH TTL OUTPUTS (ISLAND ORGAN). THE BASIC DEVICE TYPE IS A P2400 111 INDICATES A PLASTIC CERAMIC DIP - INDICATES TEMPERATURE RANGE 20°C -10°C

EXAMPLE

CARDS 2-128 AND CARDS 2-87



- OUTPUTS 1 THROUGH 88 ARE IN COLUMNS 1 THROUGH 84 RESPECTIVELY
- DECIMAL EQUIVALENT OF BINARY CODED INPUT ADDRESS IS IN COLUMNS 78, 79, AND 80
- FOR 8 X 128 AND 8 X 256 ORGANIZATIONS - OUTPUTS ARE 11 THROUGH 88 RESPECTIVELY
- FOR 4 X 512 ORGANIZATION:

- DATA CARD 5 WORD 000 OUTPUTS 81 THROUGH 84 RESPECTIVELY
- DATA CARD 10 WORD 256 OUTPUTS 85 THROUGH 88 RESPECTIVELY
- WORD 510 OUTPUTS 81 THROUGH 84 RESPECTIVELY
- WORD 256 OUTPUTS 85 THROUGH 88 RESPECTIVELY
- ETC.
- FOR 4 X 256 ORGANIZATION:
- DATA CARD 9 WORD 000 OUTPUTS 81 THROUGH 84 RESPECTIVELY
- DATA CARD 10 WORD 128 OUTPUTS 85 THROUGH 88 RESPECTIVELY
- WORD 510 OUTPUTS 81 THROUGH 84 RESPECTIVELY
- WORD 128 OUTPUTS 85 THROUGH 88 RESPECTIVELY

DESCRIPTION

These Signetics devices are high speed, fully decoded, MOS static 1024 and 2048-bit read-only memories offering 128X8, 126X4, and 512X4 organizations.

Both single line and 3-bit binary coded chip select options, provide for wide versatility and economy of application. The devices interface directly with standard TTL/DTL logic circuits. Process technology is P-Channel enhancement mode.

FEATURES

- 128X8, 256X8, 256X4, 512X4 ORGANIZATIONS
- STATIC OPERATION - NO CLOCKS
- FULLY DECODED ADDRESS
- ACCESS TIME 950ns MAX.
- TTL/DTL COMPATIBILITY
- BARE DRAIN OUTPUT
- TWO CHIP SELECT OPTIONS:
SINGLE LINE
3-BIT BINARY CODED
- EBCDIC-ASCII CONVERSION (CM4030)
TABLE IS CATALOG STANDARD,
OTHER STANDARDS AVAILABLE
- +5, -12V POWER SUPPLIES
- STANDARD PINNING IN 16 AND 24 PIN CERAMIC
DUAL IN-LINE PACKAGES

APPLICATIONS

CODE CONVERSION
LOOK-UP TABLES
MICRO-PROGRAMMING
RANDOM LOGIC SYNTHESIS
CHARACTER GENERATION

SPECIAL FEATURES

Chip Select Options: Both the 2451 and 2461 may be specified with either single line chip select or a 3 line, 3-bit binary coded chip select. The coded chip select allows one-of-eight chip selection without external logic components for larger memory matrices. The 2441 and 2462 are pin limited to single line chip select.


Package Options: The 256X4 organization is available in either a 16-pin or 24-pin dual in-line package.

For a detailed listing of part numbers and options see the PART IDENTIFICATION TABLE.


CUSTOM ENCODING

You may describe the particular option you desire in a booklet which will be provided by Signetics. Ask your local Signetics representative for a copy of "SIGNETICS 2400 SERIES STATIC READ-ONLY MEMORIES - MOS-ROM PROGRAMMING". The booklet contains a blank truth table and instructions for preparing punched data cards.

PIN CONFIGURATIONS (Top View)




BLOCK DIAGRAMS



2441, 2462

OPERATING MODE


1. Logic "1" level enables outputs.



2451

OPERATING MODES

1. 128 x 8 ROM Connections
Mode Control - Logic "0"
A₈ - Logic "1"
2. 256 x 4 ROM Connection
Mode Control - Logic "1"
A₈ - Logic "0" Enables the odd (B₁, B₃, B₅, B₇) outputs.
- Logic "1" Enables the even (B₂, B₄, B₆, B₈) outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.



2461

OPERATING MODES

1. 256 x 8 ROM Connection
Mode Control - Logic "0"
A₉ - Logic "1"
2. 512 x 4 ROM Connection
Mode Control - Logic "1"
A₉ - Logic "0" Enables the odd (B₁, B₃, . B₇) Outputs
- Logic "1" Enables the even (B₂, B₄, . B₈) Outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.


METAL GATE MOS = 2441, 2451, 2461, 2462

PART IDENTIFICATION TABLE


PART	ORGANIZATION	PACKAGE	OUTPUTS
N2441I	256 x 4	16-pin Cer. DIP	Bare Drain
N2451Y	128 x 8 or 256 x 4	24-pin Cer. DIP	Bare Drain
N2461Y/CM 4030	256 x 8 (EBCDIC-ASCII)*	24-pin Cer. DIP	Bare Drain
N2461Y	256 x 8 or 512 x 4	24-pin Cer. DIP	Bare Drain
N2462I	512 x 4	16-pin Cer. DIP	Bare Drain

APPLICATIONS

* Demonstrator



CHARACTERISTIC CURVES



METAL GATE MOS ■ 2441, 2451, 2461, 2462

NOTE: Blanks are logic 1's.

CM 4030 TRUTH TABLE

EBCDIC WORD #	ASCII CODE BIT NUMBER							EBCDIC WORD #	ASCII CODE BIT NUMBER							EBCDIC WORD #	ASCII CODE BIT NUMBER															
	1	2	3	4	5	6	7		1	2	3	4	5	6	7		1	2	3	4	5	6	7									
0	0	0	0	0	0	0	0	65								130	0	1	0	0	0	1	1	195	1	1	0	0	0	0	1	
1	1	0	0	0	0	0	0	66								131	1	1	0	0	0	1	1	196	0	0	1	0	0	0	1	
2	0	1	0	0	0	0	0	67								132	0	0	1	0	0	1	1	197	1	0	1	0	0	0	1	
3	1	1	0	0	0	0	0	68								133	1	0	1	0	0	1	1	198	0	1	1	0	0	0	1	
4								69								134	0	1	1	0	0	1	1	199	1	1	1	0	0	0	1	
5	0	1	1	0	0	0	0	70								136	1	1	1	0	0	1	1	200	0	0	0	1	0	0	1	
6								71								136	0	0	1	0	1	1	1	201	1	0	0	1	0	0	1	
7	1	1	1	1	1	1	1	72								137	1	0	0	1	0	1	1	202								
8								73								138								203								
9								74								139								204								
10								75	0	1	1	1	0	1	0	140								205								
11	1	1	0	1	0	0	0	76	0	0	1	1	1	1	0	141								206								
12	0	0	1	1	0	0	0	77	0	0	0	1	0	1	0	142								207								
13	1	0	1	1	0	0	0	78	1	1	0	1	0	1	0	143								208								
14	0	1	1	1	0	0	0	79	0	0	1	1	1	1	1	144								209	0	1	0	1	0	0	1	
15	1	1	1	1	0	0	0	80	0	1	1	0	0	1	0	145	0	1	0	1	0	1	1	210	1	1	0	1	0	0	1	
16	0	0	0	0	1	0	0	81								146	1	1	0	1	0	1	1	211	1	1	1	1	1	1	1	
17	1	0	0	0	1	0	0	82								147	0	0	1	1	0	1	1	212	1	0	1	1	0	0	1	
18	0	1	0	0	1	0	0	83								148	1	0	1	1	0	1	1	213	0	1	1	0	0	0	1	
19	1	1	0	0	1	0	0	84								149	0	1	1	1	0	1	1	214	1	1	1	1	0	0	1	
20								85								150	1	1	1	1	0	1	1	215	0	0	0	1	0	1	1	
21								86								151	0	0	0	1	1	1	1	216	1	0	0	0	1	0	1	
22	0	0	0	1	0	0	0	87								152	1	0	0	0	1	1	1	217	0	1	0	0	1	0	1	
23								88								153	0	1	0	0	1	1	1	218								
24	0	0	0	1	1	0	0	89								154								219								
25	1	0	0	1	1	0	0	90	1	0	0	0	0	1	0	155								220								
26								91	0	0	1	0	0	1	0	156								221								
27								92	0	1	0	1	0	1	0	157								222								
28	0	0	1	1	1	0	0	93	1	0	0	1	0	1	0	158								223								
29	1	0	1	1	1	0	0	94	1	1	0	1	1	1	0	159								224								
30	0	1	1	1	1	0	0	95								160								225								
31	1	1	1	1	1	0	0	96	1	0	1	1	0	1	0	161								226	1	1	0	0	1	0	1	
32								97	1	1	1	1	0	1	0	162	1	1	0	0	1	1	1	227	0	0	1	0	1	0	1	
33								98								163	0	0	1	0	1	1	1	228	1	0	1	0	1	0	1	
34								99								164	1	0	1	0	1	1	1	229	0	1	1	0	1	0	1	
35								100								165	0	1	1	0	1	1	1	230	1	1	1	0	1	0	1	
36								101								166	1	1	1	0	1	1	1	231	0	0	0	1	1	0	1	
37	0	1	0	1	0	0	0	102								167	0	0	0	1	1	1	1	232	1	0	0	1	1	0	1	
38	1	1	1	0	1	0	0	103								168	1	0	0	1	1	1	1	233	0	1	0	1	1	0	1	
39	1	1	0	1	1	0	0	104								169	0	1	0	1	1	1	1	234								
40								105								170								235								
41								106								171								236								
42								107	0	0	1	1	0	1	0	172								237								
43								108	1	0	1	0	0	1	0	173								238								
44								109	1	1	1	1	0	1	0	174								239								
45	1	0	1	0	0	0	0	110	0	1	1	1	1	0	175								240	0	0	0	0	1	1	0		
46	0	1	1	0	0	0	0	111	1	1	1	1	1	0	176								241	1	0	0	0	1	1	0		
47	1	1	1	0	0	0	0	112								177							242	0	1	0	0	1	1	0		
48								113								178							243	1	1	0	0	1	1	0		
49								114								179							244	0	0	1	0	1	1	0		
50	0	1	1	0	1	0	0	115								180							245	1	0	1	0	1	1	0		
51								116								181							246	0	1	1	0	1	1	0		
52								117								182							247	1	1	1	0	1	1	0		
53								118								183							248	0	0	0	1	1	1	0		
54								119								184							249	1	0	0	1	1	1	0		
55	0	0	1	0	0	0	0	120								185							250									
56								121								186							251									
57								122	0	1	0	1	1	1	0	187							252									
58								123	1	1	0	0	0	1	0	188							253									
59								124	0	0	0	0	0	0	1	189							254									
60	0	0	1	0	1	0	0	125	1	1	1	0	0	1	0	190							255									
61	1	0	1	0	1	0	0	126	1	0	1	1	1	0	0	191							255									
62								127	0	1	0	0	0	1	0	192																
63	0	1	0	1	1	0	0	128	0	1	0	0	0	1	0	193	1	0	0	0	0	0	1									
64	0	0	0	0	0	1	0	129	1	0	0	0	0	1	1	194	0	1	0	0	0	0	1									

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2500 Series 256 x 1 Random Access Memory employs enhancement mode P-channel MOS devices integrated on a single monolithic chip. It is fully decoded, permitting the use of a 16-pin dual in-line package. Complete static operation requires no clocking.

FEATURES

- FULLY DECODED ADDRESS
- ACCESS TIME – 1.0 μ s GUARANTEED
- POWER DISSIPATION -1.6mW/BIT MAXIMUM DURING ACCESS
- STANDBY POWER DISSIPATION – 50 μ W/BIT
- DTL AND TTL COMPATIBLE
- CHIP SELECT AND OUTPUT WIRED-OR CAPABILITY FOR EASY EXPANSION
- STANDARD 16-PIN DIP SILICONE PACKAGE
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY
- $V_{CC} = +5V$, $V_{DD} = V_D = -9V$

APPLICATIONS

SMALL BUFFER STORES
SMALL CORE MEMORY REPLACEMENT
BIPOLAR COMPATIBLE DATA STORAGE

SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

PROCESS TECHNOLOGY

The use of Signetics' unique Silicon Gate Low Threshold Process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.

BIPOLAR COMPATIBILITY

All inputs of the 2501 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 2.0 mA, sufficient to drive one standard TTL load.

POWER DISSIPATION

The maximum power dissipation of 1.6mW/bit is required only during Read or Write. For standby operation, 50 μ W/bit is obtained by removing V_D and reducing V_{DD} to -2.0V. Removal of V_D alone will cut power dissipation by a factor of 1.5.


SPECIAL FEATURE

The outputs of the 2501 are effectively open circuited when the device is not selected (logic 1 on chip select). This feature allows OR-Tying for memory expansion.

PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP. RANGE
2501B	16-pin Silicone DIP	0°C. to +70°C.
2501I	16-pin Ceramic DIP	0°C. to +70°C.

PIN CONFIGURATION (Top View)



MAXIMUM GUARANTEED RATINGS (1)

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V _{CC}	+0.3V to -20V
Supply Voltages V _{DD} and V _D with Respect to V _{CC}	-18V
Power Dissipation at T _A = 70°C	640mW

NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating

- only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of .150°C/W junction to ambient.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

NOTE: Special devices are available for operation at V_{DD} = -7V, V_D = -10V. Contact your Signetics Representative for details.

DC CHARACTERISTICS

(T_A = 0°C to 70°C, V_{CC} = +5V (8), V_{DD} = V_D = -9V ±5%, unless otherwise specified. See notes below)


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I _{LI}	Input Load Current (All Input Pins)		<1.0	500	nA	V _{IN} = 0.0V; T _A = +25°C
I _{LO}	Output Leakage Current		<1.0	1000	nA	V _{OUT} = 0.0V, Chip Select Input = +3.3V, T _A = +25°C
I _{DD}	Power Supply Current, V _{DD}		13.0	18	mA	T _A = +25°C, V _{DD} = V _D = -9V
I _D	Power Supply Current, V _D		8.5	12	mA	I _{OL} = 0.0mA T _A = +25°C V _{DD} = V _D = -9V
V _{IL}	Input "Low" Voltage	-12		V _{CC} -4.5	V	
V _{IH}	Input "High" Voltage	V _{CC} -2.0		V _{CC} +0.3	V	
I _{OL1}	Output Sink Current	3.0	6		mA	V _{OUT} = +0.45V, T _A = +25°C
I _{OL2}	Output Sink Current	2.0	5		mA	V _{OUT} = +0.45V, T _A = +70°C
I _{OL3}	Output Sink Current		6	13	mA	V _{OUT} = -0.7 V
I _{OH1}	Output Source Current	-3.0	4		mA	V _{OUT} = 0.0V, T _A = +25°C
I _{OH2}	Output Source Current	-2.0	3		mA	V _{OUT} = 0.0V, T _A = +70°C
V _{OL}	Output "Low" Voltage		-0.7	+0.45	V	I _{OL} = 3.0 mA
V _{OH}	Output "High" Voltage	+3.5	+4.5		V	I _{OH} = -100µA
C _{IN}	Input Capacitance (All Input Pins)		7	10	pF	V _{IN} = +5.0V f = 1 MHz
C _{OUT}	Output Capacitance		7	10	pF	V _{OUT} = +5.0V f = 1 MHz

SWITCHING CHARACTERISTICS


Guaranteed Limits $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V}$ (8), $V_{DD} = V_D = -9\text{V} \pm 5\%$ except as noted.

READ CYCLE			WRITE CYCLE		
SYMBOL	TEST	LIMITS (μsec) MAX	SYMBOL	TEST	LIMITS (μsec) MIN.
t_a	Access Time	1.0 μsec	t_{WD}	Address to Write Pulse Delay	0.3
			t_{WP}	Write Pulse Width	0.4
			t_W	Write Time	0.3
			t_{DO}	Data-Write Pulse Overlap	0.1

TEST SETUP FOR SPEED MEASUREMENT




BLOCK DIAGRAM




CONDITIONS OF TEST

Input pulse amplitudes: 0 to +5V, Input pulse rise and fall times: $< 10\text{ nsec}$. Speed measurements referenced to 1.5V levels. Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{pd} \leq 10\text{ nsec}$)

READ CYCLE (For Measurement Purpose Only)




WRITE CYCLE (For Measurement Purpose Only)




TYPICAL CHARACTERISTICS (1)


ACCESS TIME VERSUS LOAD CAPACITANCE




ACCESS TIME VERSUS TEMPERATURE




TYPICAL ACCESS TIME AND POWER DISSIPATION VERSUS SINGLE POWER SUPPLY VOLTAGE



POWER SUPPLY CURRENT VERSUS POWER SUPPLY VOLTAGE




OUTPUT CURRENT VERSUS TEMPERATURE



(1) NOTE: For all typical curves, VCC = 5V, VDD = VD = -9V, TA = 25°C (unless otherwise noted).

TYPICAL CHARACTERISTICS (Cont'd)



APPLICATION INFORMATION

OPERATION

The 2501 is a 256 x 1 Random Access Memory element. It is fully decoded and provides control for Read/Write and Chip Select modes. The operation of this element is described below.

ADDRESSING

An 8-bit address code will select any one of 256 bits for either Read or Write operation. All address input logic levels are compatible with standard bipolar TTL or DTL logic levels.

READ

A logic "0" level ($\sim 0V$) applied to the R/W control will result in a Read operation. This can be presented to the R/W control simultaneously or before application of an address code. In this mode the information from the memory will be available on the outputs less than $1\mu\text{sec}$ later than the application of an address code. Note that there is no need to rewrite the data into the memory after a read operation since the read is non-destructive.

WRITE

A "Write" command is a logic "1" ($\geq +3.3V$) level to the R/W control. This should be presented to the chip no sooner than 300 nsec after the application of an address code. This time delay is necessary for proper address decoding. This "Write" command has to be present for at least 400 nsec to insure that the information is written into the memory. The "Write" command should be off (i.e., memory should be in "Read" mode) by the time the address code is changed. The input data should be present for at least the last 300 nsec of the "Write" command.

CHIP SELECT

The memory array is inhibited with the application of a logic "1" ($\geq +3.3V$) to the Chip Select control. This will render both R/W and Data Input leads ineffective and will stop information transfer through the output buffer. The address decoder, however, will not be inhibited. This feature allows an effective increase in memory speed. (See below) The output leads are open while the memory array is inhibited. This allows OR-Tying of many memory arrays.

RANDOM ACCESS MEMORY

Arbitrary size memories can be built by tying appropriate numbers of 2501's together. Figure 1 shows a block diagram of a memory system containing 256 N words by M bits. For example, if the memory size were 4096 words by 12 bits, $N = 16$ and $M = 12$. Thus the number of 2501's required is $M \times N = 192$. The address inputs A_1 through A_8 are common to all the rows. Inputs C_1 through C_N provide the column select and are wired to the Chip Select inputs of the 2501's. For the example of the 4096 word memory, a 12-bit address must be specified. The first 8 bits would drive inputs A_1 through A_8 directly. The remaining 4 bits would have to be decoded externally into the 16 lines required for the 16 columns. A block diagram of the 4096 x 12 memory is shown in Figure 2. Any number of 2501's can be OR-tied together, however, access time is affected by capacitive loading (approximately 1 nsec/pF). Each 2501 output represents 7 pF (typical) of loading, but the amount of stray capacitance contributed by the printed circuit board wiring can vary greatly and must be determined for each application. Figure 3 shows two different bit line organizations where the capacitive load that must be driven by the 2501 is reduced by employing logic gates to perform the OR-ing function. The organization of Figure 3b results in the minimum load capacitance but requires more gates per bit line than other organizations.

SEQUENTIAL MEMORY

On applications such as program memory or table lookup, where memory operations are highly sequential, but non-synchronous, the memory may be organized for a faster

SEQUENTIAL MEMORY (Cont'd)

average memory cycle than in the true random access case. This involves using the fact that access may be made through the chip select input in 0.2 μ sec (typically) where a typical access time if one of the address inputs (A_1 - A_8) changes, is 0.8 μ sec. For the case of the 4096 word memory organized in this fashion information can be read out at an average access time of 0.25 μ sec since access is made through the Chip Select input 15/16 of the time.

LOW POWER OPERATION

Another feature of this memory element is its capability of operating at very low standby power levels. The only time the element has to dissipate full power (~ 1.6 mW/bit) is when it is exercised by either "Write" or "Read" operation. In the standby mode, when the chip will only store information, but does not need to be accessed, the peripheral power supply (V_D) is completely shut off. This will immediately cut the total power drain by a factor of 1.5.




FIGURE 1. ORGANIZATION OF 2501's INTO LARGER MEMORY






FIGURE 2. ORGANIZATION OF 4096 WORD BY 12-BIT MEMORY




a. Combination of wire-ORing and logic-ORing of 2501's




b. Logic-ORing of 2501's

FIGURE 3. BIT LINE ORGANIZATIONS TO MINIMIZE CAPACITIVE LOAD—4096 WORDS

PACKAGE MAXIMUM POWER DISSIPATION



CIRCUIT SCHEMATIC



Signetics 2501 256 X 1 Static Random Access Memory

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 25L01 256 x 1 Random Access Memory employs enhancement mode P-channel MOS devices integrated on a single monolithic chip. It is fully decoded, permitting the use of a 16-pin dual in-line package. Complete static operation requires no clocking. The 25L01 is optimized with +5 and -12V supplies.

FEATURES

- FULLY DECODED ADDRESS
- ACCESS TIME - 1.0 μ s GUARANTEED
- POWER DISSIPATION - 1.7 MW BIT MAXIMUM DURING ACCESS
- STANDBY POWER DISSIPATION - 100 μ W/BIT
- DTL AND TTL COMPATIBLE
- CHIPSELECT AND OUTPUT WIRED-OR CAPABILITY FOR EASY EXPANSION
- STANDARD 16-PIN DIP SILICONE OR CERAMIC PACKAGE
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY
- $V_{CC} = +5V, V_{DD} = V_D = -12V$

APPLICATIONS

- SMALL BUFFER STORES
- SMALL CORE MEMORY REPLACEMENT
- BIPOLAR COMPATIBLE DATA STORAGE

SILICON PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

BIPOLAR COMPATIBILITY

All inputs of the 25L01 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 2.0 mA, sufficient to drive one standard TTL load.

POWER DISSIPATION

The maximum power dissipation of 1.7 mW/bit is required only during Read or Write. For standby operation 100 μ W/bit is obtained by removing V_D and reducing V_{DD} to -8.0V.

Removal of V_D alone will cut power dissipation by a factor of almost 3.


TRI-STATE OUTPUT

The outputs of the 25L01 are effectively open circuited when the device is not selected (logic 1 on chip select). This feature allows OR-tying for memory expansion.


PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP. RANGE
25L01B	16-pin Silicone DIP	0°C to +70°C
25L01i	16-pin Ceramic DIP	0°C to +70°C

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS (1)

NOTES:

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V _{CC}	+0.3V to -20V
Supply Voltages V _{DD} and V _D with Respect to V _{CC}	-18V
Power Dissipation at T _A = 25°C "B" pkg.	640 mW
"I" pkg.	800 mW

1. Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient ("B" pkg.) ("I" pkg., 100°C/W).
3. All inputs protected against static charge.
4. Parameter valid over operating temperature range unless otherwise specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.


DC CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5V ± 5%, V_{DD} = V_D = -12V ± 5% unless otherwise specified. See notes above).

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I _{LI}	Input Load Current (All Input Pins)		<1.0	500	nA	V _{IN} = 0.0V; T _A = +25°C
I _{LO}	Output Leakage Current		<1.0	1000	nA	V _{OUT} = 0.0V, Chip Select Input = +3.3V, T _A = +25°C
I _{DD}	Power Supply Current, V _{DD}		5	9	mA	T _A = +25°C
I _D	Power Supply Current, V _D		11	16	mA	I _{OL} = 0.0 mA T _A = +25°C
V _{IL}	Input "Low" Voltage	-12		V _{CC} -4.5	V	
V _{IH}	Input "High" Voltage	V _{CC} -2.0		V _{CC} +0.3	V	
I _{OL1}	Output Sink Current	3.0	6		mA	V _{OUT} = +0.45V, T _A = +25°C
I _{OL2}	Output Sink Current	2.0	5		mA	V _{OUT} = +0.45V, T _A = +70°C
I _{OL3}	Output Sink Current		6	13	mA	V _{OUT} = -0.7 V
I _{OH1}	Output Source Current	-3.0	4		mA	V _{OUT} = 0.0V, T _A = +25°C
I _{OH2}	Output Source Current	-2.0	3		mA	V _{OUT} = 0.0V, T _A = +70°C
V _{OL}	Output "Low" Voltage		-0.7	+0.45	V	I _{OL} = 3.0 mA
V _{OH}	Output "High" Voltage	+3.5	+4.5		V	I _{OH} = -100µA
C _{IN}	Input Capacitance (All Input Pins)		7	10	pF	V _{IN} = +5.0V f = 1 MHz
C _{OUT}	Output Capacitance		7	10	pF	V _{OUT} = +5.0 V f = 1 MHz

SWITCHING CHARACTERISTICS Guaranteed Limits $T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = V_D = -12\text{V} \pm 5\%$

READ CYCLE			WRITE CYCLE		
SYMBOL	TEST	LIMITS (μsec) MAX	SYMBOL	TEST	LIMITS (μsec) MIN.
t_a	Access Time	1 μsec	t_{WD}	Address to Write Pulse Delay	0.3
			t_{WP}	Write Pulse Width	0.4
			t_W	Write Time	0.3
			t_{DO}	Data-Write Pulse Overlap	0.1

TEST SETUP FOR SPEED MEASUREMENT




NOTES:

- Each clock time is split into a Read followed by a Write. Read and Write times can be varied by adjustment of the "delay" and "width" controls of the pulse generator.
- Data generator produces a 256-bit block of data, 32 bits repeated 8 times. "PCM" mode used so data can be changed in 32 bits of the 25L01 from one cycle to the next.
- All inputs to the 25L01 are standard TTL outputs with $V_{CC} = +5\text{V} \pm 5\%$.
- Access time is measured between A1 (least significant address input) and points 1 and 2.


CONDITIONS OF TEST

Input pulse amplitudes: 0 to +5V, Input pulse rise and fall times: < 10 nsec. Speed measurements referenced to 1.5V levels. Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{pd} \leq 10$ nsec).

READ CYCLE (For Measurement Purpose Only)




WRITE CYCLE (For Measurement Purpose Only)




APPLICATION INFORMATION: Reference 2501 specifications.

TYPICAL CHARACTERISTIC CURVES


ACCESS TIME VERSUS SUPPLY VOLTAGE




ACCESS TIME VERSUS TEMPERATURE




OUTPUT CURRENT VERSUS SUPPLY VOLTAGE




OUTPUT CURRENT VERSUS TEMPERATURE




ACCESS TIME VERSUS LOAD CAPACITANCE



POWER SUPPLY CURRENT VERSUS SUPPLY VOLTAGE



ACCESS TIME VERSUS SUPPLY VOLTAGES



DESCRIPTION

These Signetics 2500 Series 1024-bit multiplexed dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Due to on-chip multiplexing, the data rate is twice the clock rate.

FEATURES

- 10 MHz TYPICAL DATA RATE
- THREE CONFIGURATIONS—QUAD 256, DUAL 512, SINGLE 1024
- LOW POWER DISSIPATION—40 μ W/bit at 1 MHz DATA RATE
- LOW CLOCK CAPACITANCE—140 pF
- TTL, DTL COMPATIBLE
- STANDARD PACKAGES - 8 LEAD TO-99, 8-PIN AND 16-PIN DUAL IN-LINE PACKAGE
- SIGNETICS P-MOS SILICON GATE PROCESS AND SILICONE PACKAGING TECHNOLOGIES

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST BUFFER MEMORIES
 CRT REFRESH MEMORIES
 DELAY LINE MEMORY REPLACEMENT

PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (10 MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to conventional technologies.

The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

BIPOLAR COMPATIBILITY

The data inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATIONS (Top View)



PART IDENTIFICATION TABLE

TYPE	FUNCTION	PACKAGE
2502B	Quad 256-bit	16-Pin Silicone DIP
2502I	Quad 256-bit	16-Pin Ceramic DIP
2503TA	Dual 512-bit	TO-99
2503V	Dual 512-bit	8-Pin DIP
2504TA	Single 1024-bit	TO-99
2504V	Single 1024-bit	8-Pin DIP

MAXIMUM SIGNETICS GUARANTEED RATINGS(1)

Operating Ambient Temperature(2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation(2) at T _A = 70°C	
T A and V Package	535mW
B Package	640mW
Data and Clock Input Voltages and Supply Voltages with respect to V _{CC} (3)	+0.3V to -20V


NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W (T A and V package) or 125°C/W (B package).
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserving the right to make design and process changes and improvements.
7. Typical values at +25°C and nominal supply voltages.
8. V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
9. When cascading use 140ns minimum to allow data set-up time for driver register.

DC CHARACTERISTICS

T_A = 0°C to +70°C; V_{DD} = -5V ±5%; V_{CC} = +5V (8) unless otherwise noted. (See Notes 4,5,6,7).

POWER DISSIPATION VERSUS DATA RATE




SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = V _{CC} to V _{DD} , T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{φ1} = V _{φ2} = -10V V _{OUT} = 0.0V, T _A = 25°C
I _{LC}	Clock Leakage Current		10	1000	nA	V _{ILC} = -10V T _A = 25°C
I _{DD}	Power Supply Current		15	25	mA	Outputs at logic "0", 4 MHz data rate, φ1 = φ2 = 85ns continuous operation, V _{ILC} = -12V T _A = 25°C
V _{IL}	Input "Low" Voltage			1.05	V	
V _{IH}	Input "High" Voltage	3.2		5.3	V	
V _{IHC}	Clock Input "High" Voltage	4.0		5.3	V	
V _{ILC}	Clock Input "Low" Voltage	-10		-12	V	

AC CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = -5\text{V} \pm 5\%$; $V_{CC} = +5\text{V}$ (8); $V_{ILC} = -11\text{V}$, (See notes 4, 5, 6, 7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	0.0005		4	MHz	
Frequency	Data Rep Rate	.0001		8	MHz	
ϕ_{pw}	Clock Pulse Width (9)	85			ns	See note 9
ϕ_d	Clock Pulse Delay	10			ns	
t_r, t_f	Clock Pulse Transition	10	1000		ns	
t_w	Data Write Time (Setup)	50			ns	
t_{DO}	Data in Overlap	10			ns	
t_{B+}	Data Out			90	ns	
C_{iN}	Input Capacitance	2.5		5	pF	@ 1 MHz 25 mV p-p
C_{OUT}	Output Capacitance	2.5		5	pF	@ 1 MHz 25 mV p-p
C_ϕ	Clock Capacitance	130		150	pF	@ 1 MHz 25 mV p-p
V_{OL}	Output "Low" Voltage		-0.3		V	$R_L = 3k$, depends on R_L and TTL Gate
V_{OH1}	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 5.6k$
V_{OH2}	Output "High" Voltage Driving TTL	3.0	3.5		V	$R_L = 3k$



MULTIPLEXED 4-BIT MOS SHIFT REGISTER









CONDITIONS OF TEST

Input rise and fall times: 10nsec. Output load is 1 TTL gate.


APPLICATIONS INFORMATION






NOTE: Conditions for Typical Curves: V_{CC} = +5V, V_{DD} = -5V, φ_{1PW} and φ_{2PW} = 85ns, V_φ = -11V, T_A = 25°C, f_{DATA} = 10MHz unless otherwise noted.

APPLICATIONS (Cont'd)



CIRCUIT SCHEMATIC



SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls, together with two chip select controls are included on the chip.

FEATURES

- HIGH FREQUENCY OPERATION—3 MHz TYPICAL CLOCK RATE
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- 2-CHIP SELECT CONTROLS FOR XY MATRIX SELECTION
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION—150 μ W/bit at 1 MHz
- LOW CLOCK CAPACITANCE—80pF for 512, 160pF for 1024 Bits
- +5, -5V POWER SUPPLIES
- STANDARD PACKAGE—10 LEAD TO-100
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS
 LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST BUFFER MEMORIES
 CRT REFRESH MEMORIES
 DELAY LINE MEMORY REPLACEMENT
 DRUM MEMORY REPLACEMENT


PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (3MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read/Write, Output is Data

PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
2505K	512	10 pin TO - 100
2512K	1024	10 pin TO - 100

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation (2)	535mW@ $T_A > 70^\circ\text{C}$
Data and Clock Input Voltages and Supply Voltages with respect to V_{CC}	+0.3V to -20V


NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stressing rating, only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- All inputs are protected against static charge.
- See "Minimum Operating Frequency" graph for low limits on data rep. rate.
- Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 6 volts.
- V_{OL} is a function of the input characteristics of the driven TTL/DTL gate I_{O1} and V_{CLAMP} and the value of the pull-down resistor (R_L).

DC CHARACTERISTICS TA = 0°C to +70°C; V_{CC} = +5V (9) ; V_{DD} = -5V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V; T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{φ1} = V _{φ2} = -12V, V _{DD} = -5V; V _{OUT} = -5.5V; T _A = 25°C
I _{LC}	Clock Leakage Current		10	1000	nA	V _{ILC} = -12V; T _A = 25°C
I _{DD}	Power Supply Current: 2506		15	25	mA	Continuous Operation; φ pW = 150ns, 1MHz V _{ILC} = -12V; T _A = 25°C V _{DD} = -5.5V
		2512	25	35		
V _{IL}	Input "Low" Voltage	5.0		1.05	V	
V _{IH}	Input "High" Voltage	3.2		5.3	V	
V _{ILC}	Clock Input "Low" Voltage	-12.0		-10.0	V	
V _{IHC}	Clock Input "High" Voltage	4.0		5.3	V	


TIMING DIAGRAM



CONDITIONS OF TEST

Input rise and fall times: 10 nsec Output load is 1 TTL gate

TIMING DIAGRAM




AC CHARACTERISTICS $T_A = +25^\circ C$ $V_{CC} = +5V$ (9); $V_{DD} = -5V \pm 5\%$; $V_{ILC} = -11V$


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	3	2.5	MHz	$W = R = V_{CC}$
$t_{\phi pw}$	Clock Pulse Width	180			nsec	
$t_{\phi d}$	Clock Pulse Delay	10			nsec	
t_r, t_f	Clock Pulse Transition			1	μ sec	
t_{DW}	Data Write (Setup) Time	150			nsec	
t_{DH}	Data to Clock Hold Time	10			nsec	
t_{a+}, t_{a-}	Clock to Data Out Delay			100	nsec	
$t_{R-}; t_{CS-}$ t_{W-}	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
$t_{R+}; t_{CS+}$ t_{W+}	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
C_{in}	Input Capacitance			5	pF	1 MHz; $V_I = V_{CC}$; $V_{AC} = 25mV_{p-p}$
C_{out}	Output Capacitance			5	pF	1 MHz; $V_O = V_{CC}$; $V_{AC} = 25mV_{p-p}$
C_{ϕ}	Clock Capacitance			50 100	pF pF	1 MHz; $V = V_{CC}$; $V_{AC} = 25mV_{p-p}$
V_{OL}	Output "Low" Voltage		-1.0		V	$R_L = 3.0K$; 1 TTL Load ($I_L = 1.6mA$) Note 10
V_{OH1}	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	$R_L = 3.0K$; 1 TTL Load ($I_L = 100\mu A$)
V_{OH2}	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 5.6K$; $C_L = 10 pF$

CHARACTERISTICS CURVES


**POWER DISSIPATION/BIT
VERSUS SUPPLY VOLTAGE**




**POWER DISSIPATION/BIT
VERSUS CLOCK RATE**




**MAXIMUM CLOCK RATE
VERSUS CLOCK AMPLITUDE**




**POWER DISSIPATION/BIT
VERSUS TEMPERATURE**



**MAXIMUM PACKAGE POWER DISSIPATION
VERSUS TEMPERATURE**



**MINIMUM OPERATING
CLOCK FREQUENCY**




NOTE:


Conditions for Typical Curves = $V_{CC}=+5\text{V}$, $V_{DD}=-5\text{V}$, Clock Duty Cycle=35%, $f_{CLK}=2.5\text{MHz}$, $V_{\phi P-P}=16\text{V}$, $\phi_{PW}=180\text{ns}$, $T_A=25^{\circ}\text{C}$ unless otherwise noted

APPLICATIONS DATA

TTL/DTL/MOS INTERFACES




MATRIX CHIP SELECT LOGIC



NOTES:

- 1. Outputs common for each plane
- 2. All inputs common for each plane
- 3. All ϕ_1 's common
- 4. All ϕ_2 's common
- 5. All V_{CC} common
- 6. All V_{DD} common

CIRCUIT SCHEMATIC



DESCRIPTION

These Signetics 2500 Series dual 100-Bit dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. They use two clock phases.

FEATURES

- HIGH FREQUENCY OPERATION
4 MHz TYPICAL CLOCK RATE
- TTL, DTL COMPATIBLE
- LOW POWER DISSIPATION — 400 μ W/BIT AT 1 MHz
- LOW CLOCK CAPACITANCE 40pF MAXIMUM
- LOW OUTPUT IMPEDANCE — 300 OHMS TYPICAL
- BARE DRAIN AND MOS RESISTOR VERSIONS AVAILABLE
- STANDARD PACKAGES — 8 LEAD TO-5 AND 8 LEAD SILICONE DIP
- SIGNETICS P-MOS SILICON GATE AND SILICONE PACKAGING TECHNOLOGIES

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST BUFFER MEMORIES

PROCESS TECHNOLOGY

Use of the low threshold silicon gate technology allows high speed (3 MHz guaranteed), while reducing power dissipation by a factor of 2 and reducing clock input capacitance dramatically as compared to conventional MOS technologies.

SILICONE PACKAGING


Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability, demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers. For further information reference Signetics "Silicone Package Qualification Report".

BIPOLAR COMPATIBILITY


The dual 100 bit device can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for MOS or bipolar IC's.

It is available in bare drain configuration or with internal pull down resistor values of 7.5k or 20k to provide easier interfacing with other MOS circuitry.

PIN CONFIGURATIONS (TOP VIEW)



BLOCK DIAGRAM



PART IDENTIFICATION TABLE

PART NO.	OUTPUT	PACKAGE
2506 T	Bare Drain	8 Pin TO-5
2506 V	Bare Drain	8 Pin DIP
2507 T	7.5k Pull Down	8 Pin TO-5
2507 V	7.5k Pull Down	8 Pin DIP
2517 T	20k Pull Down	8 Pin TO-5
2517 V	20k Pull Down	8 Pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient	0°C + 70°C
Storage Temperature	-65°C + 150°C
Power Dissipation (Note 2) @ T _A =70°C	
T Package	535mW
V Package	455mW
Clock Input Voltages with respect to V _{CC} (3)	+0.3 to -20V
Supply and Data Input Voltages with respect to V _{CC} (3)	+0.3 to -12V

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W (T package) or 175°C/W (V package).
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
- V_{OL} (for this bare drain device) is a function only of the driven gate characteristics together with the external pull-down resistor, (R_{PD}).
- See Figure 2 for definitions.
- Logic Convention: Data Lines - Positive; Clocks - Negative.

DC CHARACTERISTICS


T_A = 0°C to +70°C; V_{DD} = -5V ±5%; V_{CC} = +5 (8); unless otherwise noted(Notes: 4,5,6,7).

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I _{LI}	Input Load Current (Input 1)		10	500	nA	+5V ON OUT 1, φ1, φ2, V _{CC} . IN 2, OUT 2, IN 1 = -5.5V, V _{DD} = -4.5V, T _A = 25°C
I _{LI}	Input Load Current (Input 2)		10	500	nA	+5V ON OUT 2, φ1, φ2, V _{CC} . IN 1, OUT 1, IN 2 = -5.5V, V _{DD} = -4.5V, T _A = 25°C
I _{LO}	Output Leakage Current (OUT 1) (Notes 9 & 10)		10	1000	nA	+5V ON IN 1, V _{CC} , OUT 2, φ2. IN 2, V _{DD} , OUT 1 = -5.5V φ1 = -10V, T _A = 25°C (2506 Only)
I _{LO}	Output Leakage Current (OUT 2) (Notes 9 & 10)		10	1000	nA	+5V ON IN 1, OUT 1, V _{CC} , φ2. IN 2, V _{DD} , OUT 2 = -5.5V. φ = -10V, T _A = 25°C (2506 Only)
I _{LC}	Clock Leakage Current (φ1)		10	1000	nA	Vφ1 = -12V, V _{DD} = -4.5V All other pins +5V, T _A = 25°C
I _{LC}	Clock Leakage Current (φ2)		10	1000	nA	Vφ2 = -12V, V _{DD} = -4.5V All other pins +5V, T _A = 25°C
V _{IL}	Input "Low" Voltage (Note 11)	-5		1.05	V	
V _{IH}	Input "High" Voltage (Note 11)	3.2		5.3	V	
C _{IN}	Input Capacitance (Inputs 1 & 2)		2.5	5	pF	V _{IN} = V _{CC} , 1 MHz, 25 mV p-p
C _φ	Clock Input Capacitance (φ1, φ2)		25	40	pF	V _φ = V _{CC} , 1 MHz, 2.5 mV p-p
V _{IHC}	Clock Input "High" Voltage	4		5.3	V	
V _{ILC}	Clock Input "Low" Voltage	-12		-10	V	

CONDITIONS OF TEST

Data amplitude +1.05 to +3.2 Input rise and fall times: 10 nsec. Output load is 1 TTL gate.

TIMING DIAGRAM







AC CHARACTERISTICS

$T_A = 25^\circ\text{C}$; $V_{DD} = -5\text{V} \pm 5\%$; $V_{CC} = +5\text{V} (8)$; $V_{ILC} = -11\text{V}$


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	0006	4	3	MHz	
ϕ_{1PW}	Clock Pulse Width ϕ_1	150			nsec	@ 3MHz.
ϕ_{2PW}	Clock Pulse Width ϕ_2	100			nsec	@ 3MHz.
ϕ_d	Clock Pulse Delay	10			nsec	@ 3MHz
t_r, t_f	Clock Pulse Transition	10		1000	nsec	
t_w	Data Write Time (Set-Up)	75				
t_{DO}	Data In Overlap	10				$t_{r\phi 2} = t_{r\phi 1} = 10\text{nS}$
t_{a+}	Clock to Data Out		90	150		$V_\phi = V_{CC} - 16\text{V}$, DATA OUT = +2.5V
V_{OH1}	Output "High" Voltage driving MOS (Note 11)	3.4	4.0		V	$R_{INT} = 7.5\text{k nom.}$, $C_L = 10\text{pF}$, 2507 Only, $R_{INT} = 20\text{k nom.}$ 2517 only
V_{OH2}	Output "High" Voltage driving TTL (Note 11)	3.0	3.5		V	$R_L = 3.3\text{k}$, $V_{DD} = -5\text{V}$ 2506 only
I_{DD}	Power Supply Current (V_{DD})		12	26	mA	Outputs @ logic "0" or "1"; 3MHz, $\phi_1 = 150\text{ns}$, $\phi_2 = 100\text{ns}$

CHARACTERISTIC CURVES




NOTE: Conditions for Typical Curves: $V_{CC}=+5V$, $V_{DD}=-5V$, $V_{ILC}=-11V$, $\phi_{PW1}=150ns$, $\phi_{PW2}=100ns$, $f=3MHz$, $T_A=+25^\circ C$ unless otherwise noted.

APPLICATIONS DATA
DTL/TTL/MOS INTERFACES



CIRCUIT SCHEMATIC



DESCRIPTION

These Signetics 2500 Series Dual 50, 100, and 200 bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals plus TRI-STATE outputs are provided for maximum interfacing capability.

FEATURES

- TRI-STATE MOS OUTPUTS - PROVIDE POWERFUL BUSSING CAPABILITY
- TTL/DTL COMPATIBLE CLOCKS - PROVIDE EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- THREE BIT LENGTHS AVAILABLE
- HIGH FREQUENCY OPERATION
- 2MHz GUARANTEED CLOCK RATE
- TTL, DTL COMPATIBLE SIGNALS
- STANDARD PACKAGES - 10 LEAD TO-100, 14 PIN DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST STATIC BUFFER MEMORIES
CRT REFRESH MEMORIES - LINE STORAGE

SPECIAL FEATURES

The three clock phases used by the register cells are generated internally by an on-chip generator. This clock generator is controlled by a single TTL/DTL 5V logic level input.

The output has three states:

"1" low impedance to +5V

"0" low impedance to -5V

"OFF" high impedance ≈ 10 M ohm

The "OFF" state is controlled by the Output Enable control input.

PROCESS TECHNOLOGY


Use of low threshold silicon gate technology allows high speed (2 MHz Guaranteed) while reducing power dissipation and clock input capacitance dramatically as compared to conventional technologies.

The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.

BIPOLAR COMPATIBILITY

The clock and signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The TRI-STATE output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATIONS (Top View)



PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2509K	Dual 50	10 Pin, TO-100
2509A	Dual 50	14 Pin, DIP
2510K	Dual 100	10 Pin, TO-100
2510A	Dual 100	14 Pin, DIP
2511K	Dual 200	10 Pin, TO-100
2511A	Dual 200	14 Pin, DIP


MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation (A & K) (Note 2) @ T _A = 70°C	535mW
Data and Clock Input Voltages and Supply Voltages with respect to V _{CC} (3)	+0.3V to -20V

NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 180°C/W.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless otherwise specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

BLOCK DIAGRAM



NOTES:

- 1: If output enable = "0", output is "off".
- 2: If output enable = "1", see Truth Table.

TRUTH TABLE:

RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"0" is Written
1	1	"1" is Written


NOTE: "0" = 0V; "1" = +5V.

DC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +5\text{V}$ (8), $V_{DD} = -5\text{V} \pm 5\%$; $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted. (Notes 4,5,6,7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I_{LI}	Input Load Current		10	500	nA	$V_{IN} = -5.5\text{V}$, $T_A = 25^\circ\text{C}$
I_{LO}	Output Leakage Current		10	1000	nA	$V_{CE} = 1.05\text{V}$, $T_A = 25^\circ\text{C}$, $V_{OUT} = -5\text{V}$
I_{LC}	Clock Leakage Current		10	500	nA	$V_{ILC} = \text{GND}$, $T_A = 25^\circ\text{C}$
I_{DD}	Power Supply Current					Continuous Operation $F = 2\text{MHz}$, $T_A = 25^\circ\text{C}$
	(Dual 50)		6.5	15	mA	
	(Dual 100)		12	30	mA	
	(Dual 200)		20	40	mA	
I_{GG}	Power Supply Current		4.5	7.5	mA	
V_{IL}	Input "Low" Voltage			1.05	V	
V_{IH}	Input "High" Voltage	3.2		5.3	V	
V_{ILC}	Clock Input "Low" Voltage	-5		1.05	V	
V_{IHC}	Clock Input "High" Voltage	3.2		5.3	V	

TIMING DIAGRAM




AC CHARACTERISTICS

$V_{CC} = +5V (8)$; $V_{DD} = -5V \pm 5\%$; $V_{ILC} = +0.4V$ to $4V$; $V_{GG} = -12V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	DC	3	1.5	MHz	
$t_{\phi PW}$	Clock Pulse Width	.290	.150	100	μsec	
$\overline{t_{\phi PW}}$	Clock Pulse Width	.210		DC	μsec	
t_r ; t_f	Clock Pulse Transition			1	μsec	
t_{DW}	Data Write (Set-up) Time	50			nsec	
t_{DH}	Data to Clock Hold Time	50			nsec	
t_{a+} ; t_{a-}	Clock to Data Out Delay		200	350	nsec	$I_{OL} = 0$, $I_{OL} = 1.6mA$
t_{a+} ; t_{a-}	Clock to Data Out Delay			500	nsec	
t_{cs-} ; t_{cs+}	Output Enable to Data Out			300	nsec	
t_{DE}	Output Enable to Data Out Disconnect			300	nsec	
C_{IN}	Input Capacitance			5	pF	@ 1 MHz; $V_{IN} = V_{CC}$; $V_{AC} = 25mV$ p-p
C_{OUT}	Output Capacitance			5	pF	@ 1 MHz; $V_{OUT} = V_{CC}$; $V_{AC} = 25mV$ p-p
C_{ϕ}	Clock Capacitance			5	pF	@ 1 MHz; $V_{\phi} = V_{CC}$; $V_{AC} = 25mV$ p-p
V_{OL}	Output "Low" Voltage			0.4	V	1 TTL load $I_L = 1.6mA$
V_{OH1}	Output "High" Voltage Driving 1 TTL Load	3.0	3.5		V	1 TTL load ($I_L = 100\mu A$)
V_{OH2}	Output "High" Voltage Driving MOS	3.6	4		V	

TIMING DIAGRAM



APPLICATIONS INFORMATION


TTL/DTL/MOS INTERFACES



NOTES:


1. Register used as a recirculating register.
2. Register used as serial in/serial out shift register.

MULTIPLEXING MEMORY REGISTERS AT 4MHz DATA RATE




CHARACTERISTIC CURVES


POWER DISSIPATION/BIT VERSUS V_{DD} SUPPLY VOLTAGE




I_{GG} CURRENT VERSUS V_{GG} SUPPLY VOLTAGE




POWER DISSIPATION/BIT VERSUS TEMPERATURE



OUTPUT VOLTAGE VERSUS OUTPUT CURRENT




MAXIMUM FREQUENCY VERSUS V_{GG} SUPPLY VOLTAGE




CHARACTERISTIC CURVES (Cont'd.)


I_{GG} CURRENT
VERSUS TEMPERATURE



PACKAGE MAXIMUM
POWER DISSIPATION



SCHEMATIC DIAGRAM



SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2513 is a high speed 2560-bit Static ROM available in 64x7x5, and 64x8x5 versions. The product uses +5V, -5V and -12V power supplies, 5V TTL level input signals and Tri-State-Outputs for directs, low cost interfacing with TTL, DTL and 2500 Series MOS.

FEATURES

- 450 ns TYPICAL ACCESS TIME
- STATIC OPERATION
- TTL/DTL COMPATIBLE INPUTS
- +5, -5, -12V POWER SUPPLIES
- TRI-STATE OUTPUT CONTROLLED BY CHIP ENABLE FOR POWERFUL BUSSING CAPABILITY
- 2513/CM2140 ASCII FONT STANDARD (7 X 5)
- 24-PIN/DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

RASTER SCAN CRT DISPLAYS (ROW OUTPUT)
 PRINTER CHARACTER GENERATOR
 PANEL DISPLAYS AND BILLBOARDS
 MICRO-PROGRAMMING
 CODE CONVERSION

PROCESS TECHNOLOGY

The use of Signetics' unique Silicon Gate Low Threshold Process allows the design and production of higher functional density and operating speed than other techniques.


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability, superior moisture resistance, and ionic contamination barriers. For further information reference Signetics - "Silicone Package Qualification Report".

BIPOLAR COMPATIBILITY

All inputs of the 2513 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc). The data output buffers are capable of sinking a minimum of 1.6 mA, sufficient to drive one standard TTL load.

PIN CONFIGURATION (Top View)




PART IDENTIFICATION TABLE

PART	ORGANIZATION	PROGRAMMING
2513N/I CM2140	64X8X5	ASCII Font
2513N/I CMXXX	64X7X5 64X8X5	Custom*

* Ask for "Signetics 2513/2514 Read Only Memory Software Package"

CHARACTER FORMAT

MAXIMUM GUARANTEED RATINGS⁽¹⁾

Operating Ambient Temperature	0°C to 70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation ⁽²⁾ @T _A 70°C	730mW
Input ⁽³⁾ and Supply Voltages with respect to V _{CC}	+0.3 to -20V

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

DC CHARACTERISTICS

T_A = 0°C to +70°C; V_{CC} = +5V (8); V_{DD} = -5V; V_{GG} = -12V ±5% unless otherwise noted. (Notes 4, 5, 6, 7)


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{OUT} = -5.5V T _A = 25°C V _{CE} = V _{CC}
I _{DD}	V _{DD} Power Supply Current		12	15	mA	Outputs Open
I _{GG}	V _{GG} Power Supply Current		10	15	mA	Outputs Open V _{CE} = V _{CC}
V _{IL}	Input Logic "0"			1.05	V	
V _{IH}	Input Logic "1"	3.2		5.3	V	

AC CHARACTERISTICS


T_A = 0°C to +70°C; V_{CC} = 5V (8); V_{DD} = -5V ±5%; V_{GG} = -12V ±5%; unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V _{OL}	Output Logic "Zero"	-5		0.4	V	One TTL Load
V _{OH}	Output Logic "One"	3.0			V	One TTL Load
t _{CA} (CM2140)	Character Access Time		500	600	ns	See AC Test Setup
t _{RA}	Row Access Time (A ₁ - A ₃)		450	500	ns	See AC Test Setup
t _{CE}	Chip Enable to Output		150		ns	
C _{IN}	Address Input Capacitance			10	pF	f = 1 MHz, V _{IH} = V _{CC} , 25mV p - p


BLOCK DIAGRAM



AC TEST SETUP




TIMING DIAGRAM (ADDRESS TIME)




CHARACTERISTIC CURVES


**V_{DD} POWER SUPPLY CURRENT
VERSUS VOLTAGE**




**V_{DD} POWER SUPPLY CURRENT
VERSUS TEMPERATURE**




**V_{GG} POWER SUPPLY CURRENT
VERSUS VOLTAGE**




**V_{GG} POWER SUPPLY CURRENT
VERSUS TEMPERATURE**



**TYPICAL ACCESS TIME
VERSUS TEMPERATURE**




**MAXIMUM PACKAGE
POWER DISSIPATION**



APPLICATIONS INFORMATION


CRT DISPLAY MEMORY AND CHARACTER GENERATOR



NOTE: *512 or 1024 Bit Shift Registers (2503, 2504, 2505, 2512)

** or Hex 64 BIT Two 2518's
Hex 72 BIT 2518 + 2519's


DTL/TTL INTERFACING




*2514 only

ASCII CHARACTER FONT

2513NX/CM2140



CIRCUIT SCHEMATIC



SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2516 is a high speed 3072-bit Static ROM available in a 64 x 6 x 8 organization. The product uses +5V, -5V and -12V power supplies, 5V TTL level input signals and Tri-State-Outputs for direct, low cost interfacing with TTL, DTL and 2500 Series MOS.

FEATURES

- COLUMN OUTPUT
- 450 ns TYPICAL ACCESS TIME
- STATIC OPERATION
- TTL/DTL COMPATIBLE INPUTS
- +5, -5, -12V POWER SUPPLIES
- TRI-STATE OUTPUT CONTROLLED BY CHIP ENABLE FOR POWERFUL BUSSING CAPABILITY
- 2516/CM 2150 ASCII FONT STANDARD (5 x 7)
- OPTIONAL SEPARATE OUTPUT V_{DD} FOR POWER REDUCTION
- OPTIONAL CHIP ENABLE "2" FOR 4 BIT WORD ORGANIZATION
- 24-PIN DIP PACKAGE
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

VERTICAL SCAN CRT DISPLAYS (COLUMN OUTPUT)
 PRINTER CHARACTER GENERATOR
 PANEL DISPLAYS AND BILLBOARDS
 MICRO-PROGRAMMING
 CODE CONVERSION

PROCESS TECHNOLOGY

The use of Signetics' unique Silicon Gate Low Threshold Process allows the design and production of higher functional density and operating speed than other techniques.


BIPOLAR COMPATIBILITY

All inputs of the 2516 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6mA, sufficient to drive one standard TTL load.

SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability, superior moisture resistance, and ionic contamination barriers. For further information reference Signetics - "Silicone Package Qualification Report."

PIN CONFIGURATION (Top View)



PART IDENTIFICATION TABLE


PART	ORGANIZATION	PROGRAMMING
2516N/I. CM 2150	64 x 6 x 8	ASCII Font
2516N/I CMXXX	64 x 6 x 8	Custom*

*Ask for "Signetics 2516 Read-Only-Memory Software Package"

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature	0°C to 70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation ⁽²⁾ @ 70°C	730 mW
Input ⁽³⁾ and Supply Voltages with respect to V _{CC}	+0.3 to -20V

CHARACTER FORMAT



NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH}, and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

DC CHARACTERISTICS

T_A = 0°C to +70°C; V_{CC} = +5V; V_{DD} = -5V ±5%; V_{GG} = -12V ±5%; unless otherwise noted. (Notes 4, 5, 6, 7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{OUT} = -5.5V T _A = 25°C V _{CE} = V _{CC}
I _{DD}	V _{DD} Power Supply Current		14	21	mA	Outputs Open
I _{GG}	V _{GG} Power Supply Current		8	12	mA	Outputs Open
V _{IL}	Input Logic "0"	-5		1.05	V	
V _{IH}	Input Logic "1"	3.2		5.3	V	

SILICON GATE MOS ■ 2516


AC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5\text{V}(8)$; $V_{DD} = -5\%$; $V_{GG} = -12\text{V} \pm 5\%$; unless otherwise noted.


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V_{OL}	Output Logic "Zero"	-5		0.8	V	One TTL Load
V_{OH}	Output Logic "One"	3.0			V	One TTL Load
t_{CA}	Character Access Time		500	600	ns	See AC Test Setup*
t_{CA}	Column Access Time ($A_1 - A_3$)		400	500	ns	See AC Test Setup*
C_{IN}	Address Input Capacitance			10	pF	$f = 1\text{MHz}$, $V_{IH} = V_{CC}$, 25mV p-p

* $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$


CIRCUIT SCHEMATIC




BLOCK DIAGRAM





AC TEST SETUP



TIMING DIAGRAM (ADDRESS TIME)




APPLICATIONS INFORMATION




CHARACTERISTIC CURVES


V_{DD} POWER SUPPLY CURRENT VERSUS VOLTAGE




V_{DD} POWER SUPPLY CURRENT VERSUS TEMPERATURE




V_{GG} POWER SUPPLY CURRENT VERSUS VOLTAGE




V_{GG} POWER SUPPLY CURRENT VERSUS TEMPERATURE



TYPICAL ACCESS TIME VERSUS TEMPERATURE




MAXIMUM PACKAGE POWER DISSIPATION VERSUS TEMPERATURE



ASCII CHARACTER FONT

2516NX/CM2150



NOTE: Forbidden addresses yield logic "1" outputs.

APPLICATIONS DATA:**OUTPUT INTERFACING NOTES**

The tri-state outputs on this device exhibit three states:

- "1" -- low impedance to +5V
- "0" -- low impedance to -5V
- OFF -- high impedance = 10 megohm

The "off" state is controlled by the chip enable control inputs.

CUSTOM ROM ORGANIZATIONS

The 2516 is a static ROM with a total 64 x 6 x 8 bit capacity. This allows a standard 5 x 7 font to be encoded in

the ROM, e.g., the 2516/CM2150 ASCII font standard product. Also custom coding of up to 6 x 8 character generators, also 256 x 8, 384 x 8, or 768 x 4 ROMs are available using Signetics "2516 Read Only Memory Software Package."

For applications requiring a 708 x 4 organization, CHIP ENABLE and CHIP ENABLE 2 are used to control outputs 1-4 and 5-8 respectively. The outputs are externally hard wired in pairs for this organization.

Custom versions of the 2516 can be supplied with a separate V_{DD} supply terminal for the output buffer. This feature permits operation at reduced power dissipation.



DESCRIPTION

These Signetics 2500 Series Hex 32 and 40-bit recirculating static shift registers consists of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals are provided for maximum interfacing capability.


FEATURES

- TYPICAL CLOCK AND DATA RATE = 3MHz
- TTL/DTL COMPATIBLE CLOCK (SINGLE) PROVIDES EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- TWO BIT LENGTHS AVAILABLE
- SINGLE-ENDED (BARE DRAIN) BUFFERS
- TTL, DTL COMPATIBLE SIGNALS
- STANDARD PACKAGE - 16 PIN DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY


APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST STATIC BUFFER MEMORIES
 CRT REFRESH MEMORIES - LINE STORAGE
 LINE PRINTERS
 CARD EQUIPMENT BUFFERS

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
1	0	Recirculate
1	1	Recirculate
0	0	"0" is Written
0	1	"1" is Written

PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2518B	HEX 32	16-Pin Silicone DIP
2518I	HEX 32	16-Pin Ceramic DIP
2519B	HEX 40	16-Pin Silicone DIP
2519I	HEX 40	16-Pin Ceramic DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Temperature (2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation at $T_A = 70^\circ\text{C}$	640 mW
Data and Clock Input Voltages and Supply Voltages with Respect to V_{CC}	+0.3V to -20V

NOTES:


1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 125°C/C/W junction to ambient.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. V_{CC} tolerance is $\pm 5\%$. Any variation in actual V_{CC} will be tracked directly by V_{IL} , V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
9. V_{OL} is dependent on R_L and characteristics of driven gate.

DC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +5\text{V}$ (8); $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted. (Notes: 3,4,5,6,7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I_{LI}	INPUT LOAD CURRENT		10	500	nA	$V_{in} = -5.5\text{V}$, $T_A = 25^\circ\text{C}$
I_{LO}	OUTPUT LEAKAGE CURRENT		10	1000	nA	$T_A = 25^\circ\text{C}$
I_{LC}	CLOCK LEAKAGE CURRENT		10	500	nA	$V_{ILC} = \text{GND}$, $T_A = 25^\circ\text{C}$
I_{GG}	POWER SUPPLY CURRENT		16	25	mA	CONTINUOUS OPERATION $T_A = 25^\circ\text{C}$ $F = 2\text{MHz}$
V_{IL}	INPUT "LOW" VOLTAGE			1.05	V	
V_{IH}	INPUT "HIGH" VOLTAGE	3.2		5.3	V	
V_{ILC}	CLOCK INPUT "LOW" VOLTAGE			1.05	V	
V_{IHC}	CLOCK INPUT "HIGH" VOLTAGE	3.2		5.3	V	



TIMING DIAGRAM





Note: Input rise and fall times: 10nsec. Output load is 1 TTL gate.

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 1\%$, $V_{GG} = -12\text{V} \pm 5\%$, $V_{ILC} = 0.4\text{V}$ to 4.0V

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
FREQUENCY	CLOCK REP RATE	DC	3	2	MHz	See Max Frequency Curve
$t_{\phi PW}$	CLOCK PULSE WIDTH	.300		100	μsec	
$t_{\phi PW}$	CLOCK PULSE WIDTH	.200		DC	μSEC	
t_R, t_F	CLOCK PULSE TRANSITION			5	μsec	
t_{DS}	DATA WRITE (SET-UP) TIME	100			nsec	
t_{DH}	DATA TO CLOCK HOLD TIME	50			nsec	
t_A	CLOCK TO DATA OUT DELAY		300	350	nsec	
t_{RS}	RECIRCULATE SET-UP TIME	150			ns	
t_{RH}	RECIRCULATE HOLD TIME	50			ns	
$t_{\phi PW}$	RECIRCULATE HOLD TIME CLOCK PULSE WIDTH	.200		DC	μsec	
C_{in}	INPUT CAPACITANCE		5	7	μF	@ 1MHz; $V_{in} = V_{CC}$; $V_{AC} = 25\text{mV p-p}$
C_{ϕ}	CLOCK CAPACITANCE		6	7	μF	@ 1MHz; $V_{\phi} = V_{CC}$; $V_{AC} = 25\text{mV p-p}$
V_{OL}	OUTPUT "LOW" VOLTAGE		0.4		V	Note 9
V_{OH}	OUTPUT "HIGH" VOLTAGE	3.6			V	$R_L = 7.5\text{k}\Omega$ to V_{GG}




APPLICATIONS DATA




CHARACTERISTIC CURVES


I_{GG} VERSUS TEMPERATURE




MAXIMUM SHIFT FREQUENCY
VERSUS V_{GG}




I_{SOURCE} VERSUS V_{OUT}



I_{GG} VERSUS V_{GG}



CIRCUIT SCHEMATIC



DESCRIPTION

These Signetics 2500 Series Dual 128 and 132 bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip.

FEATURES

- PUSH-PULL OUTPUTS
- TTL/DTL COMPATIBLE CLOCK — PROVIDES EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- TWO BIT LENGTHS AVAILABLE
- HIGH FREQUENCY OPERATION — 2MHz TYPICAL CLOCK RATE
- TTL, DTL COMPATIBLE SIGNALS
- STANDARD PACKAGE — 8 LEAD SILICONE DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY


APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST STATIC BUFFER MEMORIES
 CRT REFRESH MEMORIES — LINE STORAGE
 LINE PRINTERS
 CASSETTE RECORDERS


BIPOLAR COMPATIBILITY

The clock and signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits.

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"0" is Written
1	1	"1" is Written

NOTE: "0" = 0V; "1" = +5V.

PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2521V	Dual 128	8 Pin DIP
2522V	Dual 132	8 Pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C
Storage Temperature	-85°C to +150°C
Package Power Dissipation at T _A = 70°C	535 mW
Data and Clock Input Voltages and Supply Voltages with respect to V _{CC}	+0.3V to -20V

NOTES:


1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserving the right to make design and process changes and improvements.
7. Typical values are at +25°C and nomin. supply voltages.
8. V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH}, and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

DC CHARACTERISTICS T_A = 0°C to +70°C; V_{CC} = +5V(8); V_{GG} = -12V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	INPUT LOAD CURRENT		10	500	nA	V _{in} = 5.5V, T _A = 25°C V _{ILC} = GND, T _A = 25°C CONTINUOUS OPERATION F = 1.5MHz, T _A = 25°C
I _{LC}	CLOCK LEAKAGE CURRENT		10	500	nA	
I _{GG}	POWER SUPPLY CURRENT		28	32	mA	
V _{IL}	INPUT "LOW" VOLTAGE			1.05	V	
V _{IH}	INPUT "HIGH" VOLTAGE	3.2		5.3	V	
V _{ILC}	CLOCK INPUT "LOW" VOLTAGE			1.05	V	
V _{IHC}	CLOCK INPUT "HIGH" VOLTAGE	3.2		5.3	V	

CONDITIONS OF TEST Input rise and fall times: 10 nsec. Output load is 1 TTL gate


TIMING DIAGRAM




AC CHARACTERISTICS $V_{CC} = +5V$ (8); $V_{GG} = -12V \pm 5\%$; $V_{IC} = 0.4$ to 4.0 ; $T_A = 0^\circ$ to $+70^\circ C$

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
FREQUENCY	CLOCK REP RATE	DC		1.5	MHz	See Maximum Frequency Curve
$t_{\phi PW}$	CLOCK PULSE WIDTH	.350	.100	100	μ sec	
$t_{\phi PW}$	CLOCK PULSE WIDTH	.200		DC	μ sec	
t_R, t_F	CLOCK PULSE TRANSITION			1	usec	
t_{DS}	DATA WRITE (SET-UP) TIME	75			nsec	
t_{DH}	DATA TO CLOCK HOLD TIME	50			nsec	
t_A	CLOCK TO DATA OUT DELAY		250	350	nsec	
t_{RS}	RECIRCULATE SET-UP TIME	50			ns	
t_{RH}	RECIRCULATE HOLD TIME	50			ns	
C_{IN}	INPUT CAPACITANCE			5	pF	@ 1MHz; $V_{in} = V_{CC}$; $V_{AC} = 25mV$ p-p
C_{ϕ}	CLOCK CAPACITANCE			5	pF	@ 1MHz; $V_{\phi} = V_{CC}$; $V_{AC} = 25mV$ p-p
V_{OL}	OUTPUT "LOW" VOLTAGE	-4.0		0.4	V	1 TTL load ($I_L = 1.6mA$)
V_{OH1}	OUTPUT "HIGH" VOLTAGE				V	1 TTL load ($I_L = 100\mu A$)
V_{OH2}	DRIVING 1 TTL LOAD	3.0	3.5		V	
V_{OH2}	DRIVING MOS	3.5	4.0		V	


TIMING DIAGRAM




SCHEMATIC DIAGRAM




APPLICATIONS DATA




APPLICATIONS INFORMATION



CHARACTERISTIC CURVES



132 COLUMN LINE PRINTER



SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls are included on the chip.

FEATURES

- HIGH FREQUENCY OPERATION-5 MHz Typical Clock Rate
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION-150 μ W/bit at 1 MHz
- LOW CLOCK CAPACITANCE-80pF for 512, 160pF for 1024 Bits
- +5, -5 POWER SUPPLIES
- STANDARD PACKAGE 8-LEAD DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS
 LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST BUFFER MEMORIES
 CRT REFRESH MEMORIES
 DELAY LINE MEMORY REPLACEMENT
 DRUM MEMORY REPLACEMENT

PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (5MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read Mode Output is Data

PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
2524V	512	8 pin DIP
2525V	1024	8 pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2) 0°C to +70°C
 Storage Temperature -65°C to +150°C
 Power Dissipation (2) 535mW@T_A>70°C
 Data and Clock Input Voltages and Supply Voltages with respect to V_{CC} +0.3V to 20V

2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
3. All inputs are protected against static charge.
4. See "Minimum Operating Frequency" graph for low limits on data rep. rate.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserving the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. Parameters are valid over operating temperature range unless otherwise specified.
9. V_{CC} tolerance is ± 5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
10. V_{OL} is a function of the input characteristics of the driven TTL/DTL gate I_{OL} and V_{CLAMP} and the value of the pull-down resistor (R_L).


NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

DC CHARACTERISTICS T_A = 0°C to +70°C; V_{CC} = +5V(9); V_{DD} = 5V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYPICAL	MAX	UNIT	CONDITION
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V; T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{φ1} = V _{φ2} = -12V; V _{DD} = -5 V _{OUT} = -5.5V; T _A = 25°C
I _{LC}	Clock Leakage Current		10	1000	nA	V _{ILC} = -12V ; T _A = 25°C
I _{DD}	Power Supply Current: 2524 2525		15	35	mA	Continuous Operation; φpW = 150nS; 1MHz V _{ILC} = -12V; T _A = 25°C V _{DD} = -5.5V
			25	35	mA	
V _{IL}	Input "Low" Voltage	-5.0		1.05	V	
V _{IH}	Input "High" Voltage	3.2		5.3	V	
V _{ILC}	Clock Input "Low" Voltage	-12.0		-10.0	V	
V _{IHC}	Clock Input "High" Voltage	4.0		5.3	V	


TIMING DIAGRAM



CONDITIONS OF TEST

Input rise and fall times: 10 sec Output load is 1 TTL gate

TIMING DIAGRAM




AC CHARACTERISTICS T_A = +25°C V_{CC} = +5V(9); V_{DD} = -5V ±5%; V_{ILC} = -11V


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	5	3	MHz	W = R = V _{CC}
t _{φpw}	Clock Pulse Width	135	85		ns	
t _{φd}	Clock Pulse Delay	10			ns	
t _r ;t _f	Clock Pulse Transition	10		1000	ns	
t _{DW}	Data Write (Setup) Time	70			ns	
t _{DH}	Data to Clock Hold Time	20			ns	
t _{a+}	Clock to Data Out Delay			100	ns	
t _{R-} ; t _{W-}	Clock to "Read" or "Write" Timing	0			ns	
t _{R+} ; t _{W+}	Clock to "Read" or "Write" Timing	0			ns	
C _{in}	Input Capacitance			5	pF	1MHz; V _I =V _{CC} ; V _{AC} =25m V _{P-P}
C _{out}	Output Capacitance			5	pF	1MHz; V _O =V _{CC} ; V _{AC} =25m V _{P-P}
C _φ	Clock Capacitance			80 160	pF pF	1MHz; V=V _{CC} ; V _{AC} =25m V _{P-P}
V _{OL}	Output "Low" Voltage		-1.0		V	R _L = 3.0K; 1 TTL Load (I _L = 1.6mA) Note 10
V _{OHI}	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	R _L = 3.0K; 1 TTL Load (I _L = 100μA)
V _{OH2}	Output "High" Voltage Driving MOS	3.6	4.0		V	R _L = 5.6K; C _L = 10pF

CHARACTERISTIC CURVES


POWER DISSIPATION/BIT
VERSUS SUPPLY VOLTAGE




POWER DISSIPATION/BIT
VERSUS CLOCK RATE




MAXIMUM CLOCK RATE
VERSUS CLOCK AMPLITUDE




POWER DISSIPATION/BIT
VERSUS TEMPERATURE



MAXIMUM PACKAGE POWER
DISSIPATION VERSUS TEMPERATURE




MINIMUM OPERATING CLOCK
FREQUENCY VERSUS TEMPERATURE




NOTE:

Conditions for typical curves: $V_{CC} = +5V$, $V_{DD} = -5V$, clock duty cycle = 35%, $f_{CLK} = 3MHz$, $V_{\phi P-P} = 16V$, $\phi_{PW1} = \phi_{PW2} = 80ns$, $T_A = +25^{\circ}C$ unless otherwise noted.

APPLICATIONS DATA



CIRCUIT SCHEMATIC



ADVANCE SPECIFICATION

DESCRIPTION

The 2526 is a high speed 5,184-bit Static Read-Only Memory available in a 64x9x9 organization. This device has TTL compatible inputs and outputs and requires +5V and -12V power supplies. A $\overline{\text{READ}}$ input controls the entry of data from the ROM into output latches. Three-state outputs allow OR tying for implementing larger memories. OUTPUT ENABLE controls the nine output devices without affecting address circuitry.

FEATURES

- 64x9x9 ORGANIZATION
- 625ns TYPICAL ACCESS TIME
- STATIC OPERATION
- OUTPUT LATCHES
- TTL/DTL COMPATIBLE INPUTS
- TTL/DTL COMPATIBLE THREE-STATE OUTPUTS
- $V_{CC} = +5V$, $V_{GG} = -12V$
- 24-PIN SILICONE DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

VERTICAL OR RASTER SCAN DISPLAYS (7x9 MATRIX)
 PRINTER CHARACTER GENERATOR
 PANEL DISPLAYS AND BILLBOARDS
 MICRO-PROGRAMMING
 CODE CONVERSION

BIPOLAR COMPATIBILITY

All inputs of the 2526 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6mA sufficient to drive one standard TTL load.

STANDARD TRUTH TABLES

The 2526N/CM3940 is a 7x9 matrix, ASCII character set (raster scan)*utilizing the two unused left-most columns for BCDIC-ASCII and BAUDOT-ASCII code converters. Use this device for evaluation or for suitable application. Other standards will be announced as they become available.


*for vertical scan specify CM3400

CUSTOM TRUTH TABLES


See page 7-197.

SILICON GATE MOS 2500 SERIES

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



PART IDENTIFICATION

PART	OP. TEMP. RANGE	PACKAGE
2526N	0-70°C	24-Pin Silicone DIP
2526I	0-70°C	24-Pin Ceramic DIP

NOTE: "0" = 0V, "1" = +5V

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature	0°C to 70°C	Package Power Dissipation ² @ 70°C	730mW
Storage Temperature	-65°C to +150°C	Input ³ and Supply Voltages with respect to V _{CC}	+0.3 to -20V

DC CHARACTERISTICS

T_A=0° to +70°C, V_{CC}= +5V; V_{GG}= -12V ±5%; unless otherwise noted. (See notes 4,5,6,7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{OUT} = 0V T _A = 25°C V _{CE} = V _{CC}
I _{CC}	V _{CC} Power Supply Current		30	45	mA	(8)
I _{GG}	V _{GG} Power Supply Current		30	45	mA	(8)
V _{IL}	Input Logic "0"	-5		1.05	V	
V _{IH}	Input Logic "1"	3.2		5.3	V	

AC CHARACTERISTICS


T_A=0°C to +70°C; V_{GG}=-12V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V _{OH}	Output Logic "zero"			0.8	V	One TTL Load
V _{OH}	Output Logic "one"	3.0			V	One TTL Load
t _{RPW} ¹¹	Read Pulse Width	250	200		ns	
t _{RPW} ¹⁰	Read Pulse Width	500	400		ns	
t _{AD}	Address Delay Time (12)			50	ns	
t _{AG}	Address-Read Pulse Gap (12)			50	ns	
t _{A1}	Address to Output Delay		625	700	ns	(9)
t _{A2}	End of Read Pulse to Output Delay		200	250	ns	(9)
C _{IN}	Address Input Capacitance			10	pF	f = 1MHz,
t _{OE}	Output Enable to Output Delay		100	250	ns	V _{AC} = 25mV p-p V _{IN} = V _{CC}

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- Outputs Open, t_{RPW} = 250ns, t_{RPW} = 500ns.
- T_A = 0°C to +70°C
- During t_{RPW}¹¹ data is clocked into the output latches and the address decoders are precharged in preparation for the next cycle.
- During t_{RPW}¹⁰ addresses are decoded and sent to the memory matrix; and the stored memory data is moved to the data inputs of the output RS latches. This data is clocked into the output latches at the end (rising edge) of the READ pulse. After t_{A2} data appears at the output terminals.
- Addresses must be stable within 50ns after the READ line falls and must remain stable until at least 50ns before the READ line goes high.

TIMING DIAGRAM







Note: All times measured from 50% points, for all input waveforms $t_r = t_f < 10\text{ns}$.

CHARACTER FONTS

CM 3400

ASC II SET, VERTICAL SCAN 7X9 WITH CODE CONVERSION⁽¹⁾

BINARY ADDRESSES	
0	00000000
1	00000001
2	00000010
3	00000011
4	00000100
5	00000101
6	00000110
7	00000111
8	00001000
9	00001001
10	00001010
11	00001011
12	00001100
13	00001101
14	00001110
15	00001111

 DECIMAL ADDRESS "0" (A ₀ -A ₇)	 DECIMAL ADDRESS "1"	 DECIMAL ADDRESS "2"	 DECIMAL ADDRESS "3"	 DECIMAL ADDRESS "4"	 DECIMAL ADDRESS "5"	 DECIMAL ADDRESS "6"	 DECIMAL ADDRESS "7"
 DECIMAL ADDRESS "8"	 DECIMAL ADDRESS "9"	 DECIMAL ADDRESS "10"	 DECIMAL ADDRESS "11"	 DECIMAL ADDRESS "12"	 DECIMAL ADDRESS "13"	 DECIMAL ADDRESS "14"	 DECIMAL ADDRESS "15"
 DECIMAL ADDRESS "16"	 DECIMAL ADDRESS "17"	 DECIMAL ADDRESS "18"	 DECIMAL ADDRESS "19"	 DECIMAL ADDRESS "20"	 DECIMAL ADDRESS "21"	 DECIMAL ADDRESS "22"	 DECIMAL ADDRESS "23"
 DECIMAL ADDRESS "24"	 DECIMAL ADDRESS "25"	 DECIMAL ADDRESS "26"	 DECIMAL ADDRESS "27"	 DECIMAL ADDRESS "28"	 DECIMAL ADDRESS "29"	 DECIMAL ADDRESS "30"	 DECIMAL ADDRESS "31"
 DECIMAL ADDRESS "32"	 DECIMAL ADDRESS "33"	 DECIMAL ADDRESS "34"	 DECIMAL ADDRESS "35"	 DECIMAL ADDRESS "36"	 DECIMAL ADDRESS "37"	 DECIMAL ADDRESS "38"	 DECIMAL ADDRESS "39"
 DECIMAL ADDRESS "40"	 DECIMAL ADDRESS "41"	 DECIMAL ADDRESS "42"	 DECIMAL ADDRESS "43"	 DECIMAL ADDRESS "44"	 DECIMAL ADDRESS "45"	 DECIMAL ADDRESS "46"	 DECIMAL ADDRESS "47"
 DECIMAL ADDRESS "48"	 DECIMAL ADDRESS "49"	 DECIMAL ADDRESS "50"	 DECIMAL ADDRESS "51"	 DECIMAL ADDRESS "52"	 DECIMAL ADDRESS "53"	 DECIMAL ADDRESS "54"	 DECIMAL ADDRESS "55"
 DECIMAL ADDRESS "56"	 DECIMAL ADDRESS "57"	 DECIMAL ADDRESS "58"	 DECIMAL ADDRESS "59"	 DECIMAL ADDRESS "60"	 DECIMAL ADDRESS "61"	 DECIMAL ADDRESS "62"	 DECIMAL ADDRESS "63"

NOTES

1. BCDIC to ASC II in leftmost column, Baudot to ASC II in next column to right.
2. Undefined addresses result in all outputs going low (TTL "0").
3. Blank squares in character font are high (TTL "1").

CHARACTER FONTS (Cont'd)

CM 3940

ASC II SET, RASTER SCAN 7X9 WITH CODE CONVERSION(1)

ROW ADDRESS	OUTPUTS								
A ₄ A ₃ A ₂ A ₁ A ₀	Q ₀ Q ₁ Q ₂ Q ₃ Q ₄ Q ₅ Q ₆ Q ₇ Q ₈								
0 0 0 0									
0 0 0 1									
0 0 1 0									
0 0 1 1									
0 1 0 0									
0 1 0 1									
0 1 1 0									
0 1 1 1									
1 0 0 0									
1 0 0 1									
1 0 1 0									
1 0 1 1									
1 1 0 0									
1 1 0 1									
1 1 1 0									
1 1 1 1									

- NOTES
1. BCDIC to ASC II in leftmost column, Baudot to ASC II in next column to right.
 2. Undefined addresses result in all outputs going low (TTL "0").
 3. Blank squares in character font are high (TTL "1").

DESCRIPTION

The Signetics 2500 Series Dual 256, 250 and 240 bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip.


FEATURES

- PUSH-PULL OUTPUTS
- TTL/DTL COMPATIBLE CLOCK – PROVIDES EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- THREE BIT LENGTHS AVAILABLE
- HIGH FREQUENCY OPERATION – 3 MHz TYPICAL CLOCK & DATA RATE
- TTL, DTL COMPATIBLE INPUTS AND OUTPUTS
- STANDARD PACKAGE – 8 LEAD SILICONE DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST STATIC BUFFER MEMORIES
 CRT REFRESH MEMORIES – LINE STORAGE
 DELAY LINES
 CASSETTE RECORDERS


BLOCK DIAGRAM



BIPOLAR COMPATIBILITY

The clock and signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The outputs drive directly into TTL/DTL without requiring external resistors.

PIN CONFIGURATION (Top View)



TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"0" is Written
1	1	"1" is Written

NOTE: "0" = 0V; "1" = +5V

PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2527V	Dual 256	8 Pin DIP
2528V	Dual 250	8 Pin DIP
2529V	Dual 240	8 Pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2) 0°C to +70°C

Storage Temperature -65°C to +150°C

Package Power Dissipation at TA = 70°C 535 mW

Data and Clock Input Voltages and Supply Voltages with respect to VCC +0.3V to -20V

NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH}, and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

DC CHARACTERISTICS T_A = 0°C to +70°C; V_{CC} = +5V⁽⁸⁾; V_{GG} = -12V ±5% unless otherwise noted.


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = 5.5V, T _A = 25°C
I _{LC}	Clock Leakage Current		10	500	nA	V _{ILC} = 0V, T _A = 25°C
I _{GG}	Power Supply Current		28	35	mA	Continuous Operation F = 2.5 MHz, T _A = 25°C Outputs Open
V _{IL}	Input "Low" Voltage			1.05	V	
V _{IH}	Input "High" Voltage	3.2		5.3	V	
V _{ILC}	Clock Input "Low" Voltage			1.05	V	
V _{IHC}	Clock Input "High" Voltage	3.2		5.3	V	

AC CHARACTERISTICS T_A = 0° to +70°C, V_{CC} = +5V⁽⁸⁾; V_{GG} = -12V +5%, V_{IC} = 0.4 to 4.0V


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
FREQUENCY	Clock Rep Rate	DC	2.5	1.5	MHz	See Maximum Frequency Curve
t _{φPW}	Clock Pulse Width	0.2	0.1	100	μs	
$\overline{t}_{\phi PW}$	Clock Pulse Width	0.2		DC	μs	
t _R t _F	Clock Pulse Transition			1	μs	
t _{DS}	Data Set-up Time	50			ns	
t _{DH}	Data Hold Time	50			ns	
t _A	Clock to Data Out Delay		330	450	ns	I _{OL} = 1.6mA
t _{RS}	Recirculate Set-up Time	50			ns	
t _{RH}	Recirculate Hold Time	50			ns	
C _{IN}	Input Capacitance			5	pF	@ 1 MHz; V _{IN} = V _{CC} ; V _{AC} = 25mV p-p
C _φ	Clock Capacitance			5	pF	@ 1 MHz; V _φ = V _{CC} ; V _{AC} = 25mV p-p
V _{OL}	Output "Low" Voltage			0.4	V	1 TTL load (I _L = 1.6mA)
V _{OH1}	Output "High" Voltage Driving 1 TTL Load	3.0	3.5		V	1 TTL load (I _I = 100μA)
V _{OH2}	Output "High" Voltage Driving MOS	3.5	4.0		V	

CONDITIONS OF TEST Input rise and fall times: 10 nsec. Output load is 1 TTL gate.


TIMING DIAGRAM




APPLICATIONS INFORMATION



SCHEMATIC DIAGRAM




CLOCKING WAVEFORMS




CHARACTERISTIC CURVES


POWER DISSIPATION VS SUPPLY VOLTAGE



SUPPLY CURRENT VS SUPPLY VOLTAGE




TYPICAL DATA RATE VS SUPPLY VOLTAGE



APPLICATIONS INFORMATION (Cont'd)

12 LINE, 32 OR 40 CHARACTER PER LINE CRT DISPLAY MEMORY SYSTEM



(1) Duals connected in series.

(2) These registers include internal recirculate. Two 8266B multiplexers are used for system recirculate.

ADVANCE SPECIFICATION

DESCRIPTION

The 2530 is a high speed 4,096-bit Static Read-Only Memory available in a 512x8 organization. This device has TTL compatible inputs and outputs and requires +5V and -12V power supplies. A READ input controls the entry of data from the ROM into output latches. Three-state outputs allow OR tying for implementing larger memories. Two OUTPUT ENABLES control the eight output devices without affecting address circuitry.

FEATURES

- 512x8 ORGANIZATION
- 625ns TYPICAL ACCESS TIME
- STATIC OPERATION
- ADDRESS LATCHES
- TTL/DTL COMPATIBLE INPUTS
- TTL/DTL COMPATIBLE THREE STATE OUTPUTS
- $V_{CC} = +5V$, $V_{GG} = -12V$
- 24-PIN SILICONE DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

MICRO-PROGRAMMING
CODE-CONVERSION

BIPOLAR COMPATIBILITY

All inputs of the 2530 can be driven directly by standard bipolar integrated circuits, (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6mA sufficient to drive one standard TTL load.

STANDARD TRUTH TABLES


The 2530NX/CM3530 is an ASCII-EBCDIC and EBCDIC-ASCII code converter. Use this device for evaluation or for applications requiring this conversion. Other standards will be announced as they become available.

PART IDENTIFICATION


PART	OP. TEMP. RANGE	PACKAGE
2530N	0-70°C	24-Pin Silicone DIP
2530I	0-70°C	24-Pin Ceramic DIP

SILICON GATE MOS 2500 SERIES

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



CUSTOM TRUTH TABLES

See page 7-196.

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature 0°C to 70°C
 Storage Temperature -65°C to +150°C

Package Power Dissipation² @ 70°C 730mW
 Input³ and Supply Voltages +0.3 to -20V
 with respect to V_{CC}

DC CHARACTERISTICS

T_A = 0° to +70°C, V_{CC} = +5V; V_{GG} = -12V ± 5%; unless otherwise noted. (See notes 4,5,6,7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = -5.5V T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{OUT} = 0V T _A = 25°C V _{CE} = V _{CC}
I _{CC}	V _{CC} Power Supply Current		30	45	mA	(8)
I _{GG}	V _{GG} Power Supply Current		30	45	mA	(8)
V _{IL}	Input Logic "0"	-5		1.05	V	
V _{IH}	Input Logic "1"	3.2		5.3	V	

AC CHARACTERISTICS


T_A = 0°C to 70°C; V_{CC} = 5V ± 5%, V_{GG} = -12V ± 5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V _{OH}	Output Logic "zero"			0.8	V	One TTL Load
V _{OL}	Output Logic "one"	3.0			V	One TTL Load
t _{RPW1}	Read Pulse Width	250	200		ns	
t _{RPW10}	Read Pulse Width	500	400		ns	
t _{AD}	Address Delay Time (12)			50	ns	
t _{AG}	Address-Read Pulse Gap (12)			50	ns	
t _{A1}	Address to Output Delay		625	700	ns	(9)
t _{A2}	End of Read Pulse to Output Delay		200	250	ns	(9)
C _{IN}	Address Input Capacitance			10	pF	f = 1MHz,
t _{OE}	Output Enable to Output Delay		100	250	ns	V _{AC} = 25mV p-p V _{IN} = V _{CC}

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- Outputs Open, t_{RPW} = 250ns, t_{RPW10} = 500ns.
- T_A = 0°C to +70°C
- During t_{RPW1} data is clocked into the output latches and the address decoders are precharged in preparation for the next cycle.
- During t_{RPW10} addresses are decoded and sent to the memory matrix; and the stored memory data is moved to the data inputs of the output RS latches. This data is clocked into the output latches at the end (rising edge) of the READ pulse. After t_{A2}, data appears at the output terminals.
- Addresses must be stable within 50ns after the READ line falls and must remain stable until at least 50ns before the READ line goes high.

TIMING DIAGRAM



Note: All times measured from 50% points, for all input waveforms $t_r = t_f < 10\text{ns}$

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2532 Static Shift Register consists of enhancement mode P-Channel silicon gate MOS devices integrated on a single monolithic chip. Each of the four 80-bit registers is provided with an independent input, push-pull output and recirculation control. The single phase clock is common to all four registers. All inputs and outputs including the clock interface directly with TTL or DTL circuits without external components.

Data is entered when the clock is at a logic "1". Data is shifted when the clock goes low. When the Recirculate control is at a logic "1", data recirculates and is continuously available at the output, data input is inhibited. With the Recirculate control is at a logic "0", data is entered.

FEATURES

- TOTAL TTL COMPATIBILITY
- SINGLE CLOCK LINE
- RECIRCULATE PATH ON CHIP
- DC TO 2.5 MHz OPERATION GUARANTEED
- LOW POWER (TYPICALLY 400 μ W/BIT)
- PIN-FOR-PIN REPLACEMENT FOR (DYNAMIC) MK1007P AND TMS3409
- POWER SUPPLIES +5V AND -12V

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST STATIC BUFFER MEMORIES
 CRT REFRESH MEMORIES - LINE STORAGE
 DELAY LINES
 DIGITAL FILTERING


SPECIAL FEATURES

The three clock phases used by the static register cells are generated internally by an on-chip generator. This clock generator is controlled by a single TTL/DTL logic level input.

BIPOLAR COMPATIBILITY

All inputs of these registers, including the clock can be driven directly by bipolar TTL/DTL integrated circuits without external components. Outputs are push-pull operating between 0V and +5V and provide a sink current of 1.6mA for one TTL fanout.

PIN CONFIGURATION (Top View)




TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
0	0	"0" is Written
0	1	"1" is Written
1	0	Recirculate
1	1	Recirculate

NOTE: "0" = 0V, "1" = +5V

BLOCK DIAGRAM



PART IDENTIFICATION

PART NUMBER	BIT LENGTH	PACKAGE
2532B	Quad 80	16-Pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C	Data and Clock Input Voltages and Supply Voltages with respect to V _{CC}	+0.3V to -20V
Storage Temperature	-65°C to +150°C		
Package Power Dissipation at T _A = 70°C	640 mW		

DC CHARACTERISTICS T_A = 0°C to +70°C; V_{CC} = +5V(8); V_{GG} = -12V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = 5.5V, T _A = 25°C
I _{LC}	Clock Leakage Current		10	500	nA	V _{ILC} = 0V, T _A = 25°C
I _{GG}	Power Supply Current		6	10	mA	Continuous Operation F = 2.5 MHz, T _A = 25°C Outputs Open
I _{CC}	Power Supply Current		12	20	mA	
V _{IL}	Input "Low" Voltage			1.05	V	
V _{IH}	Input "High" Voltage	3.2		5.3	V	
V _{ILC}	Clock Input "Low" Voltage			1.05	V	
V _{IHC}	Clock Input "High" Voltage	3.2		5.3	V	


AC CHARACTERISTICS T_A = 0°C to 70°C; V_{CC} = +5V(8); V_{GG} = -12V ± 5%, V_{IC} = 0.4 to 4.0V
(CONDITIONS OF TEST Input rise and fall times: 10 nsec. Output load is 1 TTL Gate.)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	DC	3.0	1.5	MHz	I _{OL} = 1.6mA @ 1 MHz; V _{IN} = V _{CC} ; V _{AC} = 25mV p-p @ 1 MHz; V _φ = V _{CC} ; V _{AC} = 25mV p-p 1 TTL load (I _L = 1.6mA) 1 TTL load (I _I = 100μA)
t _{φPW}	Clock Pulse Width	0.18		100	μs	
$\overline{t_{\phi PW}}$	Clock Pulse Width	0.22		DC	μs	
t _{R,tF}	Clock Pulse Transition			5	μs	
t _{DS}	Data Set-up Time	120			ns	
t _{DH}	Data Hold Time	0			ns	
t _A	Clock to Data Out Delay			400	ns	
t _{RS}	Recirculate Set-up Time	150			ns	
t _{RH}	Recirculate Hold Time	0			ns	
C _{IN}	Input Capacitance			5	pF	
C _φ	Clock Capacitance			5	pF	
V _{OL}	Output "Low" Voltage			0.4	V	
V _{OHI}	Output "High" Voltage Driving 1 TTL Load	4.0			V	
V _{OH2}	Output "High" Voltage Driving MOS	4.0			V	


NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 125°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH}, and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

TIMING DIAGRAM




CHARACTERISTIC CURVES




APPLICATIONS INFORMATION

DTL/TTL - MOS - MOS - DTL/TTL INTERFACING



NOTE: All unused inputs must be tied to a "1" or a "0", i.e., MOS inputs cannot be left floating.

12 LINE, 80 CHARACTER PER LINE CRT DISPLAY MEMORY SYSTEM



(1) These registers include internal recirculate. Two 8266B multiplexers are used for system recirculate.

PRELIMINARY SPECIFICATIONS

DESCRIPTION

The Signetics 2533 Static Shift Register consists of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip.

The 1024-bit register is equipped with two data inputs together with a "Stream Select" control to facilitate external recirculation.

The single phase clock input, data input, data output, and stream select control will interface directly with TTL/DTL circuits without external components.

Data is entered when the clock is at a logic "1". Data is shifted when the clock goes low.

FEATURES

- TOTAL TTL COMPATIBILITY
- SINGLE CLOCK LINE
- DC TO 1.5MHz GUARANTEED
- LOW POWER (TYPICALLY 250μW/BIT)
- POWER SUPPLIES +5V AND -12V
- 8-PIN DIP
- STREAM SELECT FOR EASY RECIRCULATION

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
 LOW COST STATIC BUFFER MEMORIES
 CRT REFRESH — LINE AND PAGE
 DELAY LINES
 DRUM MEMORY REPLACEMENT

SPECIAL FEATURES


The three clock phases used in the static register cells are generated internally by an on-chip generator. This clock generator is controlled by a single TTL/DTL 5V logic level input.

Recirculation of data in the 2533 is accomplished by simply jumpering the output back to In 2. The stream select control then becomes a Data Entry/Recirculate Control.

BIPOLAR COMPATIBILITY

All inputs of this register, including the clock, can be driven directly by bipolar TTL/DTL integrated circuits without external components. Each input is equipped with an internal pull-up resistor to enhance the "1" level of the TTL driver. The output is push-pull, operating between 0V and +5V, and provides a sink current of 1.6mA for one TTL fanout.

PIN CONFIGURATION: (Top View)




TRUTH TABLE

STREAM SELECT	FUNCTION
0	IN 1
1	IN 2

NOTE: "0" = 0V, "1" = +5V

BLOCK DIAGRAM



PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2533 V	1024	8-Pin DIP

MAXIMUM GUARANTEED RATINGS(1)

Operating Ambient Temperature(2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation (Note 2)	535mW @ T _A > 25°C
Data and Clock Input Voltages and Supply Voltages with Respect to V _{CC}	+0.3V to -20V

DC CHARACTERISTICS


($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +5\text{V} \pm 5\%$; $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted.)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNITS	CONDITIONS
I_{LI}	Input Load Current		10	500	nA	$V_{IN} = 0, T_A = 25^\circ\text{C}$
I_{LC}	Clock Leakage Current		10	500	nA	$V_{ILC} = \text{GND}, T_A = 25^\circ\text{C}$
I_{CC}	Power Supply Current		16	30	mA	Continuous Operation $F = 1.5\text{MHz}$
I_{GG}	Power Supply Current		5.0	7.5	mA	
V_{iL}	Input "Low" Voltage			0.8	V	$V_{CC} = +5\text{V}$
V_{iH}	Input "High" Voltage	3.2			V	$V_{CC} = +5\text{V}$
V_{iLC}	Clock Input "Low" Voltage			0.8	V	$V_{CC} = +5\text{V}$
V_{iHC}	Clock Input "High" Voltage	3.2		5.3	V	$V_{CC} = +5\text{V}$

NOTES.

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated corresponding to a thermal resistance of 150°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at 125°C and nominal supply voltages.


TIMING DIAGRAM



AC CHARACTERISTICS $V_{CC} = +5V \pm 5\%$; $V_{GG} = -12V \pm 5\%$; $T_A = 0^\circ$ to $+70^\circ C$


SYMBOL	TEST	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Frequency	Clock & Data Rep Rate	DC	2	1.5	MHz	
$t_{\phi PW}$	Clock Pulse Width	.350		100	μs	
$t_{\overline{\phi} PW}$	Clock Pulse Width	250		DC	ns	
t_r, t_f	Clock Pulse Transition			1	μs	
t_{DS}	Data Write Set-Up Time	50			ns	
t_{DH}	Data to Clock Hold Time	50			ns	
t_A	Clock to Data Out Delay		200	400	ns	$I_{OL} = 1.6mA$
t_{SSH}	Stream Select Hold Time	50			ns	
t_{SSS}	Stream Select Set-Up Time	80			ns	
C_{IN}	Input Capacitance			5	pF	@ 1 MHz, $V_{IN} = V_{CC}$ $V_{AC} = 25mV$ p-p
C_{OUT}	Output Capacitance			5	pF	@ 1 MHz, $V_{OUT} = V_{CC}$ $V_{AC} = 25mV$ p-p
C_{ϕ}	Clock Capacitance			5	pF	@ 1 MHz, $V_{\phi} = V_{CC}$ $V_{AC} = 25mV$ p-p
V_{OL}	Output "Low" Voltage			0.4	V	1 TTL load ($I = 1.6mA$)
V_{OH}	Output "High" Voltage	2.4	3.5		V	1 TTL load ($I = -100\mu A$)

A.C. TEST SETUP







NOTES:
Measure t_A between device input and point (a).
Gates are standard 8800 or 7400.

APPLICATIONS INFORMATION



NOTE:
Gates are standard DTL or TTL.

CHARACTERISTIC CURVES



PRELIMINARY SPECIFICATION

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2535 is a P-Channel MOS asynchronous buffer memory consisting of 32 8-bit words. Both input and output can be either serial or parallel with a data rate of DC to 1 MHz in either mode of operation.

The register is designed so that information entered at the input will "fall through" to the lowest unoccupied location. Input and output may be accessed asynchronously. Control logic provides flag signals indicating presence of data and availability status of empty storage locations.

The 2535 may be expanded in either the bit or word direction. All inputs and outputs are directly DTL/TTL compatible.

FEATURES

- ASYNCHRONOUS LOAD AND DUMP
- 32 WORD BY 8-BIT ELASTIC STORAGE
- DC TO 1 MHz OPERATION
- SERIAL OR PARALLEL OPERATION
- TTL COMPATIBLE
- 28-PIN DIP PACKAGE
- $V_{CC} = +5V$, $V_{GG} = -12V$


APPLICATIONS

INTERFACE BETWEEN INDEPENDENTLY
CLOCKED SYSTEMS
KEYBOARD TO LINE BUFFER MEMORY
DISC AND TAPE BUFFER MEMORIES
DATA CONCENTRATORS
DATA "SILO'S"
BIT RATE SMOOTHING
MODEMS
CPU/TERMINAL BUFFERING

BIPOLAR COMPATIBILITY

All inputs of the 2535 can be driven directly from TTL output levels. Outputs will sink and source sufficient current for one TTL fan-out.

PIN CONFIGURATION (TOP VIEW)



PART IDENTIFICATION

TYPE	PACKAGE	OP. TEMP. RANGE
2535I	28-Pin Ceramic DIP	0-70°C

MAXIMUM GUARANTEED RATINGS⁽¹⁾

Operating Ambient Temperature	0°C to 70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation ⁽²⁾ @ T_A 70°C	3.13 W
Input ⁽³⁾ and Supply Voltages with respect to V_{CC}	+0.3 to -20 V

DC CHARACTERISTICS

TA = 0°C to 70°C, VCC = 5 V (8), VDD = GND, VGG = -12 V ±5% unless otherwise noted. (Notes 4,5,6,7,8)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ILI	Input Leakage			500	na	V _{in} = GND
ILO	Output Leakage (Tri-State Outputs)			500	na	V _{out} = Chip Enable = GND
V _{IH}	Input High Level Voltage (all inputs)	V _{CC} - 1.5		V _{CC} + 0.3	V	
V _{IL}	Input Low Level Voltage (all inputs)			V _{CC} - 3.8	V	
V _{OH}	Output High Voltage (all outputs)	V _{CC} - 2.0			V	I _{OH} = 2.6 mA (source)
V _{OL}	Output Low Voltage (all outputs)			0.4	V	I _{OL} = 1.6 mA (sink)
C _{IN}	Input Capacitance (any input)		5	10	pF	f = 1 MHz, V _{IH} = V _{CC} , 25 mVp-p
C _{OUT}	Output Capacitance (any output)		5	10	pF	f = 1 MHz, V _{IH} = V _{CC} , 25 mVp-p
I _{CC}	Power Supply Current		60		mA	Outputs open, Output Enable = 5 V
I _{GG}	Power Supply Current		10		mA	Outputs open, Output Enable = 5 V

AC CHARACTERISTICS


TA = 0°C to 70°C, VCC = 5 V (8), VDD = GND, VGG = -12 V ±5% unless otherwise noted. (Notes 4,5,6,7,8)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t _{RC}	Read-In Cycle Time	1			μs	
t _{RP}	Read-In Pulse Width	200			ns	
t _{RP}	Read-In Pulse Width	400			ns	
t _{RD}	Delay from Read-In Rising Edge Time			200	ns	1 TTL Load shunted by 20 pF
t _{FD}	Delay from Read-In Falling Edge Time			350	ns	1 TTL Load shunted by 20 pF
t _{RD}	Delay from Read-In Rising Edge Time			120	ns	MOS Loading Equivalent to 20 pF
t _{FD}	Delay from Read-In Falling Edge Time			275	ns	MOS Loading Equivalent to 20 pF
t _{SR}	Shift-Out Cycle Time	1			μs	
t _{SP}	Shift-Out Pulse Width	200			ns	
t _{SD}	Delay from Shift-Out Rising Edge			200	ns	1 TTL Load shunted by 20 μF
t _{EX}	Extend Time			500	ns	1 TTL Load shunted by 20 pF
t _{SD}				130	ns	MOS Loading Equivalent to 20 pF
t _{EX}				375	ns	MOS Loading Equivalent to 20 pF
t _{ED}	Data Out to Extend Delay	0			ns	All Data Outputs & Ex with either TTL or MOS loading but not mixed loading
t _{FFD}	Fullness-Flag Delay Time			800	ns	1 TTL Load shunted by 20 pF
t _{OR}	Delay from Output Enable Rising Edge			500	ns	
t _{OF}	Delay from Output Enable Falling Edge			500	ns	
t _{FT}	Fall-Thru Time			2	μs	1 TTL Load with 20 pF shunt capacity

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 48°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts

TIMING DIAGRAMS

CIRCUIT DESCRIPTION
INTERNAL ORGANIZATION

The Block Diagram in Figure 1 shows how the data is moved and controlled within the FIFO. The input register accepts either parallel or serial data. Input data is written into the storage array in a location specified by the Write Address Counter. At the same time, the Available Storage Counter is incremented to indicate the fullness condition of the FIFO.

The current output byte is automatically available at the output register. Data may be extracted from the register in parallel or serial form. After the current byte of data is used, the next output byte is read from the storage array at the location specified by the Read Address Counter. At the same time, the Available Storage Counter is decremented to maintain the proper fullness indication.

Two bits of the Available Storage Counter are supplied to the user as Fullness Flags. They indicate the buffer capacity status so that the empty or full conditions can be anticipated. FF8 indicates 1/4 full status, FF16 indicates 1/2 full status and when both flags are up the buffer is 3/4 full.

INPUT CONTROL

When parallel data is presented to the eight input lines, the Load Command (LC) is pulsed positive to enter the data into the buffer. The input data should remain valid for the width of the LC, and the LC should occur only when the Overflow Indicator (OI) output is low. The OI low signal

BLOCK DIAGRAM




FIGURE 1.

indicates that the input is available for loading. After a delay following the leading edge of the LC, the OI will acknowledge the input by going high. If the OI remains high, then the buffer is full and no new data should be entered. When the OI goes low, the buffer is again available for loading.

Serial data is entered into the input register on input 1. The Serial Input Clock (SIC) is used to shift the data into the register. OI acknowledges each SIC and the 8th SIC causes the byte in the input register to be inserted into the storage

If LC is pulsed during a serial entry before the 8th SIC, the byte actually entered into the buffer will be a logical OR of the partially entered serial data and the data at the parallel inputs. Bit positions in the input register that have not been shifted into will contain logical zeros.

OUTPUT CONTROL

When a byte is available in the buffer, it falls through to the output register and is available on the output pins (assuming the Output Enable signal is on). The Extend (EX) signal goes high to indicate that data is available at the output. When the using system is ready for the next byte, it should pulse the Dump Command (DC) line. EX will then go low until the next byte is available. EX stays low if the FIFO is empty.

Serial data is shifted from the output register on Output 8. The Serial Output Clock (SOC) is used to shift the data out of the register and EX responds to each clock pulse. The 8th SOC causes the output control logic to retrieve the next output byte and insert it into the output register.

If DC is pulsed during serial extraction before the 8th SOC, the next output byte is inserted into the output register and the remaining partially shifted data is lost. As the output register is shifted, it is filled with logical zeros.

BUFFER STORAGE

The first byte inserted into an empty buffer falls all the way through directly to the 8-bit output register. Succeeding input bytes are written into a random access memory array with a capacity of 31×8 . The array is designed so that it may be addressed at different locations simultaneously. In that way, data may be inserted and removed at the same time. The Write Address Counter controls the locations for storing input data and the Read Address Counter controls the locations from which data is extracted for the output. Both counters are implemented as 31-bit shift registers that move a single bit along their length to directly select the desired word lines in the storage array. This control approach eliminates binary decoding networks and is possible because both the read and write locations are always sequentially accessed.

The use of random access memory to implement the required storage means that the stored data need not be moved around internally. Only the counters that point to the data are manipulated in response to loading and dumping the FIFO. It also means that the fall-through time is minimized since new data in an empty buffer does not have to be shifted sequentially through the buffer before it is available.


RESET

To clear the buffer to its empty state and thus reset all the control counters, two control signals are used. The OI signal, which is normally an output from the FIFO, should be held in a low state by the external reset logic. LC is then pulsed positive for at least 2 microseconds and returned low. The hold on OI is then released, concluding the reset operation.

EXPANSION

Increased FIFO capacity can be obtained by using multiple 2535's in serial/parallel organizations. Sixteen-bit words, for example, may be buffered by operating two eight bit streams in parallel. In applications where the timing is not critically fast, the LC, SIC, DC, and SOC may be tied together and operated in parallel, but only one each of the OI, EX, and FF signals should be used to control the data flow.

Cascaded operation of more than one FIFO allows expansion to any word depth that is a multiple of 32. The 2535 control signals may be inter-connected without intervening logic to form a FIFO of the desired depth. See Figure 2. Data will automatically fall through to the end of the chain.



To control two cascaded devices using parallel data interconnection between them, it is only necessary to connect EX from the first device to LC of the second, and OI from the second device to DC of the first. The inputs to the first device and the outputs from the second device may then be operated in the normal modes. When data is entered into the two device combination it falls through to the output of the first device and causes the first EX to go high. The second device sees the EX as a LC, accepts the data, and responds with an OI signal which the first device sees as a DC. In this way the combination acts like one device with twice the capacity and twice the fall-through time of a single 2535.

FIFO USAGE

Asynchronous FIFO data stream buffering can come in handy in many situations. When a data sink, for example, requires data at a constant rate, the FIFO can provide the constant data stream while at the same time it can absorb data at highly variable rates from the data source.

The reverse situation can also apply. Consider a CRT terminal connected to a computer via a high speed data line. The terminal uses a large recirculating serial memory for data storage. A FIFO in the terminal can accept the constant speed data from the communication line, while at the same time it can wait for synchronization with the circulating memory and then dump a burst of data at high speed.


The circuitry required to implement a FIFO function using SSI and MSI logic can be considerable indeed. In addition to the cost of the logic replaced, the economic evaluation of the FIFO should consider inventory, ordering, testing, reliability, board space, production, design, and debugging problems associated with the old approach. In all of these areas the 2535 can provide significant advantages.

PRELIMINARY SPECIFICATION


SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2536 Universal Asynchronous Receiver-Transmitter is a general purpose, programmable MOS/LSI subsystem integrated on a single monolithic chip. The device can simultaneously convert asynchronous serial binary characters to a parallel format (receiver) and parallel binary characters to serial, asynchronous output (transmitter) with start, parity, and stop bits added or verified. Both receiver and transmitter are double buffered and fully compatible with bipolar logic. The UAR-T may be programmed as follows: the word length can be either 5, 6, 7, or 8 bits; parity generation and checking may be inhibited; the parity may be even or odd; and the number of stop bits may be either one or two. The 2536 is pin compatible with the TMS 6010, AY-5-1012, TR-1402A, S1757 & COM2502.



PIN CONFIGURATION (Top View)



FEATURES

- DIRECTLY TTL/DTL COMPATIBLE - NO INTERFACING CIRCUITS REQUIRED
- FULL DUPLEX OR HALF DUPLEX OPERATION - TRANSMITS AND RECEIVES DATA SIMULTANEOUSLY OR ALTERNATELY (AT INDEPENDENT INFORMATION RATES)
- FULLY BUFFERED - ELIMINATES NEED FOR SYSTEM SYNCHRONIZATION: FACILITATES HIGH SPEED OPERATION.
- FULLY PROGRAMMABLE - EXTERNALLY SELECTABLE:
 - WORD LENGTH: 5, 6, 7, 8 DATA BITS
 - INFORMATION RATE - UP TO 20K BAUD
 - EVEN/ODD PARITY
 - PARITY INHIBIT
 - SINGLE OR DOUBLE STOP BIT GENERATION
- AUTOMATIC DATA STATUS GENERATION:
 - TRANSMISSION COMPLETE
 - TRANSMITTER BUFFER REGISTER EMPTY
 - RECEIVED DATA AVAILABLE
 - PARITY ERROR
 - FRAMING ERROR
 - OVERRUN ERROR
- THREE-STATE OUTPUTS, RESETABLE - BUSSING CAPABILITY:
 - DATA OUTPUTS
 - STATUS FLAGS
- INTERNAL PULL-UPS ON ALL INPUTS
- CLOCK BITS TO DATA BITS RATIO - 16
OPTIONS AVAILABLE- 32, (8, 4, 2)
- HIGH SPEED OPERATION - FROM D.C. TO 320KHZ GUARANTEED
- START BIT VERIFICATION-MINIMIZES ERROR RATE
- STATIC LOGIC - STABLE
- STANDARD POWER SUPPLIES - +5V, -12V
- DUAL IN-LINE PACKAGE - CERAMIC


APPLICATIONS

PERIPHERALS	MULTIPLEXERS
TERMINALS	CONTROLLERS
PRINTERS	CARD AND TAPE READERS
MINI-COMPUTERS	KEYBOARD ENCODERS
MODEMS	REMOTE DATA ACQUISITION
CONCENTRATORS	SYSTEMS

PART IDENTIFICATION

TYPE	PACKAGE	OP. TEMP RANGE
2536f	40-Pin Ceramic DIP	0-70°C

FUNCTIONAL BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature
Storage Temperature

0°C to 70°C
-65°C to +150°C

Package Power Dissipation (2)
@T_A = 70°C

3.0W⁽¹⁴⁾

Input (3) and Supply Voltages
with respect to V_{CC}


+0.3 to -20V

DC CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V}$ (8), $V_{DD} = -12\text{V} \pm 5\%$ unless otherwise noted. (Notes 4, 5, 6, 7, 8)

SYMBOL	TEST	MIN	TYP	MAX	UNIT.	CONDITIONS
V_{IH}	Input "High" Voltage (9)	3.2		5.3	V	
V_{IL}	Input "Low" Voltage			1.05	V	
$V_{IH\phi}$	Clock Input "High" Voltage (9)	3.2		5.3	V	
$V_{IL\phi}$	Clock Input "Low" Voltage			1.05	V	
I_{IH}	Input "High" Current			10	ua	$V_{IN} = 5.0\text{V}$
I_{IL}	Input "Low" Current			1.6	ma	$V_{IN} = 0\text{V}$
$I_{IH\phi}$	Clock Input "High" Current			10	ua	$V_{IN} = 5.0\text{V}$
$I_{IL\phi}$	Clock Input "Low" Current			1.6	ma	$V_{IN} = 0\text{V}$
I_{CC}	V_{CC} Supply Current		20		ma	All Inputs Logic "High"
I_{GG}	V_{GG} Supply Current		10		ma	All Inputs Logic "High"
P_D	Power Dissipation		200		mW	All Inputs Logic "High"


TIMING DIAGRAM AND VOLTAGE WAVEFORMS



TRANSMITTER DATA INPUT LOAD CYCLE



CONTROL REGISTER LOAD CYCLE



$t_R = t_F < 10\text{ nsec}$ for all inputs

OUTPUT DELAYS

SILICON GATE MOS ■ 2536
AC CHARACTERISTICS
 $T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{CC} = 5\text{V}^{(8)}, V_{DD} = 0\text{V}, V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted. (Notes 4, 5, 6, 7, 8, 10, 11, 13)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
f_C	Clock Frequency ⁽¹²⁾	DC	480	320	KHz	(Clock/Data ratio = 16)
BR	Baud Rate		30	20	kBaud	
$t_{PW\phi}$	Clock Pulse Width	1.5	1.0	100	us	
$\overline{t_{PW\phi}}$	Clock Pulse Width	1.5	1.0	DC	us	
t_{DS}	Data Strobe Width	200			ns	
t_{CS}	Control Strobe Width	200			ns	
t_{MR}	Master Reset Pulse Width	1.0			us	
t_{RDA}	Receiver Data Available Reset Pulse Width	300			ns	
t_{RDE}	Receiver Data Enable Pulse Width	400			ns	
t_{SWE}	Status Word Enable Pulse Width	400			ns	
t_{NP}	Parity Inhibit Pulse Width ⁽¹¹⁾	400			ns	
t_{EPS}	Even/Odd Parity Pulse Width ⁽¹¹⁾	400			ns	
t_{SBS}	Stop Bit Select Pulse Width ⁽¹¹⁾	400			ns	
T_{WLS}	Word Length Select Pulse Width ⁽¹¹⁾	400			ns	
t_S	Data and Control Set-up Time	10			ns	
t_H	Data and Control Hold Time	20			ns	
t_{RR}	Receiver Reset Delay (RDA to DA)		0.5		us	
t_{FO}	Flag Output Delay (SWE to Flag)	0.3			us	
V_{OL}	Output "Low" Voltage			0.4	V	1 TTL Load ($I_{OUT} = 1.6\text{mA}$)
V_{OH1}	Output "High" Voltage Driving 1 TTL Load	3.0	3.5		V	1 TTL Load ($I_{OUT} = -100\mu\text{A}$)
V_{OH2}	Output "High" Voltage Driving MOS	3.5	4.0		V	
t_{OL}	Receiver Output Logic "Low" Delay		300	500	ns	1 TTL Load
t_{OH}	Receiver Output Logic "High" Delay		300	500	ns	1 TTL Load
C_{IN}	Input Capacitance (all inputs)			10	pF	@1MHz; $V_{IN} = V_{CC}; V_{AC} = 25\text{mV p-p}$
C_ϕ	Clock Input Capacitance			10	pF	@1MHz; $V_{IN} = V_{CC}; V_{AC} = 25\text{mV p-p}$

NOTES:

- Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 50°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and nominal supply voltages.

- V_{CC} tolerance is $\pm 5\%$. Any variation in actual V_{CC} will be tracked directly by V_{IL} , V_{IH} , and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
- The 2536 is equipped with an internal pull-up device on all input terminals to enhance the "1" level of driving TTL gate. The pull-up impedance is typically 10K ohms to V_{CC} .
- Output load capacitance 20pF max.
- Input rise and fall times 10ns. Output load is one standard TTL gate.
- Clock frequency is 16 times Baud rate for a standard 2536.
- NP, EPS, WLS1, WLS2, and SGS are normally static signals. A minimum pulse width has been indicated for possible pulsed operation.
- Note that this figure is the maximum dissipation allowed in this package. Actual device power dissipation can be found in the D.C. Characteristics Table.


DESCRIPTION OF PIN FUNCTIONS

PIN NO.	NAME	SYMBOL	FUNCTION
1	V _{CC} Power Supply	V _{CC}	+5V Supply
2	V _G Power Supply	V _G	-12V Supply
3	Ground	V _{GND}	Ground
4	Received Data Enable	RDE	A logic "0" input enables the outputs (RD ₈ -RD ₁) of the receiver buffer register.
5-12	Receiver Data Outputs	RD ₈ - RD ₁	These are the 8 data output lines. Received characters are right justified, the LSB always appears on RD ₁ . These lines have resettable three-state outputs; i.e., they have normal TTL output characteristics when RDE is "0" and a high impedance state when RDE is "1". Thus, the data output lines can be "bus" structured. Unused data output lines, as selected by WLS ₁ and WLS ₂ , have a "0" output.
13	Receiver Parity Error	PE	This three-state output (enabled by "0" on SWE) goes to a logic "1" if the received character parity bit does not agree with the selected parity.
14	Receiver Framing Error	FE	This three-state output (enabled by "0" on SWE) goes to a logic "1" if the received character does not have a valid stop bit.
15	Receiver Over-Run Error	OR	This three-state output (enabled by "0" on SWE) goes to a logic "1" if the previously received character is not read (DA output not reset with RDA) before the present character is transferred to the receiver holding register.
16	Status Word Enable	SWE	A logic "0" on this line enables three-state outputs (PE, FE, OR, DA, TBE) of the status buffer register.
17	Receiver Clock	RCP	Receiver clock line input. Frequency is 16 times (16X) the desired receiver baud rate. Other versions available on special order (contact Signetics) (32X, 8X, 4X, 2X).
18	Reset Data Available	RDA	A logic "0" will reset the DA line to a "0".
19	Receiver Data Available	DA	This three-state output (enabled by "0" on SWE) goes to a logic "1" when an entire character has been received and transferred to the receiver buffer register.
20	Receiver Serial Input	SI	This input accepts the serial bit input stream into receiver register at a point determined by the character length, parity, and the number of stop bits. A Mark (logic "1") to Space (logic "0") transition is required for initiation of data reception. A logic "1" must be present when data is not being received.
21	External (Master) Reset	MR	This line is strobed to a logic "1" to clear the logic after power turn-on. It resets all registers and sets the transmitter serial output line, SO and all three-state outputs to a logic "0".
22	Transmitter Buffer Empty	TBE	The transmitter buffer empty flag (enabled by "0" on SWE) goes to a logic "1" when the transmitter buffer register has transferred its content to the transmitter register and may be loaded with a new character.
23	Transmitter Data Strobe	DS	A "0" strobe on this line enters a character into the transmitter buffer register. A rising (positive) edge transition of that strobe transfers the character into the transmitter register if it is not in the process of transmitting a character. If a character is being transmitted, the transfer is delayed until its transmission is completed. Upon completion, the new character is transferred simultaneously with the initiation of its serial transmission (start bit).


DESCRIPTION OF PIN FUNCTIONS (Cont'd)

PIN NO.	NAME	SYMBOL	FUNCTION															
24	Transmitter End of Character	TRE	A logic "1" on this output indicates that the transmitter register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character or for one-half of a TCP period in the case of continuous transmission.															
25	Transmitter Serial Output	SO	The content of the transmitter register (start bit, data bits, parity bit, and stop bit(s)), are serially shifted out on this line. It will remain at logic "1" when no data is being transmitted. A start of transmission is defined as the transition from logic "1" to a logic "0" of the start bit.															
26-33	Transmitter Data	DB ₁ - DB ₈	There are 8 data input lines (strobed by DS) available. Unused data input lines, as selected by WLS1 and WLS2, may be in either logic state. The LSB should always be placed on DB ₁ . A logic "1" input will cause a logic "1" output to be transmitted.															
34	Control Strobe	CS	A "1" strobe on this line enters the control bits (EPS, NP, SBS, WLS2, and WLS1) into the control register. This line may be strobed or hard-wired to a logic "1" level.															
35	Parity Inhibit	NP	A logic "1" on this line inhibits the parity generation and verification circuits. It clamps the PE line to a logic "0". The stop bit(s) will immediately follow the last data bit. If not used, this line must be tied to a logic "0".															
36	Number of Stop Bits Select	SBS	This line selects the number of stop bits (logic "1") generated after a parity bit during transmission. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits.															
37-38	Number of Data Bits/ Character Select	WLS1 WLS2	These two lines will be internally decoded to select either 5, 6, 7, or 8 data bits per character.															
			<table border="1"> <thead> <tr> <th>WLS1</th> <th>WLS2</th> <th>Bits/Character</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>5</td> </tr> <tr> <td>1</td> <td>0</td> <td>6</td> </tr> <tr> <td>0</td> <td>1</td> <td>7</td> </tr> <tr> <td>1</td> <td>1</td> <td>8</td> </tr> </tbody> </table>	WLS1	WLS2	Bits/Character	0	0	5	1	0	6	0	1	7	1	1	8
WLS1	WLS2	Bits/Character																
0	0	5																
1	0	6																
0	1	7																
1	1	8																
39	Odd/Even Parity Select	EPS	The logic level on this pin, in conjunction with the NP input, selects the type of parity mode which will be generated by the transmitter and checked by the receiver. A logic "0" will insert odd parity and a logic "1" will insert even parity.															
40	Transmitter Clock	TCP	Transmitter clock line input. Frequency is 16 times (16X) the desired baud rate. Note: other versions are available on special order (32X, 8X, 4X, 2X).															

TTL INTERFACE CIRCUIT




UAR-T RECEIVER OPERATION TIMING DIAGRAM




NOTES:

1. This is the time when the error conditions are detected, if error occurs.
2. Data available is set only when the received data PE, FE, OR has been transferred to the buffer registers.
3. All information is good in buffer register until data available tries to set for next character.
4. Above shown for 8 level code parity and two stop for no parity stop bits follow data.
5. For all level codes, the data in the holding register is right justified; that is, LSB always appears in RD1 (Pin 12).
6. These data strobes are internally generated to sample at the center of a bit.
7. If the receiver serial input (SI) line remains "Spacing" (Logic "0") for 1/2 a bit time, a genuine start bit is verified. Should the line return to a "Marking" condition (logic "1") prior to a 1/2 of a bit time, the start bit verification process will be reset (invalid start bit). See Detail.

DETAIL




UAR-T TRANSMITTER OPERATION TIMING DIAGRAM



NOTE: Transmitter initially assumed inactive at start of diagram. Shown for 8 level code and parity and two stops.

1. Bit Time = 16 clock cycles.
2. If transmitter is inactive the start pulse will appear on line within 1 clock cycle of time data strobe occurs. See detail.
3. Since transmitter is double buffered another data strobe can occur anywhere during transmission of character 1.

Detail:



RECEIVER OPERATION


INITIALIZING

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud rate. The previous conditions will set data available (DA) to a logic "0".

After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from Marking (logic "1") to Spacing (logic "0") which initiates start bit. The start bit is valid if, after transition from logic "1" to logic "0", the SI line continues to be at logic "0", when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (Marking to Spacing) when the 16X clock is in logic "1" state, the bit time for center sampling, will begin when the clock line transitions from a logic "1" to a logic "0" state. After verification of a genuine start bit, data bit reception, parity bit reception, and stop bit(s), reception proceeds in an orderly manner.

While receiving parity and stop bit(s) the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip flop and/or the framing error flip flop to a logic "1". It should be noted that if the No Parity Mode is selected, the PE (parity error) will be set to a logic "0".

Once a full character is received, internal logic looks at the data available (DA) signal to determine if data has been read out. If the DA signal is at a logic "1" the receiver will assume data has not been read out and the over run flip flop of the status buffer register will be set to a logic "1". If the DA signal is at a logic "0", the receiver will assume that data has been read out. After DA goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.




TRANSMITTER OPERATION

INITIALIZING

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud rate. The above conditions will set TBE, TRE, and SO to logic "1" (line is Marking).

After initializing is completed, user may set control bits and data bits with control bits selection normally occurring before data bits selection. However, one may set both \overline{DS} and CS simultaneously if minimum pulse width specifications are followed. Once data strobe (\overline{DS}) is pulsed, the TBE signal will change from a logic "1" to a logic "0" indicating that the data bits buffer register is filled with a previous character and is unable to receive new data bits, and transmitter shift register is transmitting previously loaded data. When transmitter shift register is empty, data bits in the buffer register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and TRE going to a logic "0", and TBE will also go to a logic "1" indicating that the shifting operation is completed and that the data bits buffer register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed due to double buffering (separate data bits buffer register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, TRE will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBE is a logic "0" as was previously discussed.



SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2548 2048x1 Dynamic Random Access Memory employs enhancement mode P-channel devices integrated on a single monolithic chip. The device is fully decoded and contains built-in refresh amplifiers. All address input data and control lines are directly TTL compatible. Clocking is performed by three high level (0V to -20V) nonoverlapping clock inputs. (Use Signetics N575 Clock Driver.) The output data line supplies a minimum "1" level output of 600 μ A. (Use Signetics 8T25 Sense Amplifier.)


FEATURES

- HIGH STORAGE DENSITY
- READ ACCESS TIME 345ns MAX.
- READ/WRITE CYCLE TIME 560ns MAX.
- REFRESH PERIOD - 2ms FOR 0°C TO 70°C AMBIENT
- AUTOMATIC REFRESH OF A 64 BIT COLUMN DURING EACH READ
- LOW POWER DISSIPATION 150 μ W/BIT MAX. (AT 1.8MHz)
- STANDBY POWER 2 μ W/BIT MAX.
- STANDARD 22 PIN DIP PACKAGE, 400 MIL ROW SPACING
- VCC = 5V, VBB = 8.5V, VDD = -15V
- ALL INPUTS EXCEPT CL1, CL2, CL3 ARE TTL COMPATIBLE
- ADDRESS AND CHIP SELECT INPUT LATCHES PROVIDED ON CHIP
- CHIP SELECT PERMITS SIMPLE MEMORY EXPANSION


APPLICATIONS

CORE MEMORY REPLACEMENT
DOUBLED STORAGE CAPACITY (OVER 1K RAMS)
BUFFER STORES
MAIN MEMORY

GENERAL TIMING AND OPERATION



PIN CONFIGURATION (TOP VIEW)



BIPOLAR COMPATIBILITY

All address lines, control lines and data input lines are directly TTL compatible and defined in positive logic. The three clocks require high level drivers. The data out line is a non-inverted current source output requiring a sense amplifier or high impedance gate. (Signetics N575 Clock Driver and 8T25 Sense Amplifier are recommended.)

GENERAL TIMING AND OPERATION

1. During period 1 internal nodes are precharged. The rising edge of CL1 (end of Period 1) clocks input address and CS data into storage elements.
2. During period 2 the row and column decoders select the desired bit.
3. During period 3 the information in the bit is exclusive OR'd with the selected information contained in the column inversion memory. The result is sent to the output. The output information is stable near the end of period 3.
4. During period 4 the write enable circuitry is activated. The internal data-in level is determined by exclusive OR'ing the actual input with the selected information contained in the column inversion memory.
5. If a write is desired during period 5, data is written into the selected bit. The information stored in all other bits sharing the same addressed column is inverted and refreshed. The appropriate bit of the column inversion memory is also inverted and refreshed.

If a refresh is desired during period 5, the information stored in all bits sharing the same addressed column is inverted and refreshed. The appropriate bit of the column inversion memory is also inverted and refreshed.

PART IDENTIFICATION

TYPE	PACKAGE	OP. TEMP. RANGE
2548I	22-Pin Ceramic DIP (0.4")	0–70°C
2548XC	22-Pin Plastic DIP	0–70°C

NOTE: "0" = 0 V, "1" = +5 V


MAXIMUM GUARANTEED RATINGS ⁽¹⁾

Operating Ambient Temperature	0°C to 70°C
Storage Temperature	–65°C to 150°C
All Input or Output Voltage with respect to the most positive supply V_{BB}	+0.3 V to –25 V
Supply Voltages with respect to V_{BB}	+0.3 V to –25 V
Package Power Dissipation at $T_A = 25^\circ\text{C}$	800 mW

NOTES:

- Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- The V_{BB} supply should be applied at or before the V_{CC} supply.
- t_r and $t_f = 20\text{ns}$ for all inputs. All timing measurements are made at the 50% points.
- Only CL1 and CL2 are required for a short read cycle. 60 ns after CL2 the next cycle can start. No refresh occurs when using short read cycles.

BLOCK DIAGRAM



DC CHARACTERISTICS

 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V}$, $V_{BB} = 8.5\text{ V} \pm 0.5\text{ V}$, $V_{DD} = -15 \pm 1\text{ V}$ unless otherwise noted. ⁽²⁾

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I_{LC}	Clock Load Current			5.0	μA	$V_{CLK} = V_{DD}$
I_{LI}	Input Load Current			1.0	μA	$V_{IN} = V_{DD}$
I_{LO}	Output Leakage Current			1.0	μA	$V_{OUT} = V_{DD}$, $CL2 = V_{CC}$ $CL3 = V_{CC}$
I_{DD}	Average Power Supply Current			10.0	mA	$T_A = 25^\circ\text{C}$, $T_{cyc} = 560\text{ ns}$
I_{BB}	Average Power Supply Current			500.0	μA	$T_A = 25^\circ\text{C}$, $T_{cyc} = 560\text{ ns}$
V_{IL}	Input Low Voltage	$V_{DD} - 1.0$		$V_{CC} - 4.5$	V	
V_{IH}	Input High Voltage	$V_{CC} - 1.5$		V_{CC}	V	
V_{ILC}	Clock Input Low Voltage	-16		-14	V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - 1.5$		V_{CC}	V	
I_{OH}	Output High Source Current	0.6			mA	$R_L = 1.1\text{ K}$ connected to 0 V
I_{OL}	Output Low Source Current			25.0	μA	$R_L = 1.1\text{ K}$ connected to 0 V
C_{ADD}	Address Input Capacitance			5.0	pF	
C_{CS}	\overline{CS} Input Capacitance			5.0	pF	
C_{RW}	R/W Input Capacitance			5.0	pF	$V_{IN} = V_{CC}$, $f = 1\text{ MHz}$
C_{DI}	D I Input Capacitance			6.0	pF	
C_{CL1}	CL1 Input Capacitance			35.0	pF	
C_{CL2}	CL2 Input Capacitance			16.0	pF	
C_{CL3}	CL3 Input Capacitance			25.0	pF	
C_{OUT}	Output Capacitance			5.0	pF	$V_{CL1} = V_{DD}$, $V_{OUT} = V_{CC}$ $V_{CL2} = V_{CL3} = V_{CC}$, $f = 1\text{ MHz}$

AC CHARACTERISTICS ⁽³⁾


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V}$, $V_{BB} = 8.5\text{ V} \pm 0.5\text{ V}$, $V_{DD} = -15\text{ V} \pm 1\text{ V}$ unless otherwise noted. ⁽²⁾

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
General Memory Cycle Timing						
T_{REF}	Time Between Refresh			2.0	ms	
T_{1PW}	CL1 Pulse Width	75			ns	
T_{12}	CL1 to CL2 Gap	75			ns	
T_{2PW}	CL2 Pulse Width	240			ns	
T_{23}	CL2 to CL3 Gap	50			ns	
T_{3PW}	CL3 Pulse Width	70			ns	
T_{31}	CL3 to CL1 Gap	50			ns	
T_{AS}	Address & Chip Select Setup Time	40			ns	
T_{AH}	Address & Chip Select Hold Time	60			ns	
T_{OUT}	CL2 to Output Access Time	230			ns	$R_L = 1.1\text{ K}$, $C_L = 30\text{ pF}$ $V_{REF} = 500\ \mu\text{A}$
T_{CYC}	Cycle Time	560			ns	
$T_{SRC}^{(4)}$	Short Read Cycle Time	450			ns	
$T_{21}^{(4)}$	CL2 to CL1 Gap (for SRC only)	60			ns	
Read/Refresh Cycle Timing						
T_{ACC1}	CL1 to Output Access	380			ns	$T_{1PW} + T_{12} + T_{OUT}$
T_{ACC1}	Address or Chip Select to Output	345			ns	$T_{AS} + T_{12} + T_{OUT}$
T_{RWS3}	Read Setup Time	60			ns	
T_{RWH3}	Read Hold Time	20			ns	
Read/Write Cycle Timing						
T_{RWS2}	Write Setup Time	0			ns	
T_{DS1}	Data High Setup Time	100			ns	
T_{DS0}	Data Low Setup Time	60			ns	
T_{DH}	Data Hold Time	20			ns	

GENERAL NOTES:

- A. Everytime a column is accessed during a normal memory cycle (either a READ or a WRITE, but not a SHORT READ), all 64 bits in that column are refreshed.
- B. Refreshing continues to occur even if the device is not selected ($\overline{CS} = "1"$).
- C. When $\overline{CS} = "1"$ the Data In and Read/Write inputs are disabled so that no data can be written into the device. When $\overline{CS} = "1"$, the output of the device is left floating so that many device outputs can easily be OR'ed together.
- D. A_0 through A_4 are the column address lines. A_5 through A_{10} are the row address lines.
- E. For proper refreshing, all column addresses (32 of them) must be selected at least once during every 2 ms period.
- F. Inputs A_0 through A_{10} and \overline{CS} are essentially clocked into the device on the rising edge of CL1. They are then held by internal latches for the duration of each memory cycle.
- G. The RAM is non-inverting such that data written in as a "1" ($D_I = "1"$) is read out as a positive current greater than $600\ \mu\text{A}$. Data written in as a "0" is read out as a very small current less than $25\ \mu\text{A}$.

TIMING DIAGRAM



NOTES:

1. Signal may change with no effect.
2. Data In can go low but cannot go high during this time.

PRELIMINARY SPECIFICATION

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The 2580 is a high speed 8,192 Static Read-Only Memory available in a 2048x4 organization. This device has TTL compatible inputs and outputs and requires +5V and -12V power supplies. A READ input controls the entry of data from the ROM into output latches. Three-state outputs allow OR tying for implementing larger memories. The outputs are enabled by a programmable four bit select code applied to four binary chip select terminals.

FEATURES

- 2048x4 ORGANIZATION
- 625ns TYPICAL ACCESS TIME
- STATIC OPERATION, NO REFRESHING
- OUTPUT LATCHES
- BUILT-IN 1 OF 16 CHIP ENABLE DECODER
- TTL/DTL COMPATIBLE INPUTS
- TTL/DTL COMPATIBLE THREE-STATE OUTPUTS
- $V_{CC} = +5V$, $V_{GG} = -12V$, $V_{DD} = 0V$
- 24 PIN SILICONE DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY


APPLICATIONS

- MICRO-PROGRAMMING
- LOOK-UP TABLES
- CODE CONVERSION
- RANDOM LOGIC SYNTHESIS
- CHARACTER GENERATION

BIPOLAR COMPATIBILITY

All inputs of the 2580 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6mA sufficient to drive one standard TTL load.

PIN CONFIGURATION (Top View)




PART IDENTIFICATION

PART NUMBER	OP. TEMP. RANGE	PACKAGE
2580N	0-70°C	24-PIN DIP
2580I	0-70°C	24-PIN DIP

Note: "0" = 0V, "1" = +5V

BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature
Storage Temperature

0°C to 70°C
-65°C to +160°C

Package Power Dissipation² @ 70°C
Input³ and Supply Voltages
with respect to V_{CC}

730mW
+0.3 to -20V

DC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = 0\text{V}$, $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted. (See notes 4, 5, 6, 7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I_{LI}	Input Load Current		10	500	nA	$V_{IN} = -5.5\text{V}$ $T_A = 25^\circ\text{C}$
I_{LO}	Output Leakage Current		10	1000	nA	$V_{OUT} = 0\text{V}$ $T_A = 25^\circ\text{C}$ $V_{CE} = V_{CC}$
I_{CC}	V_{CC} Power Supply Current		23	35	mA	(B)
I_{GG}	V_{GG} Power Supply Current		23	35	mA	(B)
V_{IL}	Input Logic "0"			1.05	V	
V_{IH}	Input Logic "1"	3.2		5.3	V	

AC CHARACTERISTICS


$T_A = 25^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 0\text{V}$, $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V_{OL}	Output Logic "0"			0.8	V	One TTL Load
V_{OH}	Output Logic "1"	3.5			V	One TTL Load
t_{RPW}^{10}	Read Pulse Width	500	400		ns	
t_{RPW}^9	Read Pulse Width	500	400		ns	
t_{AD}	Address Delay Time (t1)			50	ns	
t_{AH}	Address Hold Time	0			ns	
t_{A1}	Address to Output Delay		625	700	ns	
t_{A2}	End of Read Pulse to Output Delay		200	250		
C_{IN}	Input Capacitance			10	pF	$f = 1\text{MHz}$, $V_{AC} = 25\text{mV p-p}$ $V_{IN} = V_{CC}$

NOTES:


- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and nominal supply voltages.
- Outputs open, $t_{RPW} = 500\text{ns}$, $t_{RPW} = 500\text{ns}$.
- During t_{RPW} data is clocked into the output latches and the address decoders are precharged in preparation for the next cycle.
- During t_{RPW} addresses are decoded and sent to the memory matrix; and the stored memory data is moved to the data inputs of the output RS latches. This data is clocked into the output latches at the end (falling edge) of the READ pulse. After t_{A2} , data appears at the output terminals.
- Addresses must be stable within 50ns after the READ line rises and must remain stable until the READ line falls.

TIMING DIAGRAM



Note: All measurements made at 50% points.
Input $t_r = t_f = 10ns$.

AC TEST SETUP




CODING FORMAT

Coding data for the 2580 may be sent to Signetics via punched cards or via a written truth table. Cards are preferred since errors are essentially eliminated.

On receipt of a card deck, Signetics will translate the card deck to a truth table using the Signetics Computer Aided Design (CAD) facility. The truth table will then be sent to the customer requesting engineer for final approval. On receipt of final approval, Signetics will cut the rubylith mask and proceed with manufacture.

CARD FORMAT



CODING FORMAT (Cont'd)

DATA CARD FORMAT

- Col 1-4 Decimal equivalent of first data word location.
Example: 0124
Note: leading zeros must be used for addresses from 0000 to 0999.
- Col 5 Dash (-) to separate numbers
- Col 6-9 Address of last data word on card
- Col 10 Blank
- Col 11-14 First data word (D₄, D₃, D₂, D₁)
- Col 15 Blank
- Col 16-19 Second data word
- Etc. thru column 71
- Col 72-80 Reserved for comments (These columns are ignored by the computer)

Up to twelve (12) data words can be coded on one card. Less than 12 may be used as long as the first and last addresses are given in columns 1-9.

EXAMPLE

0000-0011 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 RESERVED FOR COMMENTS

www.7580ll

MAXIMUM GUARANTEED RATINGS:

Operating Ambient Temperature	0°C to +70°C
Storage Temperature; All Input, Output, and Supply Voltages with respect to V _{SS}	-65°C to +150°C
Package Power Dissipation "B" Pkg.	640 mW
"I" Pkg.	800 mW

DC AND OPERATING CHARACTERISTICS:

T_A = 0°C to +70°C, V_{CC} = +5V ±5%, V_{SS} = 0V unless otherwise noted.


SYMBOL	TEST	MIN	TYP	MAX	UNITS	CONDITIONS
I _{LI}	Input Leakage			500	nA	V _{IN} = 5.25V
I _{LO}	Output Leakage			500	nA	V _{OUT} = 5.25V
V _{IH}	Input High Level Voltage (All Inputs)	2.2		5.25	V	
V _{IL}	Input Low Level Voltage (All Inputs)	-0.3		0.65	V	
V _{OL}	Output Low Voltage	0		0.4	V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage	2.4		V _{CC}	V	I _{OH} = -100 μA
I _{CC}	Supply Current		35	50	mA	Output Open
C _{IN}	Input Capacitance (Any Input)		5	10	pF	
C _{OUT}	Output Capacitance		5	10	pF	

AC CHARACTERISTICS:


T_A = 0°C to +70°C, V_{CC} = +5V ±5%, V_{SS} = 0V unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNITS	CONDITIONS
READ CYCLE						
t _{RC}	Read Cycle 2602	1.0			μS	At Minimum Read Cycle
	2602-1	0.6			μS	
t _{AC}	Address to Chip Select Delay	2602		0.4	μS	
		2602-1		0.2	μS	
t _A	Access Time	2602		1.0	μS	
		2602-1		0.5	μS	
WRITE CYCLE						
t _W	Write Cycle	1μS			μS	
t _{AC}	Address to Chip Select Delay	0.05			μS	
t _{WD}	Address to Write Pulse Delay	0.4			μS	
t _{WP}	Write Pulse Width	0.5			μS	
t _{DW}	Data Set-up Time	0.25			μS	
t _{DH}	Data Hold Time	0.1			μS	
CHIP SELECT AND DESELECT						
t _{CW}	Chip Select Pulse Width			0.3	nS	
t _{CS}	Access Time Through Chip Select Input			0.2	μS	
t _{CD}	Chip Deselect Time			0.2	μS	
t _{R/WS}	Read/Write Set-Up Time	0.5			μS	

TIMING DIAGRAMS



CHIP SELECT AND DESELECT



NOTE: Timing measured from 50% points.

CUSTOM CODING INFORMATION

COMPANY _____
 ADDRESS _____
 CITY _____ STATE _____ ZIP _____
 TEL. _____
 AUTHORIZED SIGNATURE _____
 BASIC PRODUCT TYPE _____
 DATE _____
 CUSTOMER PRINT OR I.D. NUMBER _____
 PURCHASE ORDER NUMBER _____


BASIC INFORMATION

- DEVICE TYPE N24
- NUMBER OF CHIP SELECTS 1 3
- CHIP SELECT CODE CE₃ CE₂ CE₁
- OUTPUT DEVICE MOS RESISTOR
 TTL (Bare Drain)
- ORGANIZATION 8 X 256 4 X 512
 8 X 128 4 X 256
- PACKAGE 16 PIN 24 PIN
- LOGIC "1" MORE NEGATIVE VOLTAGE
 LOGIC "0" MORE POSITIVE VOLTAGE
- INSTRUCTIONS FOR COMPLETING TRUTH TABLE
 (Required only if computer punch cards are not used)
 FOR 8 X 256 USE COLUMN I ADDRESS— OUTPUTS B1—B8
 FOR 8 X 128 USE COLUMN I ADDRESS— OUTPUTS B1—B8
 FOR 4 X 256 USE COLUMN I ADDRESS WORDS 0—127, OUTPUTS B1—B4; COLUMN II ADDRESS WORDS 128—255, OUTPUTS B5—B8
 FOR 4 X 512 USE COLUMN I ADDRESS WORDS 0—255, OUTPUTS B1—B4; COLUMN III ADDRESS WORDS 256—511, OUTPUTS B5—B8

ORGANIZATION


The Signetics 2400 Series is a family of read-only memories. The 2410, 2420, and 2430 Series are offered with the following organizations.

2410




2410 Series- 1024 bit read-only memory organized as 256 words of 4 bits in a 16 pin dip.

2420



2420 Series- 1024 bit read-only memory organized a 128 words by 8 bits or 256 words by 4 bits. If the 256 words by 4 organization is specified outputs will appear on pins 4, 6, 8, and 10.

2430



2430 Series- 2048 bit read-only memory organized as 256 words by 8 bits or 512 words by 4 bits. If the 512 word by 4 organization is specified outputs will appear on pins 4, 6, 8, and 10.

ROM SELECTION CHART

TYPE	ORGANIZATION	PACKAGE	OUTPUTS	CHIP SELECT CONTROLS
N2410I	256 x 4	18-Pin Ceramic DIP	MOS Pull-up	1
N2411I	256 x 4	18-Pin Ceramic DIP	Bare Drain	1
N2420Y	128 x 8, 256 x 4	24-Pin Ceramic DIP	MOS Pull-up	1
N2421Y	128 x 8, 256 x 4	24-Pin Ceramic DIP	Bare Drain	1
N2425Y	128 x 8, 256 x 4	24-Pin Ceramic DIP	MOS Pull-up	3 (binary coded)*
N2426Y	128 x 8, 256 x 4	24-Pin Ceramic DIP	Bare Drain	3 (binary coded)*
N2430Y	512 x 4, 256 x 8	24-Pin Ceramic DIP	MOS Pull-up	1
N2431Y	512 x 4, 256 x 8	24-Pin Ceramic DIP	Bare Drain	1
N2435Y	512 x 4, 256 x 8	24-Pin Ceramic DIP	MOS Pull-up	3 (binary coded)*
N2436Y	512 x 4, 256 x 8	24-Pin Ceramic DIP	Bare Drain	3 (binary coded)*

*Mask Programmable

CIRCUIT OPTION

The following circuit options are available for the user's particular needs:

OUTPUT BUFFER

For all series the user has the option of MOS or TTL outputs. This must be specified by the user.

- MOS output- an output having an MOS resistor connected to VDD. This allows interfacing with other MOS devices.
- TTL output- an output having no MOS resistor connected to VDD. Commonly called a "bare drain" output; this allows direct interfacing with TTL circuits and external "wired AND" capability.

CHIP SELECT

- "Single" ROM- one which has only one chip select. A logical "0" on the chip select line places all outputs in the "1" state (or open-circuited in the case of a "TTL" output).
- "Coded" ROM- one which has a three digit binary code chip select. This allows paralleling up to eight devices without external chip select logic thereby allowing the user to save the cost of extra packages and PC board space.
- 2410 Series may only be ordered as a "single" ROM (one chip select).
- 2420 and 2430 Series may be ordered as "single" or "coded" ROM's (one chip select or three chip selects).

DEFINITIONS

Logic definition:

All logic is assumed negative

"0" is the more positive voltage

"1" is the more negative voltage

Input definition:

A1 is the least significant input address

A8 is the most significant input address

INPUT FORMAT

Programming information for Signetics' 2400 Series should be transmitted to Signetics in the form of computer punched cards accompanied by information on the various circuit options desired. Upon receipt of each deck and the circuit option desired for that deck a computer generated truth table will be made and a copy of this truth table returned to the customer. This minimizes the possibility of error and allows the best possible delivery (normally 4 weeks after receipt of card deck).

Upon receipt of the computer generated truth table check it carefully and if any errors are discovered notify Signetics immediately.

The Signetics' 2400 Series Read-Only Memory can be programmed so that for any binary input A1 through A8 the outputs B1 through B8 are uniquely determined. Each deck of cards sent to Signetics must contain a card describing the options desired (card 1), the unique outputs for each word in memory (cards 2 through 129 or 257, depending on organization), and cards specifying the address to which the computer generated truth table should be sent. Cards should be punched according to the format on the following pages.

If it is not feasible to use computer punched cards, the user should describe the circuit option desired and complete the truth table. Upon receipt of pages Signetics will punch the computer cards and return a copy of the computer generated truth table. (the user can realize a substantial savings associated with the coding charge by using computer cards).

CARD 1

COLUMN	DATA
1-8	Starting at column 1- punch "coded" or "single"
9-11*	If "coded", punch the binary code chip select (i.e., 101), if "single" leave blank
12	Leave blank
13-17	Punch the ROM organization desired (i.e., 8 X 256, 4 X 512), etc.
18	Leave blank
19-21	Punch MOS for an MOS output. Punch TTL for a TTL output (bare drain)
22-27	Leave blank (For CM No.)
28-33	Punch the basic device type desired (i.e., N24101, N2420Y), etc.
34-80	Comments punched here will appear as the title on the truth table. This should include customer part identification

*CE₃, CE₂ and CE₁ respectively

**CARD 2 THROUGH 129 (8 X 128 Organization)
2 THROUGH 257 (8 X 256 Organization)**

Each card specifies the output of one 8-bit word in columns 1 through 8. The decimal equivalent of the binary coded input address for that word is punched in columns 78, 79, and 80.

COLUMN	DATA
1-8	Punch outputs B1 through B8 in columns one through eight respectively
9-77	Leave blank
78-80	Punch decimal equivalent of binary coded input address which corresponds to the outputs punched in Columns 1-8
	Column 78- Hundreds Digit
	Column 79- Tens Digit
	Column 80- Units Digit

**CARDS 2 THROUGH 257
(4 X 512 Organization only)**

Each card specifies the output of two 4-bit words in columns 1 through 8. The decimal equivalent of the binary coded input address is punched in columns 78, 79, and 80.

COLUMN	DATA
1-4	Punch output for words 0-255
5-8	Punch output for words 256-511
9-77	Leave blank
78-80	Punch decimal equivalent of binary coded input address of the word corresponding to the outputs punched in Columns 1-4
	Column 78- Hundreds Digit
	Column 79- Tens Digit
	Column 80- Units Digit

**CARDS 2 THROUGH 129
(4 X 256 Organization only)**

Each card specifies the output of two 4-bit words in columns 1 through 8. The decimal equivalent of the binary coded input address is punched in columns 78, 79, and 80.

COLUMN	DATA
1-4	Punch output for words 0-127
5-8	Punch output for words 128-255
9-77	Leave blank
78-80	Punch decimal equivalent of binary coded input address corresponding to the outputs punched in Columns 1-4
	Column 78- Hundreds Digit
	Column 79- Tens Digit
	Column 80- Units Digit

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHAR-ACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
0	0	0	0	0	0	0	0	000	128	256									
0	0	0	0	0	0	0	1	001	129	257									
0	0	0	0	0	0	1	0	002	130	258									
0	0	0	0	0	0	1	1	003	131	259									
0	0	0	0	0	1	0	0	004	132	260									
0	0	0	0	0	1	0	1	005	133	261									
0	0	0	0	0	1	1	0	006	134	262									
0	0	0	0	0	1	1	1	007	135	263									
0	0	0	0	1	0	0	0	008	136	264									
0	0	0	0	1	0	0	1	009	137	265									
0	0	0	0	1	0	1	0	010	138	266									
0	0	0	0	1	0	1	1	011	139	267									
0	0	0	0	1	1	0	0	012	140	268									
0	0	0	0	1	1	0	1	013	141	269									
0	0	0	0	1	1	1	0	014	142	270									
0	0	0	0	1	1	1	1	015	143	271									
0	0	0	1	0	0	0	0	016	144	272									
0	0	0	1	0	0	0	1	017	145	273									
0	0	0	1	0	0	1	0	018	146	274									
0	0	0	1	0	0	1	1	019	147	275									
0	0	0	1	0	1	0	0	020	148	276									
0	0	0	1	0	1	0	1	021	149	277									
0	0	0	1	0	1	1	0	022	150	278									
0	0	0	1	0	1	1	1	023	151	279									
0	0	0	1	1	0	0	0	024	152	280									
0	0	0	1	1	0	0	1	025	153	281									
0	0	0	1	1	0	1	0	026	154	282									
0	0	0	1	1	0	1	1	027	155	283									
0	0	0	1	1	1	0	0	028	156	284									
0	0	0	1	1	1	0	1	029	157	285									
0	0	0	1	1	1	1	0	030	158	286									
0	0	0	1	1	1	1	1	031	159	287									
0	0	1	0	0	0	0	0	032	160	288									
0	0	1	0	0	0	0	1	033	161	289									
0	0	1	0	0	0	1	0	034	162	290									
0	0	1	0	0	0	1	1	035	163	291									
0	0	1	0	0	1	0	0	036	164	292									

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHAR-ACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
0	0	1	0	0	1	0	1	037	165	293									
0	0	1	0	0	1	1	0	038	166	294									
0	0	1	0	0	1	1	1	039	167	295									
0	0	1	0	1	0	0	0	040	168	296									
0	0	1	0	1	0	0	1	041	169	297									
0	0	1	0	1	0	1	0	042	170	298									
0	0	1	0	1	0	1	1	043	171	299									
0	0	1	0	1	1	0	0	044	172	300									
0	0	1	0	1	1	0	1	045	173	301									
0	0	1	0	1	1	1	0	046	174	302									
0	0	1	0	1	1	1	1	047	175	303									
0	0	1	1	0	0	0	0	048	176	304									
0	0	1	1	0	0	0	1	049	177	305									
0	0	1	1	0	0	1	0	050	178	306									
0	0	1	1	0	0	1	1	051	179	307									
0	0	1	1	0	1	0	0	052	180	308									
0	0	1	1	0	1	0	1	053	181	309									
0	0	1	1	0	1	1	0	054	182	310									
0	0	1	1	0	1	1	1	055	183	311									
0	0	1	1	1	0	0	0	056	184	312									
0	0	1	1	1	0	0	1	057	185	313									
0	0	1	1	1	0	1	0	058	186	314									
0	0	1	1	1	0	1	1	059	187	315									
0	0	1	1	1	1	0	0	060	188	316									
0	0	1	1	1	1	0	1	061	189	317									
0	0	1	1	1	1	1	0	062	190	318									
0	0	1	1	1	1	1	1	063	191	319									
0	1	0	0	0	0	0	0	064	192	320									
0	1	0	0	0	0	0	1	065	193	321									
0	1	0	0	0	0	1	0	066	194	322									
0	1	0	0	0	0	1	1	067	195	323									
0	1	0	0	0	1	0	0	068	196	324									
0	1	0	0	0	1	0	1	069	197	325									
0	1	0	0	0	1	1	0	070	198	326									
0	1	0	0	0	1	1	1	071	199	327									
0	1	0	0	1	0	0	0	072	200	328									
0	1	0	0	1	0	0	1	073	201	329									

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHAR-ACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
0	1	0	0	1	0	1	0	074	202	330									
0	1	0	0	1	0	1	1	075	203	331									
0	1	0	0	1	1	0	0	076	204	332									
0	1	0	0	1	1	0	1	077	205	333									
0	1	0	0	1	1	1	0	078	206	334									
0	1	0	0	1	1	1	1	079	207	335									
0	1	0	1	0	0	0	0	080	208	336									
0	1	0	1	0	0	0	1	081	209	337									
0	1	0	1	0	0	1	0	082	210	338									
0	1	0	1	0	0	1	1	083	211	339									
0	1	0	1	0	1	0	0	084	212	340									
0	1	0	1	0	1	0	1	085	213	341									
0	1	0	1	0	1	1	0	086	214	342									
0	1	0	1	0	1	1	1	087	215	343									
0	1	0	1	1	0	0	0	088	216	344									
0	1	0	1	1	0	0	1	089	217	345									
0	1	0	1	1	0	1	0	090	218	346									
0	1	0	1	1	0	1	1	091	219	347									
0	1	0	1	1	1	0	0	092	220	348									
0	1	0	1	1	1	0	1	093	221	349									
0	1	0	1	1	1	1	0	094	222	350									
0	1	0	1	1	1	1	1	095	223	351									
0	1	1	0	0	0	0	0	096	224	352									
0	1	1	0	0	0	0	1	097	225	353									
0	1	1	0	0	0	1	0	098	226	354									
0	1	1	0	0	0	1	1	099	227	355									
0	1	1	0	0	1	0	0	100	228	356									
0	1	1	0	0	1	0	1	101	229	357									
0	1	1	0	0	1	1	0	102	230	358									
0	1	1	0	0	1	1	1	103	231	359									
0	1	1	0	1	0	0	0	104	232	360									
0	1	1	0	1	0	0	1	105	233	361									
0	1	1	0	1	0	1	0	106	234	362									
0	1	1	0	1	0	1	1	107	235	363									
0	1	1	0	1	1	0	0	108	236	364									
0	1	1	0	1	1	0	1	109	237	365									
0	1	1	0	1	1	1	0	110	238	366									

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHAR-ACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
0	1	1	0	1	1	1	1	111	239	367									
0	1	1	1	0	0	0	0	112	240	368									
0	1	1	1	0	0	0	1	113	241	369									
0	1	1	1	0	0	1	0	114	242	370									
0	1	1	1	0	0	1	1	115	243	371									
0	1	1	1	0	1	0	0	116	244	372									
0	1	1	1	0	1	0	1	117	245	373									
0	1	1	1	0	1	1	0	118	246	374									
0	1	1	1	0	1	1	1	119	247	375									
0	1	1	1	1	0	0	0	120	248	376									
0	1	1	1	1	0	0	1	121	249	377									
0	1	1	1	1	0	1	0	122	250	378									
0	1	1	1	1	0	1	1	123	251	379									
0	1	1	1	1	1	0	0	124	252	380									
0	1	1	1	1	1	0	1	125	253	381									
0	1	1	1	1	1	1	0	126	254	382									
0	1	1	1	1	1	1	1	127	255	383									
1	0	0	0	0	0	0	0	128		384									
1	0	0	0	0	0	0	1	129		385									
1	0	0	0	0	0	1	0	130		386									
1	0	0	0	0	0	1	1	131		387									
1	0	0	0	0	1	0	0	132		388									
1	0	0	0	0	1	0	1	133		389									
1	0	0	0	0	1	1	0	134		390									
1	0	0	0	0	1	1	1	135		391									
1	0	0	0	1	0	0	0	136		392									
1	0	0	0	1	0	0	1	137		393									
1	0	0	0	1	0	1	0	138		394									
1	0	0	0	1	0	1	1	139		395									
1	0	0	0	1	1	0	0	140		396									
1	0	0	0	1	1	0	1	141		397									
1	0	0	0	1	1	1	0	142		398									
1	0	0	0	1	1	1	1	143		399									
1	0	0	1	0	0	0	0	144		400									
1	0	0	1	0	0	0	1	145		401									
1	0	0	1	0	0	1	0	146		402									
1	0	0	1	0	0	1	1	147		403									

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHAR-ACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
1	0	0	1	0	1	0	0	148		404									
1	0	0	1	0	1	0	1	149		405									
1	0	0	1	0	1	1	0	150		406									
1	0	0	1	0	1	1	1	151		407									
1	0	0	1	1	0	0	0	152		408									
1	0	0	1	1	0	0	1	153		409									
1	0	0	1	1	0	1	0	154		410									
1	0	0	1	1	0	1	1	155		411									
1	0	0	1	1	1	0	0	156		412									
1	0	0	1	1	1	0	1	157		413									
1	0	0	1	1	1	1	0	158		414									
1	0	0	1	1	1	1	1	159		415									
1	0	1	0	0	0	0	0	160		416									
1	0	1	0	0	0	0	1	161		417									
1	0	1	0	0	0	1	0	162		418									
1	0	1	0	0	0	1	1	163		419									
1	0	1	0	0	1	0	0	164		420									
1	0	1	0	0	1	0	1	165		421									
1	0	1	0	0	1	1	0	166		422									
1	0	1	0	0	1	1	1	167		423									
1	0	1	0	1	0	0	0	168		424									
1	0	1	0	1	0	0	1	169		425									
1	0	1	0	1	0	1	0	170		426									
1	0	1	0	1	0	1	1	171		427									
1	0	1	0	1	1	0	0	172		428									
1	0	1	0	1	1	0	1	173		429									
1	0	1	0	1	1	1	0	174		430									
1	0	1	1	1	1	1	1	175		431									
1	0	1	1	0	0	0	0	176		432									
1	0	1	1	0	0	0	1	177		433									
1	0	1	1	0	0	1	0	178		434									
1	0	1	1	0	0	1	1	179		435									
1	0	1	1	0	1	0	0	180		436									
1	0	1	1	0	1	0	1	181		437									
1	0	1	1	0	1	1	0	182		438									
1	0	1	1	0	1	1	1	183		439									
1	0	1	1	1	0	0	0	184		440									

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHARACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
1	0	1	1	1	0	0	1	185		441									
1	0	1	1	1	0	1	0	186		442									
1	0	1	1	1	0	1	1	187		443									
1	0	1	1	1	1	0	0	188		444									
1	0	1	1	1	1	0	1	189		445									
1	0	1	1	1	1	1	0	190		446									
1	0	1	1	1	1	1	1	191		447									
1	1	0	0	0	0	0	0	192		448									
1	1	0	0	0	0	0	1	193		449									
1	1	0	0	0	0	1	0	194		450									
1	1	0	0	0	0	1	1	195		451									
1	1	0	0	0	1	0	0	196		452									
1	1	0	0	0	1	0	1	197		453									
1	1	0	0	0	1	1	0	198		454									
1	1	0	0	0	1	1	1	199		455									
1	1	0	0	1	0	0	0	200		456									
1	1	0	0	1	0	0	1	201		457									
1	1	0	0	1	0	1	0	202		458									
1	1	0	0	1	0	1	1	203		459									
1	1	0	0	1	1	0	0	204		460									
1	1	0	0	1	1	0	1	205		461									
1	1	0	0	1	1	1	0	206		462									
1	1	0	0	1	1	1	1	207		463									
1	1	0	1	0	0	0	0	208		464									
1	1	0	1	0	0	0	1	209		465									
1	1	0	1	0	0	1	0	210		466									
1	1	0	1	0	0	1	1	211		467									
1	1	0	1	0	1	0	0	212		468									
1	1	0	1	0	1	0	1	213		469									
1	1	0	1	0	1	1	0	214		470									
1	1	0	1	0	1	1	1	215		471									
1	1	0	1	1	0	0	0	216		472									
1	1	0	1	1	0	0	1	217		473									
1	1	0	1	1	0	1	0	218		474									
1	1	0	1	1	0	1	1	219		475									
1	1	0	1	1	1	0	0	220		476									
1	1	0	1	1	1	0	1	221		477									

2400 SERIES CUSTOM CODING INFORMATION

ADDRESS INPUT GATE								DECIMAL ADDRESS			OUTPUT DATA								USER'S CHARACTER
A8	A7	A6	A5	A4	A3	A2	A1	I	II	III	B1	B2	B3	B4	B5	B6	B7	B8	
1	1	0	1	1	1	1	0	222		478									
1	1	0	1	1	1	1	1	223		479									
1	1	1	0	0	0	0	0	224		480									
1	1	1	0	0	0	0	1	225		481									
1	1	1	0	0	0	1	0	226		482									
1	1	1	0	0	0	1	1	227		483									
1	1	1	0	0	1	0	0	228		484									
1	1	1	0	0	1	0	1	229		485									
1	1	1	0	0	1	1	0	230		486									
1	1	1	0	0	1	1	1	231		487									
1	1	1	0	1	0	0	0	232		488									
1	1	1	0	1	0	0	1	233		489									
1	1	1	0	1	0	1	0	234		490									
1	1	1	0	1	0	1	1	235		491									
1	1	1	0	1	1	0	0	236		492									
1	1	1	0	1	1	0	1	237		493									
1	1	1	0	1	1	1	0	238		494									
1	1	1	0	1	1	1	1	239		495									
1	1	1	1	0	0	0	0	240		496									
1	1	1	1	0	0	0	1	241		497									
1	1	1	1	0	0	1	0	242		498									
1	1	1	1	0	0	1	1	243		499									
1	1	1	1	0	1	0	0	244		500									
1	1	1	1	0	1	0	1	245		501									
1	1	1	1	0	1	1	0	246		502									
1	1	1	1	0	1	1	1	247		503									
1	1	1	1	1	0	0	0	248		504									
1	1	1	1	1	0	0	1	249		505									
1	1	1	1	1	0	1	0	250		506									
1	1	1	1	1	0	1	1	251		507									
1	1	1	1	1	1	0	0	252		508									
1	1	1	1	1	1	0	1	253		509									
1	1	1	1	1	1	1	0	254		510									
1	1	1	1	1	1	1	1	255		511									

COMPANY _____
 ADDRESS _____
 CITY _____ STATE _____ ZIP _____
 TELEPHONE _____
 AUTHORIZED SIGNATURE _____
 DATE _____
 CUSTOMER PRINT OR ID NO. _____
 PURCHASE ORDER NUMBER _____
 DEVICE TYPE _____ 2513 _____
 CUSTOM PATTERN NUMBER (TO BE ENTERED BY
 SIGNETICS) _____

CHARACTER FORMAT




FIGURE 1

CHARACTER ADDRESS




FIGURE 2

INTRODUCTION

The Signetics 2513 is a high speed silicon gate MOS 2560-Bit read-only memory whose organization is specially suited for 64 X 8 X 5 raster scan character generation.

MAJOR FEATURES OF THE 2513

- ACCESS TIME 450ns TYPICALLY
- STATIC OPERATION
- TTL/DTL COMPATIBLE
- TRI-STATE OUTPUTS (HIGH-LOW-DISCONNECTED) FOR POWERFUL BUSSING CAPABILITY
- +5, -5, -12V POWER SUPPLIES
- 24-PIN SIGNETICS SILICONE DIP
- SIGNETICS SILICON GATE PROCESS TECHNOLOGY FOR PERFORMANCE AND RELIABILITY

ORGANIZATION AS CHARACTER GENERATOR

A six-bit binary address (A₄ through A₉) selects 1-of-64 matrix characters arranged 5 dots horizontally and 8 dots vertically. A three bit binary address code (A₁ through A₃) selects 1 of 8 rows of the character matrix. See Figure 1. The devices may also be used in pairs to provide 9 X 7 and 10 X 8 vertical scan formats.


ORGANIZATION AS READ-ONLY MEMORY

For a straight 512 X 5 read-only memory, the five outputs will display any one of 512 5-bit stored words corresponding to a 9-bit address applied to A₁ through A₉.

STANDARD PATTERN

A standard ASCII character font is available for the 2513. This device (2513NX/CM2140) may be used for ASCII character generation or for device evaluation.

PIN CONFIGURATION (Top View)



CUSTOM DEVICES

For unique custom memory patterns, this form should be used to transmit coding instructions. The nomenclature for a custom device will consist of the basic product type followed by a unique CM number assigned by Signetics. For example, "2513NX/CM2141"

- **PROGRAMMING WITH PUNCHED CARDS**
For maximum accuracy and minimum cost and turn-around time, the truth table should be transmitted to Signetics in the form of punched cards according to the format indicated on the following pages.
- **PROGRAMMING WITH WRITTEN TRUTH TABLE**
When punched data cards cannot be supplied, the truth table may be transmitted in written form using the attached blank truth table.

VERIFICATION

Upon receipt of either punched card or written truth table information, Signetics will prepare a computer tabulation of the instructions and return to the address indicated. If errors are detected, they should be transmitted to Signetics as quickly as possible.

LOGIC CONVENTION

Logic "1"s or blackened squares in the truth table will result in "high" output from the indicated output terminal (i.e. 3.2V minimum). Similarly, a "1" address input level is interpreted as 3.2V minimum.

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 0 0 0 0 0 0 0 0	000						
0 0 0 0 0 0 0 0 1	001						
0 0 0 0 0 0 0 1 0	002						
0 0 0 0 0 0 0 1 1	003						
0 0 0 0 0 0 1 0 0	004						
0 0 0 0 0 0 1 0 1	005						
0 0 0 0 0 0 1 1 0	006						
0 0 0 0 0 0 1 1 1	007						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 0 0 1 0 0 0 0 0	032						
0 0 0 1 0 0 0 0 1	033						
0 0 0 1 0 0 0 1 0	034						
0 0 0 1 0 0 0 1 1	035						
0 0 0 1 0 0 1 0 0	036						
0 0 0 1 0 0 1 0 1	037						
0 0 0 1 0 0 1 1 0	038						
0 0 0 1 0 0 1 1 1	039						

0 0 0 0 0 1 0 0 0	008						
0 0 0 0 0 1 0 0 1	009						
0 0 0 0 0 1 0 1 0	010						
0 0 0 0 0 1 0 1 1	011						
0 0 0 0 0 1 1 0 0	012						
0 0 0 0 0 1 1 0 1	013						
0 0 0 0 0 1 1 1 0	014						
0 0 0 0 0 1 1 1 1	015						

0 0 0 1 0 1 0 0 0	040						
0 0 0 1 0 1 0 0 1	041						
0 0 0 1 0 1 0 1 0	042						
0 0 0 1 0 1 0 1 1	043						
0 0 0 1 0 1 1 0 0	044						
0 0 0 1 0 1 1 0 1	045						
0 0 0 1 0 1 1 1 0	046						
0 0 0 1 0 1 1 1 1	047						

0 0 0 0 1 0 0 0 0	016						
0 0 0 0 1 0 0 0 1	017						
0 0 0 0 1 0 0 1 0	018						
0 0 0 0 1 0 0 1 1	019						
0 0 0 0 1 0 1 0 0	020						
0 0 0 0 1 0 1 0 1	021						
0 0 0 0 1 0 1 1 0	022						
0 0 0 0 1 0 1 1 1	023						

0 0 0 1 1 0 0 0 0	048						
0 0 0 1 1 0 0 0 1	049						
0 0 0 1 1 0 0 1 0	050						
0 0 0 1 1 0 0 1 1	051						
0 0 0 1 1 0 1 0 0	052						
0 0 0 1 1 0 1 0 1	053						
0 0 0 1 1 0 1 1 0	054						
0 0 0 1 1 0 1 1 1	055						

0 0 0 0 1 1 0 0 0	024						
0 0 0 0 1 1 0 0 1	025						
0 0 0 0 1 1 0 1 0	026						
0 0 0 0 1 1 0 1 1	027						
0 0 0 0 1 1 1 0 0	028						
0 0 0 0 1 1 1 0 1	029						
0 0 0 0 1 1 1 1 0	030						
0 0 0 0 1 1 1 1 1	031						

0 0 0 1 1 1 0 0 0	056						
0 0 0 1 1 1 0 0 1	057						
0 0 0 1 1 1 0 1 0	058						
0 0 0 1 1 1 0 1 1	059						
0 0 0 1 1 1 1 0 0	060						
0 0 0 1 1 1 1 0 1	061						
0 0 0 1 1 1 1 1 0	062						
0 0 0 1 1 1 1 1 1	063						

2513 CUSTOM CODING INFORMATION

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
0 0 1 0 0 0 0 0 0	064						
0 0 1 0 0 0 0 0 1	065						
0 0 1 0 0 0 0 0 1 0	066						
0 0 1 0 0 0 0 0 1 1	067						
0 0 1 0 0 0 1 0 0	068						
0 0 1 0 0 0 1 0 1	069						
0 0 1 0 0 0 1 1 0	070						
0 0 1 0 0 0 1 1 1	071						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
0 0 1 1 0 0 0 0 0	096						
0 0 1 1 0 0 0 0 1	097						
0 0 1 1 0 0 0 1 0	098						
0 0 1 1 0 0 0 1 1	099						
0 0 1 1 0 0 1 0 0	100						
0 0 1 1 0 0 1 0 1	101						
0 0 1 1 0 0 1 1 0	102						
0 0 1 1 0 0 1 1 1	103						

0 0 1 0 0 1 0 0 0	072						
0 0 1 0 0 1 0 0 1	073						
0 0 1 0 0 1 0 1 0	074						
0 0 1 0 0 1 0 1 1	075						
0 0 1 0 0 1 1 0 0	076						
0 0 1 0 0 1 1 0 1	077						
0 0 1 0 0 1 1 1 0	078						
0 0 1 0 0 1 1 1 1	079						

0 0 1 1 0 1 0 0 0	104						
0 0 1 1 0 1 0 0 1	105						
0 0 1 1 0 1 0 1 0	106						
0 0 1 1 0 1 0 1 1	107						
0 0 1 1 0 1 1 0 0	108						
0 0 1 1 0 1 1 0 1	109						
0 0 1 1 0 1 1 1 0	110						
0 0 1 1 0 1 1 1 1	111						

0 0 1 0 1 0 0 0 0	080						
0 0 1 0 1 0 0 0 1	081						
0 0 1 0 1 0 0 1 0	082						
0 0 1 0 1 0 0 1 1	083						
0 0 1 0 1 0 1 0 0	084						
0 0 1 0 1 0 1 0 1	085						
0 0 1 0 1 0 1 1 0	086						
0 0 1 0 1 0 1 1 1	087						

0 0 1 1 1 0 0 0 0	112						
0 0 1 1 1 0 0 0 1	113						
0 0 1 1 1 0 0 1 0	114						
0 0 1 1 1 0 0 1 1	115						
0 0 1 1 1 0 1 0 0	116						
0 0 1 1 1 0 1 0 1	117						
0 0 1 1 1 0 1 1 0	118						
0 0 1 1 1 0 1 1 1	119						

0 0 1 0 1 1 0 0 0	088						
0 0 1 0 1 1 0 0 1	089						
0 0 1 0 1 1 0 1 0	090						
0 0 1 0 1 1 0 1 1	091						
0 0 1 0 1 1 1 0 0	092						
0 0 1 0 1 1 1 0 1	093						
0 0 1 0 1 1 1 1 0	094						
0 0 1 0 1 1 1 1 1	095						

0 0 1 1 1 1 0 0 0	120						
0 0 1 1 1 1 0 0 1	121						
0 0 1 1 1 1 0 1 0	122						
0 0 1 1 1 1 0 1 1	123						
0 0 1 1 1 1 1 0 0	124						
0 0 1 1 1 1 1 0 1	125						
0 0 1 1 1 1 1 1 0	126						
0 0 1 1 1 1 1 1 1	127						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 1 0 0 0 0 0 0 0	128						
0 1 0 0 0 0 0 0 1	129						
0 1 0 0 0 0 0 1 0	130						
0 1 0 0 0 0 0 1 1	131						
0 1 0 0 0 0 1 0 0	132						
0 1 0 0 0 0 1 0 1	133						
0 1 0 0 0 0 1 1 0	134						
0 1 0 0 0 0 1 1 1	135						

ADDRESS A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 1 0 1 0 0 0 0 0	160						
0 1 0 1 0 0 0 0 1	161						
0 1 0 1 0 0 0 1 0	162						
0 1 0 1 0 0 0 1 1	163						
0 1 0 1 0 0 1 0 0	164						
0 1 0 1 0 0 1 0 1	165						
0 1 0 1 0 0 1 1 0	166						
0 1 0 1 0 0 1 1 1	167						

0 1 0 0 0 1 0 0 0	136						
0 1 0 0 0 1 0 0 1	137						
0 1 0 0 0 1 0 1 0	138						
0 1 0 0 0 1 0 1 1	139						
0 1 0 0 0 1 1 0 0	140						
0 1 0 0 0 1 1 0 1	141						
0 1 0 0 0 1 1 1 0	142						
0 1 0 0 0 1 1 1 1	143						

0 1 0 1 0 1 0 0 0	168						
0 1 0 1 0 1 0 0 1	169						
0 1 0 1 0 1 0 1 0	170						
0 1 0 1 0 1 0 1 1	171						
0 1 0 1 0 1 1 0 0	172						
0 1 0 1 0 1 1 0 1	173						
0 1 0 1 0 1 1 1 0	174						
0 1 0 1 0 1 1 1 1	175						

0 1 0 0 1 0 0 0 0	144						
0 1 0 0 1 0 0 0 1	145						
0 1 0 0 1 0 0 1 0	146						
0 1 0 0 1 0 0 1 1	147						
0 1 0 0 1 0 1 0 0	148						
0 1 0 0 1 0 1 0 1	149						
0 1 0 0 1 0 1 1 0	150						
0 1 0 0 1 0 1 1 1	151						

0 1 0 1 1 0 0 0 0	176						
0 1 0 1 1 0 0 0 1	177						
0 1 0 1 1 0 0 1 0	178						
0 1 0 1 1 0 0 1 1	179						
0 1 0 1 1 0 1 0 0	180						
0 1 0 1 1 0 1 0 1	181						
0 1 0 1 1 0 1 1 0	182						
0 1 0 1 1 0 1 1 1	183						

0 1 0 0 1 1 0 0 0	152						
0 1 0 0 1 1 0 0 1	153						
0 1 0 0 1 1 0 1 0	154						
0 1 0 0 1 1 0 1 1	155						
0 1 0 0 1 1 1 0 0	156						
0 1 0 0 1 1 1 0 1	157						
0 1 0 0 1 1 1 1 0	158						
0 1 0 0 1 1 1 1 1	159						

0 1 0 1 1 1 0 0 0	184						
0 1 0 1 1 1 0 0 1	185						
0 1 0 1 1 1 0 1 0	186						
0 1 0 1 1 1 0 1 1	187						
0 1 0 1 1 1 1 0 0	188						
0 1 0 1 1 1 1 0 1	189						
0 1 0 1 1 1 1 1 0	190						
0 1 0 1 1 1 1 1 1	191						

2513 CUSTOM CODING INFORMATION

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 1 1 0 0 0 0 0 0	192						
0 1 1 0 0 0 0 0 1	193						
0 1 1 0 0 0 0 1 0	194						
0 1 1 0 0 0 0 1 1	195						
0 1 1 0 0 0 1 0 0	196						
0 1 1 0 0 0 1 0 1	197						
0 1 1 0 0 0 1 1 0	198						
0 1 1 0 0 0 1 1 1	199						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
0 1 1 1 0 0 0 0 0	224						
0 1 1 1 0 0 0 0 1	225						
0 1 1 1 0 0 0 1 0	226						
0 1 1 1 0 0 0 1 1	227						
0 1 1 1 0 0 1 0 0	228						
0 1 1 1 0 0 1 0 1	229						
0 1 1 1 0 0 1 1 0	230						
0 1 1 1 0 0 1 1 1	231						

0 1 1 0 0 1 0 0 0	200						
0 1 1 0 0 1 0 0 1	201						
0 1 1 0 0 1 0 1 0	202						
0 1 1 0 0 1 0 1 1	203						
0 1 1 0 0 1 1 0 0	204						
0 1 1 0 0 1 1 0 1	205						
0 1 1 0 0 1 1 1 0	206						
0 1 1 0 0 1 1 1 1	207						

0 1 1 1 0 1 0 0 0	232						
0 1 1 1 0 1 0 0 1	233						
0 1 1 1 0 1 0 1 0	234						
0 1 1 1 0 1 0 1 1	235						
0 1 1 1 0 1 1 0 0	236						
0 1 1 1 0 1 1 0 1	237						
0 1 1 1 0 1 1 1 0	238						
0 1 1 1 0 1 1 1 1	239						

0 1 1 0 1 0 0 0 0	208						
0 1 1 0 1 0 0 0 1	209						
0 1 1 0 1 0 0 1 0	210						
0 1 1 0 1 0 0 1 1	211						
0 1 1 0 1 0 1 0 0	212						
0 1 1 0 1 0 1 0 1	213						
0 1 1 0 1 0 1 1 0	214						
0 1 1 0 1 0 1 1 1	215						

0 1 1 1 1 0 0 0 0	240						
0 1 1 1 1 0 0 0 1	241						
0 1 1 1 1 0 0 1 0	242						
0 1 1 1 1 0 0 1 1	243						
0 1 1 1 1 0 1 0 0	244						
0 1 1 1 1 0 1 0 1	245						
0 1 1 1 1 0 1 1 0	246						
0 1 1 1 1 0 1 1 1	247						

0 1 1 0 1 1 0 0 0	216						
0 1 1 0 1 1 0 0 1	217						
0 1 1 0 1 1 0 1 0	218						
0 1 1 0 1 1 0 1 1	219						
0 1 1 0 1 1 1 0 0	220						
0 1 1 0 1 1 1 0 1	221						
0 1 1 0 1 1 1 1 0	222						
0 1 1 0 1 1 1 1 1	223						

0 1 1 1 1 1 0 0 0	248						
0 1 1 1 1 1 0 0 1	249						
0 1 1 1 1 1 0 1 0	250						
0 1 1 1 1 1 0 1 1	251						
0 1 1 1 1 1 1 0 0	252						
0 1 1 1 1 1 1 0 1	253						
0 1 1 1 1 1 1 1 0	254						
0 1 1 1 1 1 1 1 1	255						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
1 0 0 0 0 0 0 0 0	256						
1 0 0 0 0 0 0 0 1	257						
1 0 0 0 0 0 0 1 0	258						
1 0 0 0 0 0 0 1 1	259						
1 0 0 0 0 0 1 0 0	260						
1 0 0 0 0 0 1 0 1	261						
1 0 0 0 0 0 1 1 0	262						
1 0 0 0 0 0 1 1 1	263						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
1 0 0 1 0 0 0 0 0	288						
1 0 0 1 0 0 0 0 1	289						
1 0 0 1 0 0 0 1 0	290						
1 0 0 1 0 0 0 1 1	291						
1 0 0 1 0 0 1 0 0	292						
1 0 0 1 0 0 1 0 1	293						
1 0 0 1 0 0 1 1 0	294						
1 0 0 1 0 0 1 1 1	295						

1 0 0 0 0 1 0 0 0	264						
1 0 0 0 0 1 0 0 1	265						
1 0 0 0 0 1 0 1 0	266						
1 0 0 0 0 1 0 1 1	267						
1 0 0 0 0 1 1 0 0	268						
1 0 0 0 0 1 1 0 1	269						
1 0 0 0 0 1 1 1 0	270						
1 0 0 0 0 1 1 1 1	271						

1 0 0 1 0 1 0 0 0	296						
1 0 0 1 0 1 0 0 1	297						
1 0 0 1 0 1 0 1 0	298						
1 0 0 1 0 1 0 1 1	299						
1 0 0 1 0 1 1 0 0	300						
1 0 0 1 0 1 1 0 1	301						
1 0 0 1 0 1 1 1 0	302						
1 0 0 1 0 1 1 1 1	303						

1 0 0 0 1 0 0 0 0	272						
1 0 0 0 1 0 0 0 1	273						
1 0 0 0 1 0 0 1 0	274						
1 0 0 0 1 0 0 1 1	275						
1 0 0 0 1 0 1 0 0	276						
1 0 0 0 1 0 1 0 1	277						
1 0 0 0 1 0 1 1 0	278						
1 0 0 0 1 0 1 1 1	279						

1 0 0 1 1 0 0 0 0	304						
1 0 0 1 1 0 0 0 1	305						
1 0 0 1 1 0 0 1 0	306						
1 0 0 1 1 0 0 1 1	307						
1 0 0 1 1 0 1 0 0	308						
1 0 0 1 1 0 1 0 1	309						
1 0 0 1 1 0 1 1 0	310						
1 0 0 1 1 0 1 1 1	311						

1 0 0 0 1 1 0 0 0	280						
1 0 0 0 1 1 0 0 1	281						
1 0 0 0 1 1 0 1 0	282						
1 0 0 0 1 1 0 1 1	283						
1 0 0 0 1 1 1 0 0	284						
1 0 0 0 1 1 1 0 1	285						
1 0 0 0 1 1 1 1 0	286						
1 0 0 0 1 1 1 1 1	287						

1 0 0 1 1 1 0 0 0	312						
1 0 0 1 1 1 0 0 1	313						
1 0 0 1 1 1 0 1 0	314						
1 0 0 1 1 1 0 1 1	315						
1 0 0 1 1 1 1 0 0	316						
1 0 0 1 1 1 1 0 1	317						
1 0 0 1 1 1 1 1 0	318						
1 0 0 1 1 1 1 1 1	319						

2513 CUSTOM CODING INFORMATION

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
1 0 1 0 0 0 0 0 0	320						
1 0 1 0 0 0 0 0 1	321						
1 0 1 0 0 0 0 0 1 0	322						
1 0 1 0 0 0 0 0 1 1	323						
1 0 1 0 0 0 1 0 0	324						
1 0 1 0 0 0 1 0 1	325						
1 0 1 0 0 0 1 1 0	326						
1 0 1 0 0 0 1 1 1	327						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		06	04	03	02	01	
1 0 1 1 0 0 0 0 0	362						
1 0 1 1 0 0 0 0 1	363						
1 0 1 1 0 0 0 1 0	364						
1 0 1 1 0 0 0 1 1	365						
1 0 1 1 0 0 1 0 0	366						
1 0 1 1 0 0 1 0 1	367						
1 0 1 1 0 0 1 1 0	368						
1 0 1 1 0 0 1 1 1	369						

1 0 1 0 0 1 0 0 0	328						
1 0 1 0 0 1 0 0 1	329						
1 0 1 0 0 1 0 1 0	330						
1 0 1 0 0 1 0 1 1	331						
1 0 1 0 0 1 1 0 0	332						
1 0 1 0 0 1 1 0 1	333						
1 0 1 0 0 1 1 1 0	334						
1 0 1 0 0 1 1 1 1	335						

1 0 1 1 0 1 0 0 0	360						
1 0 1 1 0 1 0 0 1	361						
1 0 1 1 0 1 0 1 0	362						
1 0 1 1 0 1 0 1 1	363						
1 0 1 1 0 1 1 0 0	364						
1 0 1 1 0 1 1 0 1	365						
1 0 1 1 0 1 1 1 0	366						
1 0 1 1 0 1 1 1 1	367						

1 0 1 0 1 0 0 0 0	336						
1 0 1 0 1 0 0 0 1	337						
1 0 1 0 1 0 0 1 0	338						
1 0 1 0 1 0 0 1 1	339						
1 0 1 0 1 0 1 0 0	340						
1 0 1 0 1 0 1 0 1	341						
1 0 1 0 1 0 1 1 0	342						
1 0 1 0 1 0 1 1 1	343						

1 0 1 1 1 0 0 0 0	368						
1 0 1 1 1 0 0 0 1	369						
1 0 1 1 1 0 0 1 0	370						
1 0 1 1 1 0 0 1 1	371						
1 0 1 1 1 0 1 0 0	372						
1 0 1 1 1 0 1 0 1	373						
1 0 1 1 1 0 1 1 0	374						
1 0 1 1 1 0 1 1 1	375						

1 0 1 0 1 1 0 0 0	344						
1 0 1 0 1 1 0 0 1	345						
1 0 1 0 1 1 0 1 0	346						
1 0 1 0 1 1 0 1 1	347						
1 0 1 0 1 1 1 0 0	348						
1 0 1 0 1 1 1 0 1	349						
1 0 1 0 1 1 1 1 0	350						
1 0 1 0 1 1 1 1 1	351						

1 0 1 1 1 1 0 0 0	376						
1 0 1 1 1 1 0 0 1	377						
1 0 1 1 1 1 0 1 0	378						
1 0 1 1 1 1 0 1 1	379						
1 0 1 1 1 1 1 0 0	380						
1 0 1 1 1 1 1 0 1	381						
1 0 1 1 1 1 1 1 0	382						
1 0 1 1 1 1 1 1 1	383						

2513 CUSTOM CODING INFORMATION

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					
		05	04	03	02	01	
1 1 0 0 0 0 0 0 0	384						
1 1 0 0 0 0 0 0 1	385						
1 1 0 0 0 0 0 1 0	386						
1 1 0 0 0 0 0 1 1	387						
1 1 0 0 0 0 1 0 0	388						
1 1 0 0 0 0 1 0 1	389						
1 1 0 0 0 0 1 1 0	390						
1 1 0 0 0 0 1 1 1	391						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
1 1 0 1 0 0 0 0 0	416						
1 1 0 1 0 0 0 0 1	417						
1 1 0 1 0 0 0 1 0	418						
1 1 0 1 0 0 0 1 1	419						
1 1 0 1 0 0 1 0 0	420						
1 1 0 1 0 0 1 0 1	421						
1 1 0 1 0 0 1 1 0	422						
1 1 0 1 0 0 1 1 1	423						

1 1 0 0 0 1 0 0 0	392						
1 1 0 0 0 1 0 0 1	393						
1 1 0 0 0 1 0 1 0	394						
1 1 0 0 0 1 0 1 1	395						
1 1 0 0 0 1 1 0 0	396						
1 1 0 0 0 1 1 0 1	397						
1 1 0 0 0 1 1 1 0	398						
1 1 0 0 0 1 1 1 1	399						

1 1 0 1 0 1 0 0 0	424						
1 1 0 1 0 1 0 0 1	425						
1 1 0 1 0 1 0 1 0	426						
1 1 0 1 0 1 0 1 1	427						
1 1 0 1 0 1 1 0 0	428						
1 1 0 1 0 1 1 0 1	429						
1 1 0 1 0 1 1 1 0	430						
1 1 0 1 0 1 1 1 1	431						

1 1 0 0 1 0 0 0 0	400						
1 1 0 0 1 0 0 0 1	401						
1 1 0 0 1 0 0 1 0	402						
1 1 0 0 1 0 0 1 1	403						
1 1 0 0 1 0 1 0 0	404						
1 1 0 0 1 0 1 0 1	405						
1 1 0 0 1 0 1 1 0	406						
1 1 0 0 1 0 1 1 1	407						

1 1 0 1 1 0 0 0 0	432						
1 1 0 1 1 0 0 0 1	433						
1 1 0 1 1 0 0 1 0	434						
1 1 0 1 1 0 0 1 1	435						
1 1 0 1 1 0 1 0 0	436						
1 1 0 1 1 0 1 0 1	437						
1 1 0 1 1 0 1 1 0	438						
1 1 0 1 1 0 1 1 1	439						

1 1 0 0 1 1 0 0 0	408						
1 1 0 0 1 1 0 0 1	409						
1 1 0 0 1 1 0 1 0	410						
1 1 0 0 1 1 0 1 1	411						
1 1 0 0 1 1 1 0 0	412						
1 1 0 0 1 1 1 0 1	413						
1 1 0 0 1 1 1 1 0	414						
1 1 0 0 1 1 1 1 1	415						

1 1 0 1 1 1 0 0 0	440						
1 1 0 1 1 1 0 0 1	441						
1 1 0 1 1 1 0 1 0	442						
1 1 0 1 1 1 0 1 1	443						
1 1 0 1 1 1 1 0 0	444						
1 1 0 1 1 1 1 0 1	445						
1 1 0 1 1 1 1 1 0	446						
1 1 0 1 1 1 1 1 1	447						

2513 CUSTOM CODING INFORMATION

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
1 1 1 0 0 0 0 0 0	448						
1 1 1 0 0 0 0 0 1	449						
1 1 1 0 0 0 0 1 0	450						
1 1 1 0 0 0 0 1 1	451						
1 1 1 0 0 0 1 0 0	452						
1 1 1 0 0 0 1 0 1	453						
1 1 1 0 0 0 1 1 0	454						
1 1 1 0 0 0 1 1 1	455						

ADDRESS A9 A8 A7 A6 A5 A4 A3 A2 A1	DECIMAL ADDRESS	OUTPUT DATA					USER'S CHAR.
		05	04	03	02	01	
1 1 1 1 0 0 0 0 0	480						
1 1 1 1 0 0 0 0 1	481						
1 1 1 1 0 0 0 1 0	482						
1 1 1 1 0 0 0 1 1	483						
1 1 1 1 0 0 1 0 0	484						
1 1 1 1 0 0 1 0 1	485						
1 1 1 1 0 0 1 1 0	486						
1 1 1 1 0 0 1 1 1	487						

1 1 1 0 0 1 0 0 0	456						
1 1 1 0 0 1 0 0 1	457						
1 1 1 0 0 1 0 1 0	458						
1 1 1 0 0 1 0 1 1	459						
1 1 1 0 0 1 1 0 0	460						
1 1 1 0 0 1 1 0 1	461						
1 1 1 0 0 1 1 1 0	462						
1 1 1 0 0 1 1 1 1	463						

1 1 1 1 0 1 0 0 0	488						
1 1 1 1 0 1 0 0 1	489						
1 1 1 1 0 1 0 1 0	490						
1 1 1 1 0 1 0 1 1	491						
1 1 1 1 0 1 1 0 0	492						
1 1 1 1 0 1 1 0 1	493						
1 1 1 1 0 1 1 1 0	494						
1 1 1 1 0 1 1 1 1	495						

1 1 1 0 1 0 0 0 0	464						
1 1 1 0 1 0 0 0 1	465						
1 1 1 0 1 0 0 1 0	466						
1 1 1 0 1 0 0 1 1	467						
1 1 1 0 1 0 1 0 0	468						
1 1 1 0 1 0 1 0 1	469						
1 1 1 0 1 0 1 1 0	470						
1 1 1 0 1 0 1 1 1	471						


1 1 1 1 1 0 0 0 0	498						
1 1 1 1 1 0 0 0 1	497						
1 1 1 1 1 0 0 1 0	498						
1 1 1 1 1 0 0 1 1	499						
1 1 1 1 1 0 1 0 0	500						
1 1 1 1 1 0 1 0 1	501						
1 1 1 1 1 0 1 1 0	502						
1 1 1 1 1 0 1 1 1	503						

1 1 1 0 1 1 0 0 0	472						
1 1 1 0 1 1 0 0 1	473						
1 1 1 0 1 1 0 1 0	474						
1 1 1 0 1 1 0 1 1	475						
1 1 1 0 1 1 1 0 0	476						
1 1 1 0 1 1 1 0 1	477						
1 1 1 0 1 1 1 1 0	478						
1 1 1 0 1 1 1 1 1	479						

1 1 1 1 1 1 0 0 0	504						
1 1 1 1 1 1 0 0 1	505						
1 1 1 1 1 1 0 1 0	506						
1 1 1 1 1 1 0 1 1	507						
1 1 1 1 1 1 1 0 0	508						
1 1 1 1 1 1 1 0 1	509						
1 1 1 1 1 1 1 1 0	510						
1 1 1 1 1 1 1 1 1	511						

COMPANY _____
 ADDRESS _____
 CITY _____ STATE _____ ZIP _____
 TELEPHONE _____
 AUTHORIZED SIGNATURE _____
 DATE _____
 CUSTOMER PRINT OR ID NO. _____
 PURCHASE ORDER NUMBER _____
 CUSTOM PATTERN NUMBER (TO BE ENTERED BY SIGNETICS) _____

PIN CONFIGURATION



INTRODUCTION

The Signetics 2516 is a high speed silicon gate MOS read-only memories whose organization is specially suited for 64 X 6 X 8 vertical scan character generation.


MAJOR FEATURES OF THE 2516

- 64 X 6 X 8 CHARACTER MATRIX
- COLUMN OUTPUT
- ACCESS TIME 450ns TYPICALLY
- STATIC OPERATION
- TTL/DTL COMPATIBLE
- TRI-STATE OUTPUTS (HIGH-LOW-DISCONNECTED) FOR POWERFUL BUSSING CAPABILITY
- +5, -5, -12V POWER SUPPLIES
- 24-PIN SIGNETICS SILICONE DIP
- SIGNETICS SILICON GATE PROCESS TECHNOLOGY FOR PERFORMANCE AND RELIABILITY

ORGANIZATION AS CHARACTER GENERATOR

A six-bit binary address (A₄ through A₉) selects 1-of-64 matrix characters arranged 6 dots horizontally and 8 dots vertically. A three bit-binary address code (A₁ through A₃) selects 1 or 6 columns. Eight outputs display a complete column of the character matrix. See Figure 1.

CHARACTER FORMAT



Character Number		001					
Column Binary Address	Column Decimal Address						
	000	001	002	003	004	005	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	0	0	0	0	0	0	
A ₅	0	0	0	0	0	0	
A ₆	0	0	0	0	0	0	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		002					
Column Binary Address	Column Decimal Address						
	008	009	010	011	012	013	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	1	1	1	1	1	1	
A ₅	0	0	0	0	0	0	
A ₆	0	0	0	0	0	0	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		003					
Column Binary Address	Column Decimal Address						
	016	017	018	019	020	021	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	0	0	0	0	0	0	
A ₅	1	1	1	1	1	1	
A ₆	0	0	0	0	0	0	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		004					
Column Binary Address	Column Decimal Address						
	024	026	026	027	028	029	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	1	1	1	1	1	1	
A ₅	1	1	1	1	1	1	
A ₆	0	0	0	0	0	0	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Character Number		005					
Column Binary Address	Column Decimal Address						
	032	033	034	035	036	037	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	0	0	0	0	0	0	
A ₅	0	0	0	0	0	0	
A ₆	1	1	1	1	1	1	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		006					
Column Binary Address	Column Decimal Address						
	040	041	042	043	044	045	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	1	1	1	1	1	1	
A ₅	0	0	0	0	0	0	
A ₆	1	1	1	1	1	1	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		007					
Column Binary Address	Column Decimal Address						
	048	049	050	051	052	053	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	0	0	0	0	0	0	
A ₅	1	1	1	1	1	1	
A ₆	1	1	1	1	1	1	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Character Number		008					
Column Binary Address	Column Decimal Address						
	056	057	058	059	060	061	
A ₁	0	1	0	1	0	1	
A ₂	0	0	1	1	0	0	
A ₃	0	0	0	0	1	1	
A ₄	1	1	1	1	1	1	
A ₅	1	1	1	1	1	1	
A ₆	1	1	1	1	1	1	
A ₇	0	0	0	0	0	0	
A ₈	0	0	0	0	0	0	
A ₉	0	0	0	0	0	0	

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

2516 CUSTOM CODING INFORMATION

Character Number 009						
Column Binary Address	Column Decimal Address					
	064	065	066	067	068	069
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 010						
Column Binary Address	Column Decimal Address					
	072	073	074	075	076	077
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 011						
Column Binary Address	Column Decimal Address					
	080	081	082	083	084	085
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 012						
Column Binary Address	Column Decimal Address					
	088	089	090	091	092	093
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Character Number 013						
Column Binary Address	Column Decimal Address					
	096	097	098	099	100	101
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 014						
Column Binary Address	Column Decimal Address					
	104	105	106	107	108	109
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 015						
Column Binary Address	Column Decimal Address					
	112	113	114	115	116	117
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Character Number 016						
Column Binary Address	Column Decimal Address					
	120	121	122	123	124	125
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	1	1	1	1	1	1
A8	0	0	0	0	0	0
A9	0	0	0	0	0	0

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Output	Output Codes					
01						
02						
03						
04						
05						
06						
07						
08						

Character Number 017						
Column Binary Address	Column Decimal Address					
	128	129	130	131	132	133
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 018						
Column Binary Address	Column Decimal Address					
	136	137	138	139	140	141
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 019						
Column Binary Address	Column Decimal Address					
	144	145	146	147	148	149
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 020						
Column Binary Address	Column Decimal Address					
	152	153	154	155	156	157
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number 021						
Column Binary Address	Column Decimal Address					
	160	161	162	163	164	165
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 022						
Column Binary Address	Column Decimal Address					
	168	169	170	171	172	173
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 023						
Column Binary Address	Column Decimal Address					
	176	177	178	179	180	181
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Character Number 024						
Column Binary Address	Column Decimal Address					
	184	185	186	187	188	189
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	1	1	1	1	1	1
A9	0	0	0	0	0	0

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

2516 CUSTOM CODING INFORMATION

Character Number		025					
Column Binary Address	Column Decimal Address						
	192	193	194	195	196	197	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		026					
Column Binary Address	Column Decimal Address						
	200	201	202	203	204	205	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		027					
Column Binary Address	Column Decimal Address						
	208	209	210	211	212	213	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		028					
Column Binary Address	Column Decimal Address						
	216	217	218	219	220	221	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number		029					
Column Binary Address	Column Decimal Address						
	224	225	226	227	228	229	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		030					
Column Binary Address	Column Decimal Address						
	232	233	234	235	236	237	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		031					
Column Binary Address	Column Decimal Address						
	240	241	242	243	244	245	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Character Number		032					
Column Binary Address	Column Decimal Address						
	248	249	250	251	252	253	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	1	1	1	1	1	1	
A9	0	0	0	0	0	0	

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number 033						
Column Binary Address	Column Decimal Address					
	256	257	258	259	260	261
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 034						
Column Binary Address	Column Decimal Address					
	264	265	266	267	268	269
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 035						
Column Binary Address	Column Decimal Address					
	272	273	274	275	276	277
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 036						
Column Binary Address	Column Decimal Address					
	280	281	282	283	284	285
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	0	0	0	0	0	0
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number 037						
Column Binary Address	Column Decimal Address					
	288	289	290	291	292	293
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 038						
Column Binary Address	Column Decimal Address					
	296	297	298	299	300	301
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	0	0	0	0	0	0
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 039						
Column Binary Address	Column Decimal Address					
	304	305	306	307	308	309
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	0	0	0	0	0	0
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Character Number 040						
Column Binary Address	Column Decimal Address					
	312	313	314	315	316	317
A1	0	1	0	1	0	1
A2	0	0	1	1	0	0
A3	0	0	0	0	1	1
A4	1	1	1	1	1	1
A5	1	1	1	1	1	1
A6	1	1	1	1	1	1
A7	0	0	0	0	0	0
A8	0	0	0	0	0	0
A9	1	1	1	1	1	1

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

2516 CUSTOM CODING INFORMATION

Character Number		041					
Column Binary Address	Column Decimal Address						
	320	321	322	323	324	325	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		042					
Column Binary Address	Column Decimal Address						
	328	329	330	331	332	333	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		043					
Column Binary Address	Column Decimal Address						
	336	337	338	339	340	341	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		044					
Column Binary Address	Column Decimal Address						
	344	345	346	347	348	349	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number		045					
Column Binary Address	Column Decimal Address						
	352	353	354	355	356	357	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		046					
Column Binary Address	Column Decimal Address						
	360	361	362	363	364	365	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		047					
Column Binary Address	Column Decimal Address						
	368	369	370	371	372	373	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Character Number		048					
Column Binary Address	Column Decimal Address						
	376	377	378	379	380	381	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	1	1	1	1	1	1	
A8	0	0	0	0	0	0	
A9	1	1	1	1	1	1	

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Output	Output Codes					
O1						
O2						
O3						
O4						
O5						
O6						
O7						
O8						

Character Number 049							
Column Binary	Column Decimal Address						
	384	385	386	387	388	389	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 050							
Column Binary	Column Decimal Address						
	392	393	394	395	396	397	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	0	0	0	0	0	0	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 051							
Column Binary	Column Decimal Address						
	400	401	402	403	404	405	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 052							
Column Binary	Column Decimal Address						
	408	409	410	411	412	413	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	0	0	0	0	0	0	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Character Number 053							
Column Binary	Column Decimal Address						
	416	417	418	419	420	421	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 054							
Column Binary	Column Decimal Address						
	424	425	426	427	428	429	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	0	0	0	0	0	0	
A6	1	1	1	1	1	1	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 055							
Column Binary	Column Decimal Address						
	432	433	434	435	436	437	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	0	0	0	0	0	0	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Character Number 056							
Column Binary	Column Decimal Address						
	440	441	442	443	444	445	
A1	0	1	0	1	0	1	
A2	0	0	1	1	0	0	
A3	0	0	0	0	1	1	
A4	1	1	1	1	1	1	
A5	1	1	1	1	1	1	
A6	1	1	1	1	1	1	
A7	0	0	0	0	0	0	
A8	1	1	1	1	1	1	
A9	1	1	1	1	1	1	

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

Output	Output Codes						
01							
02							
03							
04							
05							
06							
07							
08							

2516 CUSTOM CODING INFORMATION

Character Number 057						
Column Binary	Column Decimal Address					
	448	449	450	451	452	453
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	0	0	0	0	0	0
A ₅	0	0	0	0	0	0
A ₆	0	0	0	0	0	0
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 058						
Column Binary	Column Decimal Address					
	456	457	458	459	460	461
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	1	1	1	1	1	1
A ₅	0	0	0	0	0	0
A ₆	0	0	0	0	0	0
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 059						
Column Binary	Column Decimal Address					
	464	465	466	467	468	469
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	0	0	0	0	0	0
A ₅	1	1	1	1	1	1
A ₆	0	0	0	0	0	0
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 060						
Column Binary	Column Decimal Address					
	472	473	474	475	476	477
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	1	1	1	1	1	1
A ₅	1	1	1	1	1	1
A ₆	0	0	0	0	0	0
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Character Number 061						
Column Binary	Column Decimal Address					
	480	481	482	483	484	485
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	0	0	0	0	0	0
A ₅	0	0	0	0	0	0
A ₆	1	1	1	1	1	1
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 062						
Column Binary	Column Decimal Address					
	488	489	490	491	492	493
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	1	1	1	1	1	1
A ₅	0	0	0	0	0	0
A ₆	1	1	1	1	1	1
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 063						
Column Binary	Column Decimal Address					
	496	497	498	499	500	501
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	0	0	0	0	0	0
A ₅	1	1	1	1	1	1
A ₆	1	1	1	1	1	1
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Character Number 064						
Column Binary	Column Decimal Address					
	504	505	506	507	508	509
A ₁	0	1	0	1	0	1
A ₂	0	0	1	1	0	0
A ₃	0	0	0	0	1	1
A ₄	1	1	1	1	1	1
A ₅	1	1	1	1	1	1
A ₆	1	1	1	1	1	1
A ₇	1	1	1	1	1	1
A ₈	1	1	1	1	1	1
A ₉	1	1	1	1	1	1

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

Output	Output Codes					
O ₁						
O ₂						
O ₃						
O ₄						
O ₅						
O ₆						
O ₇						
O ₈						

2530 HIGH SPEED 512 X 8 STATIC READ ONLY MEMORY

PUNCHED CARD INPUT

Header Card

Card No.	Column	Information
1	1-8	"2530N/CM"
	9-14	Blank
	15-19	"CODED"
	20	Blank
	21	Logic state of Output Enable #2, (CS2) - Most Significant Bit.
	22	Logic state of Output Enable #1.
	23	Blank
	24-71	Customer company name.
	72	Blank
	73-80	Date

Data Cards:

Card No.	Column	Information
1	1-3	Decimal address (blank, blank, 0.)
	4	Blank
	5-12	8-digit binary output (MSB-left)
	13-20	Blank
	21-33	Decimal address, (blank, blank, 1.)
	24	Blank
	25-32	8-Digit binary output (MSB-left)
	33-40	Blank
	41-43	Decimal address, (Blank, blank, 2.)
	44	Blank
	45-52	8-digit binary output (MSB-left)
	53-60	Blank
	61-63	Decimal address, (Blank, blank, 3.)
	64	Blank
	65-72	8-digit binary output (MSB-left)
	73-80	Blank
	2	
128		Same format as data card #1.

I.D./Comment Cards:

Card No.	Column	Information
1	1	"C"
	2	Blank
	3-80	Person responsible for reviewing Signetics truth table and Company Name.
2	1	"C"
	2	Blank
	3-80	Customer Street Address
3	1	"C"
	2	Blank
	3-80	Customer City, State, Zip.

NOTE: MSB = 0_g

EXAMPLES:

Header Card

```

2530 CM3530 CODED 00 ASCII TO EBCDIC AND EBCDIC TO ASCII CODE CONV 02/02/72
  
```

First Data Card

```

0 00000000 1 00000001 2 00000010 3 00000011
  
```

Last Data Card

```

508 00000000 509 00000000 510 00000000 511 00000000
  
```

2530/2526 PROGRAMMING INFORMATION

TRUTH TABLE INPUT:

A truth table may be submitted at a greater non-recurring cost to the customer. A format similar to the one shown below is satisfactory.

INPUT ADDRESS									DECIMAL ADDRESS	OUTPUT							
A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
0	0	0	0	0	0	0	0	0	000								
0	0	0	0	0	0	0	0	0	001								
1	1	1	1	1	1	1	1	1	510								
1	1	1	1	1	1	1	1	1	511								

Plus Output Enable 1 and 2 coding.

2526 HIGH SPEED 64 X 9 X 9 CHARACTER GENERATOR

PUNCHED CARD INPUT

Comment/I.D. Cards:

Card No.	Column	Information
1	1	"C"
	2	Blank
	3-17	"SIGNETICS 2526N/CM"
	18-26	Blank
	27-71	Customer I.D. (Company, Project, Part No., etc.)
	72	Blank
2	73-80	Date
	1	"C"
3	2	Blank
	3-80	Person responsible for reviewing Signetics truth table.
	1	"C"
4	2	Blank
	3-80	Customer Street Address
	1	"C"
5	2	Blank
	3-80	Customer City, State, Zip.
	1	"C"

Card No.	Column	Information
5	1	"C"
	2	Blank
	3-80	Name

Data Cards:

Card No.	Column	Information
1	1-9	Binary outputs of rows 9 through 1, (MSB at 9), first column, first character, (first character is "000"). Logic "1" is high output (3.2V, min.)
	10	Blank
	11-19	Binary outputs of second column, first character.
20	20	Blank
	21-29	Third column

Data Cards (Continued)


Card No.	Column	Information
1 (Cont'd)	30	Blank
	31-39	Fourth column
	40	Blank
	41-49	Fifth column
	50	Blank
	51-59	Sixth column
	60	Blank
	61-69	Seventh column
	70-71	Blank
	72	Data card number of first character, ("1").
	73	Blank
	74-76	Anything - customer option.
	77	Blank
78-80	Decimal character number, ("000")	
2	1-9	Eight column
	10	Blank

Card No.	Column	Information
2 (Cont'd)	11-19	Ninth column
	20-70	Anything - customer option.
	71	Blank
	72	Data card number of first character, ("2").
	73	Blank
	74-76	Customer option
	77	Blank
	78-80	Decimal character number ("000").
3	1-9 (Etc., as Card 1)	First column, second character, rows 9 through 1 (MSB at 9). Second character is "001".
4	(Etc., as Card 2)	
128	78-80	Decimal character number, ("063").


Note: MSB = O₉

EXAMPLES:


I.D. Card



First Data Card - First Character



Second Data Card - First Character



First Data Card - Last Character



Second Data Card - Last Character



2526 PROGRAMMING INFORMATION

TRUTH TABLE INPUT:

A truth table may be submitted at a greater non-recurring cost to the customer. A format similar to the one shown below is satisfactory.

ADDRESS										DECIMAL ADDRESS	OUTPUT DATA										CHARACTER
A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁		O ₉	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		
0	0	0	0	0	0	0	0	0	0	000											FIRST CHARACTER
0	0	0	0	0	0	0	0	0	1	001											
0	0	0	0	0	0	0	0	1	0	002											
0	0	0	0	0	0	0	0	1	1	003											
0	0	0	0	0	0	1	0	0	0	004											
0	0	0	0	0	0	1	0	1	0	005											
0	0	0	0	0	0	1	1	0	0	006											
0	0	0	0	0	0	1	1	1	0	007											
0	0	0	0	0	0	1	0	0	0	008											
0	0	0	0	0	0	1	0	0	0	009											
0	0	0	0	0	0	1	0	0	1	010											
										Etc.											LAST CHARACTER
										503											
										504											
										505											
										506											
										507											
										508											
										509											
										510											
										511											


READ-ONLY MEMORY

INTRODUCTION

The 2526 is a high speed 5,184-bit Static Read-Only Memory. It may be organized as 64 x 9 x 9 for use as a character generator in dot matrix displays, or as a 512 x 9 ROM for general purpose use. It features TTL compatible inputs, three-state TTL compatible outputs, two standard supply voltages (+5, -12), output data latches, and less than 700ns access time. The 2526 is fabricated using Signetics P-MOS silicon gate process and is packaged in a 24-pin silicone dual in-line package.

INPUT CIRCUITS


The inputs to the 2526 use a configuration similar to that used in most of the other 2500 series products. Interface requirements with TTL circuitry are described in detail in the Signetics MOS Handbook. In general, a standard TTL gate driving only the 2526 does not require any interfacing resistors. See Figure 1. If another TTL gate is driven in addition to the 2526, a 10k ohm pull-up resistor will improve the input noise margins.





OUTPUT CIRCUITS

The outputs from the 2526 use a three-state push-pull configuration that allows wired-OR connection of several circuits for expanded capacity. The push-pull circuitry provides low impedance outputs for both high and low output voltages. See Figure 2. For a low output voltage Q_2 is turned ON and Q_1 is turned OFF with Q_3 and Q_4 kept OFF by a high Output Enable voltage. For a high output voltage Q_1 is turned ON and Q_2 is turned OFF while Q_3 and Q_4 are OFF. When the Output Enable voltage goes low, however, both Q_3 and Q_4 are turned ON, keeping Q_1 and Q_2 both OFF for any condition the output latch assumes. In this state the output of the 2526 is essentially floating, allowing other circuits to dominate the output line.

Figure 3 shows one way to make use of this three-state output. Two 2526 Character Generators are tied together at their outputs and fed to the receiving logic circuitry, e.g., a parallel to serial converter. One 2526 can contain the dot matrix information for upper case characters and the other can contain the lower case information, thus providing a full 128 character set. All inputs for the two generators are tied in parallel except the Output Enables which serve as A11 address inputs. One 2526 receives the A11 signal and the other receives $\overline{A11}$. In this way only one set of outputs at a time will activate the output lines. If the system configuration requires periods where neither output is active, that fact can be gated with A11 to turn off both Output Enable signals. To reduce power dissipation, the A11 information can be gated with the READ signals to avoid turning on the unused 2526.







ADDRESS DECODING

The Signetics 2526 Character Generator is organized to provide 64 character locations with each location described by a 9 x 9 matrix of bits. The block diagram in Figure 4 shows the address assignments for the character and scan functions. The six address inputs A5 through A10 are decoded directly to provide a 1-of-64 character selection. The four address inputs A1 through A4 are decoded to provide a 1-of-9 selection of scans within each character. Since four address lines can generate 16 scan selections instead of only 9, there are seven excess codes. See Figure 5. The 1-of-9 scan decoder forces the excess input codes to generate all logic "1's" at the output latches. The address decoding circuits are only activated during a READ operation in order to save power when the memory is not being used.

TIMING


The timing diagram in Figure 6 shows how the READ signal controls the operation of the memory. The address inputs propagate through the decoders and the bit matrix when READ goes low. The output data are strobed into the latches when READ goes high. The state of the OUTPUT ENABLE signal determines whether or not the latched data are transferred to the outputs. With OUTPUT ENABLE high, the worst case access time from stable addresses to valid output data is 700ns. Notice that addresses must be stable for only a short period of time so that address changes may be made in parallel with the access operations. Once the data are set into the latches, they remain stable for a full READ cycle until the next cycle's data are available.



MEMORY ORGANIZATION

The 2526 is intended primarily for use as a 7 x 9 dot matrix character generator, and the address decoding scheme reflects this purpose. Address lines A1 through A4 (see Figure 5) generate the required nine scan selects plus seven excess codes. Thus, an attempt to use the 2526 with all ten address lines in a 1024 x 9 configuration would fail because there are only 5,184 bits in the memory and the excess input address codes would not be able to generate relevant output data. However, if address input A4 is tied to a logic "0", the excess codes are eliminated. The remaining nine address lines may then be used to address a 512 x 9 ROM. The ninth scan in each character is ignored along with the excess codes and a subset of 4,608 bits is used to provide the 512 x 9 capacity.

Other organizations are possible, of course, as long as the total memory capacity is not exceeded. 576 x 9 is the real capacity of the memory (576 x 9 = 5,184). The extra 64 x 9 (576 x 9 - 512 x 9 = 64 x 9) can be accessed by careful use of address A4. See Figure 7. The critical condition is stated in the figure: when A4 is logical "1", A0, A2, and A1 should be logical "0's". When A4 is logical "0", any code is allowed in the remaining nine bits. When some form of counter is used to generate the address inputs, it will often be convenient to assign the most significant bit (MSB) to A4 and the six least significant bits to A5 through A10. In this way, the highest allowed bit configuration will correspond to a binary count of 576 and the forced zero states of A3, A2, and A1 will be easier to implement.




CHARACTER ORGANIZATION

When used as a 7 x 9 dot matrix character generator, the 9 x 9 dot configuration of each character allows the 2526 to be used with either vertical or horizontal scanning techniques. Figure 5 shows a 7 x 9 configuration for the letter K that is oriented for use with a horizontal scan. As each horizontal slice through the character is extracted from the ROM, the two extra bits may be ignored and the seven remaining bits serially shifted to control the dot formation.

Figure 8 shows the letter K oriented within the 9 x 9 matrix for use with a vertical scan. Each vertical slice through the character is extracted from the ROM and then serially shifted to control the dot formation. Two complete scans are not used for dots and may supply blank spaces between characters or may be ignored. Alternatively, those extra scan positions may be put to good use for translating character codes. When a code translation is desired, the column address (A1 through A4) is set to the appropriate translate scan instead of one of the dot matrix scans, and the code to be translated forms the row address (A5 through A10). The dot matrix contents of that character location are not related to the input code, but the output from the translate scan provides the desired new code.

Assume that the dot matrix letter K in Figure 8 is placed in the character array at an address corresponding to the ASCII-6 code for K (001011). Then the dots for K can only be retrieved by using the proper ASCII code as an address. The same code pattern in EBCDIC, however, stands for the period. To perform an EBCDIC to ASCII translation it is only necessary to insert the ASCII code for the period (101110) in the translate scan of the K character position. This code can then be used directly for any purpose or it can, in turn, be applied as an input to select the dot matrix for the period.

The spare bits in the 9 x 9 matrix of each character are most convenient to use for translations when the matrix is arranged for vertical scans. In that way a single read operation can perform the translation. A 7 x 9 vertical matrix leaves two spare scans for translations so that a two-way translation between two codes is possible, or two source codes can be translated into a single target code. The spare bits in the horizontal scan case are only available two at a time, so are more awkward to use for translations. In either case, the spare bits can be used to expand the character dot matrix from 7 x 9 to 9 x 9. Several special characters can be constructed (e.g., arrows) and some augmented standard characters (e.g., %) can be more legible.



APPLICATION AREAS

There are many places where a nine bit wide ROM can be useful. A nine bit output from a function look-up table can provide an extra degree of accuracy. A sine function table, for example, could supply an added bit of resolution in the result. For arithmetic tables with 8-bit operands, the ninth output bit can be used as a sign bit or a carry bit for increased flexibility. Many byte-plus-parity systems are organized around 9-bit data paths and some of their memory requirements can only be satisfied with a 9-bit ROM. 9-bit or 18-bit minicomputers often need Read Only instruction storage for bootstrap loaders and other non-volatile routines.

The added sophistication of new CRT terminal designs is making 7 x 9 characters more and more popular. Increased legibility, decreased errors and better lower case characters are the immediate advantages. The 2526 provides an economical, easy-to-use approach for implementing 7 x 9 character graphics.

MOS DEVICES STATIC MEMORY

INTRODUCTION

The Signetics 2602 is a 1024-bit Random Access Read/Write Memory. It is fabricated with Signetics N-Channel Silicon Gate technology.


FEATURES

- 1024 x 1 ORGANIZATION
- COMPLETELY STATIC OPERATION
- +5 VOLT POWER SUPPLY ONLY
- TTL COMPATIBLE INPUTS
- THREE-STATE TTL OUTPUT
- 16-PIN DIP PACKAGE
- 200mW DISSIPATION
- N-CHANNEL SILICON GATE
- NO CLOCKS, NO REFRESHING, NO SENSING
- DOWN TO 500ns ACCESS/CYCLE TIME GUARANTEED

SUPPORT CIRCUITRY

The dominant system design characteristic for the 2602 is ease of use. This is a result of several unusual features, with fully static operation as perhaps the most important. Since the static memory cell does not depend on stored charge for its data retention, it does not need periodic refreshing. Thus, the memory does not require external circuitry to generate and control refresh cycling and refresh addresses. The on-chip support logic can also be simplified. See the block diagram in Figure 1.

BLOCK DIAGRAM



In addition to the refresh hardware costs imposed by dynamic memories, there is also a performance price to pay. Each refresh cycle ties up the memory and makes it unavailable for normal data operations. There are several interesting approaches to minimizing the performance impact of the refresh cycles, but each involves an even greater investment in support logic. Both the hardware and performance penalties of dynamic memory refreshing are eliminated by the 2602 since no refreshing of any kind is required by the device.

In the 2602 the on-chip support circuits, as well as the memory cells, are static. Thus no clocks are required for any part of the memory operation. Memory clocks for dynamic memories have proven to be very difficult to drive, distribute, and time properly so that their complete elimination saves design and debug expenses, and reduces support logic and distribution circuitry costs.

The output of the 2602 is a three-state, push-pull circuit that can drive a TTL data bus. For increased capacity several chips may be directly wire-OR'ed, taking advantage of the three-state output. No sense amplifiers or chip buffers are required. The problems associated with the distribution of low level sense lines and with coupled sense noise are eliminated. Figure 2 shows the output buffer circuit.

With 5 pF of typical input capacitance on any signal input and no pull-up resistors required to achieve a reliable high-level input voltage, any simple TTL logic can be used to drive arrays of the 2602 memory devices. With no high voltage, high current, or low level interface signals, noise and crosstalk problems are practically non-existent.

The net result of all these features is a dramatic decrease in the external support electronics required to implement a memory system. With greatly simplified driving, no clocks, no refreshing, and no sensing, the 2602 has eliminated all the major headaches associated with semiconductor memory system design. The cost of support electronics is also dramatically decreased. The result is that memory system costs per bit relative to dynamic memories are very attractive for 2602 memory systems of less than about 100K bits.

OUTPUT CIRCUITRY




FIGURE 2

POWER

The 2602 contributes in other ways to decreased memory system costs. Only one standard supply voltage, $+5V \pm 5\%$, is required. Not only are multiple supply costs eliminated, but power distribution and decoupling problems are minimized.

The low average power of less than 200mW typical and the important absence of peak currents both contribute to ease of use and lower costs. The power dissipated by the support circuits in a dynamic memory system — even a small one — can be a large percentage of the system power demands. With the 2602 static memory, the support dissipation is practically eliminated and the memory cell dissipation is very low. Power and cooling costs are, therefore, much less of a factor in the total memory system economics.

CHIP SELECT GATING




FIGURE 3

CHIP SELECT

The Chip Select signal on the 2602 performs three inter-related functions. It controls the status of the three-state output signal, it acts as the decimal address input for memories of more than 1024 words, and it enables and disables the write circuitry.

For a 1K word memory where the outputs share a data bus with other logic subsystems, the Chip Select signals can be tied together and used simply to connect or disconnect the output data from the data bus. A 2K word version of such a memory (see Figure 3) could then gate the bus connect information with the 11th address bit to form two Chip Select signals. The output data lines from the first 1K words are wire-ORed with the output data lines from the second 1K words. The two Chip Select signals will then connect the first 1K or connect the second 1K or disconnect both from the output data bus. Notice that the Read/Write lines need not be gated with the 11th address bit since an unselected chip automatically has the write circuit disabled.

READ OPERATIONS

The Read Cycle for the 2602 is very easy to execute. See the timing diagram in Figure 4. With the chip selected and in the read state, simply input an address. The data will be valid at the output after the access time has elapsed. Because there are no clocks to define the Read Cycle, it is measured as the time addresses are required to be stable. This interval is from the latest arriving address to the earliest departing address. For the same reason the access time should be measured from the latest address input.

Care should be taken to make sure that the Read/Write line is fully in the Read state before any cycle starts. Notice that one of the memory cells is being addressed at all times;

TIMING DIAGRAM




FIGURE 4

there is no quiescent state for the memory array. Thus, any time the $\overline{\text{Chip Select}}$ and Read/Write lines are both low, something will be written somewhere. The Read/Write line should be considered normally high with a negative-going write pulse allowed only under strict conditions.

The Chip Select signal may arrive as late as 200ns after the start of a Read cycle (for the 2602-1) without impacting the access time. This will often come in handy when there are extra levels of address gating involved with generating the Chip Select signal.

WRITE OPERATIONS

The write cycle is also measured by the required stable address time. Since the Chip Select signal gates the write circuitry, it must arrive earlier than in a read cycle so that the write pulse can propagate properly into the cell array. Notice that the stable addresses must overlap both the start and finish of the write pulse. It is important that the desired cell, and only the desired cell, be fully selected before the write pulse arrives and that the write pulse is fully gone before the addresses begin to change at the cell. The propagation path for the write pulse into the cell is shorter than the address path through the decoders.

For a minimum write cycle the timing of the write pulse is important. Notice in the timing diagram that t_{WD} plus t_{WP} is 400ns minimum, which leaves 100ns as the required minimum Read level before the beginning of the next cycle. A longer write cycle would allow more flexibility in the


write pulse timing. The minimum write pulse width is the most critical parameter and should be maintained even if the write pulse window within the write cycle is adjusted slightly.

WAVEFORMS

The waveform picture in Figure 5 shows the 2602 in action. The test pattern being run is a simple one designed to check the general operation of every cell. The memory had previously had zeroes stored in all 1024 cells. Then a pattern of Read-Write-Read is executed at every cell location. The first Read at each cell is used to check for the previously written zero. The Write cycle then writes a one in the addressed cell and the second Read confirms that a one was in fact stored. The address then changes and the three operations are repeated on the next sequential cell.

Notice that in situations like the one pictured in Figure 5 where multiple cycles are executed at one address, there is no obvious, well-defined start of each cycle. Simple external time delays (not shown in the picture) serve to mark the transitions from cycle to cycle. The first change in the Data Out signal following the A_0 address change reflects the zero being read at the newly addressed location. During the succeeding Write cycle, the Data Out line indicates the polarity of the data being written in the cell. At the end of the Write cycle, the same cell is read again and the Data Out signal shows that a one was successfully stored. When the addresses change again, this sequence is repeated.

WAVEFORM



STORAGE CELL

Figure 6 is a schematic of the memory bit cell in the 2602. It is a standard six device cell configuration, using two cross-coupled devices (Q1, Q2) with active pull-ups (Q3, Q4). Q5 and Q6 are used to connect the cell to the bit lines.


The cells are arranged in a two-dimensional array of 32 by 32 for a total of 1024 cells. Address lines 0 through 4 are decoded to select 1-of-32 word lines. Each word line drives 32 cells, connecting them to 32 pairs of bit lines. Addresses 5 through 9 are decoded to select 1-of-32 bit line pairs. Thus, the 10 address lines select one cell out of 1024 for reading or writing. The bit lines are ORed together and the selected pair drive the output data amplifier.

When writing, the bit lines are driven by the write amplifiers to force the selected cell in one direction or the other. Because the bit lines are being actively driven instead of passively sensed, the write cycle can always be executed in 500ns or less even when the read cycle is longer.

MEMORY SYSTEMS

For those designers who have worked with dynamic memory systems, the dominant theme with the 2602 is the things that do not have to be done. With no clocks, no refreshing and no sensing, the designer can center his work on optimizing the TTL/MOS interfaces and the system packaging.

MEMORY CELL



Because of the lack of support circuitry around the 2602, the propagation paths to and from the memory chip are much shorter than is the case with dynamic memories. This fact will help to compensate for the somewhat longer access times of the 2602, although there are large numbers of applications where the 2602 offers more than sufficient speed. The lack of support circuits makes it easy to gain performance from the static memory by interleaving. The expensive dynamic support circuitry does not have to be duplicated for a two-way interleave.

The lack of power surge currents, high voltage transitions, low level sense currents, and multiple power supplies simplifies memory system designs in several ways. One significant result is that many systems will work very well on two-sided printed circuit boards, with consequent savings in design and production costs. With less board area devoted to supporting the memory chips, the board bit density can be increased.

STANDARD ROM CODES

CODE CONVERTERS


P/N	DESCRIPTION	TYPE
CM0000	EBCDIC-ASCII	2430
CM2810	ASCII to Selectric	2430
CM3421	ASCII-Selectric, Selectric-ASCII	2431
CM3480	EBCDIC to Packed Hollerith	2431
CM3501	Quick Brown Fox Generator (MM522DF)	2420
CM3511	Quick Brown Fox Generator (MM522DZ)	2420
CM3530	ASCII-EBCDIC; EBCDIC-ASCII	2530

CHARACTER GENERATORS

P/N	DESCRIPTION	TYPE
CM2140	ASCII Alphanumeric, 7x5, Row Output	2513
CM2143	Katakana, 7x5, Row Output (Obsolete, See (CM4800))	2513
CM2170	ASCII with yen sign, 7x5, Row Output	2513
CM3001/3010	Upper case ASCII, 10x7, Row Output (set of 2)	2516
CM3021	Lower case ASCII, 7x6, Row Output	2513
CM3030	Upper case ASCII, 7x5, Row Output	2513
CM3041	Lower case ASCII, 10x7, Row Output (split character)	2516
CM3410	Upper case ASCII, 9x7, Row Output	2526
CM3400	Upper case ASCII, 7x9, with EBCDIC-ASCII and BAUDOT-ASCII in spare left columns, Vert. Output	2526
CM3940	Same as CM3400 but Row Output	2526
CM2150	ASCII Alphanumeric, 5x7, Column Output	2516
CM3970	12x8 ASCII A thru _ 1st half (set of 2)	2516
CM3980	12x8 ASCII null thru ? 2nd half	2516
CM4800	Katakana 7x5	2513

NOTE: Customer shall ask for and approve a copy of our truth table for any of these ROMs. We do not guarantee the suitability of the contained truth table for any particular application.


A PACKAGE



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: PLASTIC
3. TOLERANCES NON CUMULATIVE.
- 4.] SIGNETICS SYMBOL DENOTES LEAD NO. 1.
- 5.] LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $H_{Jc} = .18$ C/W, $H_{Jb} = .08$ C/W
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLI METERS)

B PACKAGE




NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: PLASTIC
- 3.] TOLERANCES NON CUMULATIVE.
- 4.] SIGNETICS SYMBOL DENOTES LEAD NO. 1.
- 5.] LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $H_{Jc} = .18$ C/W, $H_{Jb} = .08$ C/W
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

SIGNETICS PACKAGES


DA PACKAGE



NOTES:

1. LEAD MATERIAL: NO. 52 ALLOY GOLD PLATED.
2. BODY MATERIAL: 1010 STEEL GOLD PLATED.
3. LID MATERIAL: STEEL NICKEL PLATED, WELD SEAL.
4. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


DB PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: EYELET, KOVAR OR EQUIVALENT, GOLD PLATED GLASS BODY
3. LID MATERIAL: NICKEL, WELD SEAL.
4. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


F PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. THERMAL RESISTANCE: $\theta_{j-a} = .086^{\circ}\text{C}/\text{mW}$, $\theta_{j-c} = .020^{\circ}\text{C}/\text{mW}$.
7. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

F PACKAGE




NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. THERMAL RESISTANCE: $\theta_{j-a} = .086^{\circ}\text{C}/\text{mW}$, $\theta_{j-c} = .020^{\circ}\text{C}/\text{mW}$.
7. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

SIGNETICS PACKAGES


F PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. THERMAL RESISTANCE: $\theta_{JA} = .066^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .012^{\circ}\text{C}/\text{mW}$.
7. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

I PACKAGE




NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: CERAMIC WITH KOVAR OR EQUIVALENT
3. LID MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED, ALLOY SEAL.
4. TOLERANCES NON CUMULATIVE.
5. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
6. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
7. THERMAL RESISTANCE: $\theta_{JA} = .062^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .020^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

SIGNETICS PACKAGES


I PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: CERAMIC WITH KOVAR OR EQUIVALENT.
3. LID MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED, ALLOY SEAL.
4. TOLERANCES NON CUMULATIVE.
5. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
6. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
7. THERMAL RESISTANCE: $\theta_{JA} = .035^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .012^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS, (MILLIMETERS)


I PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: CERAMIC WITH KOVAR OR EQUIVALENT.
3. LID MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED, ALLOY SEAL.
4. TOLERANCES NON CUMULATIVE.
5. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
6. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
7. THERMAL RESISTANCE: $\theta_{JA} = .063^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .010^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS (MILLIMETERS)


I PACKAGE



Notes:

1. Lead Material: Kovar or Equivalent, Gold Plated.
2. Body Material: Ceramic with Kovar or Equivalent.
3. LHM Material: Kovar or Equivalent, Gold Plated, Alloy Steel.
4. Tolerances Non Cumulative.
5. Signetics Symbol Denotes Lead No. 1.
6. Lead Spacing Shall be Measured within this Zone.
7. Thermal Resistance: $\theta_{JA} = .060^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .010^{\circ}\text{C}/\text{mW}$
8. All Dimensions Shown in Parentheses are Metric Equivalents. (Millimeters)


I PACKAGE



Notes:

1. Lead Material: Kovar or Equivalent, Gold Plated.
2. Body Material: Ceramic with Kovar or Equivalent.
3. LHM Material: Kovar or Equivalent, Gold Plated, Alloy Steel.
4. Tolerances Non Cumulative.
5. Signetics Symbol Denotes Lead No. 1.
6. Lead Spacing Shall be Measured within this Zone.
7. Thermal Resistance: $\theta_{JA} = .090^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = .010^{\circ}\text{C}/\text{mW}$
8. All Dimensions Shown in Parentheses are Metric Equivalents. (Millimeters)


K PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: EYELET, KOVAR OR EQUIVALENT, GOLD PLATED, GLASS BODY
3. LID MATERIAL: NICKEL, WELD SEAL.
4. THERMAL RESISTANCE FROM JUNCTION TO CASE, $\theta_{j-c} = 150^\circ\text{C}/\text{mW}$, $\theta_{j-a} = 0.25^\circ\text{C}/\text{mW}$
5. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


L PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: EYELET, KOVAR OR EQUIVALENT, GOLD PLATED, GLASS BODY.
3. LID MATERIAL: NICKEL, WELD SEAL.
4. THERMAL RESISTANCE FROM JUNCTION TO CASE, $\theta_{j-c} = 150^\circ\text{C}/\text{mW}$, $\theta_{j-a} = 0.25^\circ\text{C}/\text{mW}$
5. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


N PACKAGE



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT
2. BODY MATERIAL: PLASTIC
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\theta_{JA} = 12^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = 0.5^{\circ}\text{C}/\text{mW}$
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS (MILLIMETERS)

NX PACKAGE




NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: PLASTIC
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\theta_{JA} = 12^{\circ}\text{C}/\text{mW}$, $\theta_{JC} = 0.5^{\circ}\text{C}/\text{mW}$
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS (MILLIMETERS)

SIGNETICS PACKAGES


Q PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
3. LID MATERIAL: CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. THERMAL RESISTANCE: $\theta_{JA} = .170^{\circ}\text{C/mW}$, $\theta_{JC} = .040^{\circ}\text{C/mW}$.
9. MAXIMUM GLASS CLIMB, LID SKEW, OR FRIT SQUEEZE OUT IS .010.
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


Q PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS
3. LID MATERIAL: CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL DENOTES LEAD NO. 1
7. MAXIMUM GLASS CLIMB, LID SKEW OR FRIT SQUEEZE OUT .010.
8. THERMAL RESISTANCE: $\theta_{JA} = .160^{\circ}\text{C/mW}$, $\theta_{JC} = .050^{\circ}\text{C/mW}$.
9. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS).


Q PACKAGE



NOTES

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
3. LID MATERIAL: CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. THERMAL RESISTANCE: $\theta_{JA} = 150^{\circ}\text{C/mW}$, $\theta_{JC} = .050^{\circ}\text{C/mW}$.
9. MAXIMUM GLASS CLIMB, LID SKEW, OR FRIT SQUEEZE OUT IS .010.
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

Q PACKAGE




NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS
3. LID MATERIAL: CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. THERMAL RESISTANCE: $\theta_{JA} = 150^{\circ}\text{C/mW}$, $\theta_{JC} = .050^{\circ}\text{C/mW}$.
9. MAXIMUM GLASS CLIMB, LID SKEW, OR FRIT SQUEEZE OUT IS .010.
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

SIGNETICS PACKAGES


T PACKAGE



NOTES:

1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
2. BODY MATERIAL: EYELET, KOVAR OR EQUIVALENT, GOLD PLATED, GLASS BODY.
3. LID MATERIAL: NICKEL, WELDED SEAL.
4. THERMAL RESISTANCE FROM JUNCTION TO CASE: for $J_c < 100$ C/mW, for $J_c > 0.025$ C/mW.
5. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS: (MILLIMETERS).


V PACKAGE



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: PLASTIC.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: for $J_c < 16$ C/mW, for $J_c > 0.05$ C/mW.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS: (MILLIMETERS).


W PACKAGE



NOTES:

1. LEAD MATERIAL - ALLOY 42 OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL - CERAMIC WITH GLASS SEAL AT LEADS.
3. LID MATERIAL - CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. MAXIMUM GLASS CLIMB .010.
9. THERMAL RESISTANCE: $H_{Jc} = 220^{\circ}\text{C}/\text{mW}$, $H_{Jc} = 085^{\circ}\text{C}/\text{mW}$
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

W PACKAGE




NOTES:

1. LEAD MATERIAL - ALLOY 42 OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL - CERAMIC WITH GLASS SEAL AT LEADS.
3. LID MATERIAL - CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. MAXIMUM GLASS CLIMB .010.
9. THERMAL RESISTANCE: $H_{Jc} = 200^{\circ}\text{C}/\text{mW}$, $H_{Jc} = 088^{\circ}\text{C}/\text{mW}$
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

SIGNETICS PACKAGES


W PACKAGE



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT, TIN PLATED.
2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
3. LID MATERIAL: CERAMIC, GLASS SEAL.
4. TOLERANCES NON CUMULATIVE.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
8. MAXIMUM GLASS CLIMB .010.
9. THERMAL RESISTANCE: $\theta_{JA} = .200$ C/mW, $\theta_{JC} = 665^{\circ}$ C/mW.
10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS (MILLIMETERS).


XA PACKAGE



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: PLASTIC.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\theta_{JA} = .165$ C/mW, $\theta_{JC} = .085$ C/mW.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS (MILLIMETERS).

XC PACKAGE



INTRODUCTION

Increasingly, users are demanding ultra high quality and reliability commercial temperature range ICs for their use in certain electronic systems. This trend toward a "Zero Defects" philosophy has been prompted by the inability of previously available "one or two percent" defective device lots to meet board rework cost requirements and system reliability goals.

The need for nearly perfect, but low cost, devices is being met by the industry with varying degrees of success. Several IC manufacturers have programs which partially meet these requirements, and many users have implemented specifications designed to accomplish this goal.

Signetics has been supplying devices to these general requirements for some time, but only now, and for the first time in the industry, has a fully evaluated and comprehensive program been instituted. We call it SUPR DIP.

DESCRIPTION OF PROCESS STEPS
(see Page 7)

SUPR DIP utilizes the best provisions of various user specifications and adds a few of our own. SUPR DIP is a COMPREHENSIVE program which results in the HIGHEST QUALITY and RELIABILITY commercial products AVAILABLE IN THE INDUSTRY. Other suppliers' user specifications offer SOME of the advantages of our program, but only SUPR DIP gives ALL of the following provisions:

- Visual Die Sort Inspection, MIL-STD-883, Method 2010, Condition B Criteria

- Preasal Visual Inspection, MIL-STD-883, Method 2010, Condition B Criteria
- 100% Thermal Shock, MIL-STD-883, Method 1011, Condition A Criteria
- 100% Production Electrical Testing
- 100% High Temperature Functional Testing for elimination of functional rejects and temperature sensitive (intermittent) bonds
- Outgoing Lot Quality Acceptance Testing including 0.15% AQL for functionality and 0.15% to 1.0% for other electrical and mechanical criteria

BENEFITS

The above processing steps are efficiently performed in volume, and users realize the following benefits at both

LOW INITIAL COST and LOW EVENTUAL COST:

- Eliminates need for 100% incoming electrical testing and mechanical inspection
- No need for additional preconditioning prior to board assembly
- Significantly reduces requirement for board rework (page 8)
- Reduction in system field failures
- Permits the following Signetics GUARANTEES:


GUARANTEES

TEST	CONDITIONS	AQL	CUMULATIVE	NOTES
Electrically Functional	25°C	0.15%	0.15%	1
	100°C	0.15%		
DC	25°C	.65%	2.5%	
	At Temperatures	1.0%		
AC	25°C	1.0%		
Mechanical	Major	.25%	1.0%	2
	Minor	1.0%		

NOTE 1: The functional test not only checks for opens and shorts but also performs an operating test where the device is driven from standard outputs and drives inputs under full load.

NOTE 2: MAJOR DEFECTS: those that make the circuit inoperable such as missing pin, wrong symbol, no solder, shorted pins, holes in package. MINOR DEFECTS: physical dimensions, illegible type, solderability to MIL S-202C-208B.

WHAT FLOW AND GUARANTEES DO I GET WITH SUPR?



PROCESS NOTES AND DESCRIPTIONS

NOTE 1: Q.C. Lot Acceptance of Die

From reports covering all reported 1971 failures an analysis was compiled to determine the need for improved inspection at die sort. The inspection derived from this study was to lot accept to a 4.0% AQL to MIL-STD-883, 2010B. This is statistically adequate to reject all lots with repetitive type

masking errors and lots that exhibit potential high yield losses. Critical random defects which constitute reliability problems and which may not be detected at final test are inspected to a 1.0% AQL. These include:

1. scratches
2. smears
3. glassivated bonding pads

NOTE 2: Q.C. Lot Acceptance of Preseal Parts

From the above study an analysis was completed on parts prior to encapsulation. The same inspection at this point is being performed in accordance with MIL-STD-883, 2010-B to a 2.5% AQL, and with critical defects to a 0.65% AQL. Critical defects include:

1. scratches caused by assembly operators
2. contamination
3. smeared ball bonds on bonding pads decreasing the aluminum

NOTE 3: Preconditioning

Various types of preconditioning were examined including thermal shock, temperature cycle, and high temperature storage. Thermal shock (MIL-STD-883, 1011, A) was selected as the most effective method of removing potential package problems that could not be detected by other processing screens. This processing weakens loose bonds so that they may be tested out at temperature without degrading the quality of good bonds. Other tests have either no effect on quality and reliability or significantly degraded the good parts during the preconditioning period.

Some users, attempting to incorporate tighter screening, have instituted various preconditioning steps before testing or board assembly. Many of these steps create problems which would not occur if preconditioning was performed prior to shipment. Examples of a few of these problems are opens at high temperature due to extremes of thermal shock or temperature cycles, symbolization coming off after exposure to liquids used for shock testing, handling loss and mechanical damage, solderability problems due to contamination within ovens.


NOTE 4: High Functional Temperature Test

Analysis of user incoming quality and system failure reports has yielded four significant results:

- A. Due to supplier processing and handling from final test to shipment, parts may become mixed to a low percent defective.
- B. Some devices, due to internal differential expansion coefficients, become non-functional when operated in a system in which the ambient is above room temperature and the junctions receive continuous power. This is normally due to weak bonds. These parts create considerable system detection problems since they test good at room temperature and may also become system life test failures.

- C. Most customers building boards of 40 or more units complexity perform 100% parts testing upon receipt of a shipment. This is to obtain a low percentage board rework. This is normally performed at room temperature using a large test system. These testers have the potential for destroying or degrading units due to faulty relay controls which force excessive currents into devices. In an ordinary electronic system, parts are never subjected to these conditions. In many cases, this type of inspection results in a greater percent lot defective than was received and can result in additional board rework. 100% testing normally only reduces percent defective to a .28% AQL level. (see Page 8)

AQL LEVELS VS. BOARD REWORKS



- D. Most integrated circuits will never be used in a circuit that requires all worst case load and threshold conditions. If a part will function under load at 100 degrees C ambient, it will consistently work in a system.

Signetics has addressed to all these problems by designing a test system that repetitively tests devices functionally at a temperature in excess of 100 degrees C. This testing circuit is the same electrical environment as in a computer.

NOTE 5: Outgoing Quality Control

The task of this function is to ensure that parts have been processed to the required flow and that the tightened inspection criteria are being met. An additional sample will be selected to assure electrical specification conformance. Each shipment will be sealed by Quality Assurance personnel.


RECOMMENDED INCOMING TEST

Signetics recommends that parts from this program be sampled at incoming inspection by using the following technique:

1. One sample is selected to check functionality, using a tester which has no potential for degrading units. No relay switching or current forcing modules should be used.
2. From this sample another sample is tested for AC and DC conformance to specifications. Only devices which have a marginal AC or high temp quality history need be tested.
3. In most cases skip lot testing can be instituted immediately.

In this manner a great savings can be realized in incoming control and board rework costs.

A TYPICAL IC USER'S ASSEMBLY FLOW AND SOME INDUSTRY AVERAGE COSTS



Costs added to parts because of quality problems (based on current industry averages)

Incoming inspection (sampling, 100% test, preconditioning) labor and material only. Outside labs were kept separate since they tend to distort this number. Present average cost for outside lab usage is \$.08 per part.

Find and repair defective parts in boards and systems. This includes location of defects, scrapped parts, replacement of bad parts, engineering support during system burn-in. Labor and material only.

Field service support. Labor, material, travel, revenue lost due to equipment being down. Calculated only on first year expenses. No customer ill will, lost accounts, maintenance, organization overhead is included.

Administration and overhead. Test equipment for parts and systems (depreciation, only) support costs of this equipment, inventory of parts and systems necessary because of delays due to quality problems. No additional hidden costs such as added supervision, field service overhead, quality and reliability overhead is included.

TOTAL (not including outside labs) .08
 SUPR DIP WAS ENGINEERED TO CUT THIS EXPENSE BY ONE ORDER OF MAGNITUDE

SIGNETICS SURE 883 PROGRAM

FOR DIGITAL DEVICES .

BULLETIN 5001A

The Signetics SURE*/883 Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability of Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 40 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below for the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production and include 100% final production electrical tests. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed electrical test limits and conditions applicable to each subgroup are shown in the Electrical Characteristics table of the individual part type data sheets.

Tables IIIA, IIIB, and IIIC provide a complete process qualification and verification program in accordance with the conditions of MIL-STD-883, Group A, B and C tests. These tests are performed once in every 90 day manufacturing period, on representative devices from each standard production die process family and on each production package family. The representative circuits and packages selected are changed routinely, and the tests performed monitor and qualify all structurally similar devices produced by the same process and production during that period. A summary of these test results is available on request at the time of order placement.

* Systematic Uniformity and Reliability Evaluation

All of the applicable Electrical Parameters of Table IIIA are performed at pretest on the Table IIIC samples. This provides the MIL-STD-883 electrical parameter and design verification Group A tests. These tests are performed on representative circuit types from every die process family type in manufacturing during this period.

Table IIIB consists of the package oriented qualification environmental stress tests of MIL-STD-883, Groups B and C. Representative samples from each package product family type are monitored and qualified every 90 day period by these tests. A common device is used as the die type for these package and assembly qualification tests.

Table IIIC consists of the die process oriented qualification electrical stress or operational tests at high temperature per MIL-STD-883, Groups B and C. Representative devices from each die process family are monitored and qualified every 90 day period by these tests. The package type is randomly selected as applicable.

An additional screening series is available at extra cost. Details are given in Table V, MIL-STD-883, method 5004, high reliability screening.

Table I — 100% Production Screen Tests

TEST	CONDITIONS
Preseal Visual	High Power — Low Power
Thermal Shock	Liquid to Liquid, 5 Cycles, 60 Seconds at 0°C, 60 Seconds at 100°C, transfer time 5 Seconds. (See Note 1.)
Centrifuge	Y ₁ Axis; 30,000 g minimum, 1 minute. (See Note 1.)
Hermeticity	Gross leak test (Bubble Test). (See Note 1.)
Production Electrical Tests	

Table II — Signetics Acceptance Tests (See Notes 2 and 3)

SIGNETICS SUBGROUP	TEST	CONDITIONS	AQL	MIL-STD-105 INSPECTION LEVEL
A-1	Visual and Mechanical Inspection	MIL-STD-883 Method 2009	1.0%	II
A-2	DC Parameters	T _A = +25°C	1.0%	II
A-3	DC Parameters	T _A = +25°C	1.0%	II
A-4	DC Parameters	T _A = +125°C	1.0%	II
A-5	DC Parameters	T _A = -55°C	1.0%	II
A-6	AC Parameters	T _A = +25°C	1.0%	II

TABLE IIIA. MIL-STD-883 GROUP A ELECTRICAL TESTS

MIL-STD-883 GROUP A SUBGROUP	SIGNETICS SUBGROUP	TEST DESCRIPTION
A1	A-2, A-3	Static tests at 25°C
A2	A-4	Static tests at maximum rated operating temperature.
A3	A-5	Static tests at minimum rated operating temperature.
A4	A-6	Dynamic tests at 25°C.
A5	C-2, when applicable	Dynamic tests at maximum rated operating temperature.
A6	C-2, when applicable	Dynamic tests at minimum rated operating temperature.
A7	*	Functional tests at 25°C.
A8	A-4, A-5	Functional tests at maximum and minimum rated operating temperatures.
A9	A-6	Switching tests at 25°C.
A10	C-2, when applicable	Switching tests at maximum rated operating temperature.
A11	C-2, when applicable	Switching tests at minimum rated operating temperature.

TABLE IIIB. MIL-STD-883 GROUPS B AND C ENVIRONMENTAL TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
B ₁	Physical Dimensions	2008	Test Condition A	15
B ₂	Marking Permanency Visual and Mechanical Bond Strength	2008	Test Condition B, Para. 3.2.1	4 devices/no failure
		2008	Test Condition B	1 device/no failure
		2011	Test Condition D	15
B ₃	Solderability	2003	Solder Temperature 260°C ±10°C	15
B ₄	Lead Fatigue Hermeticity a. Fine b. Gross	2004	Test Condition B2	15
		1014	See Note 4 Test Condition A or B Test Condition C	
C ₁	Pre-Test Electrical Parameters Thermal Shock Temperature Cycle Hermeticity a. Fine b. Gross Moisture Resistance End Point Electrical Parameters FAILURE CRITERIA	1011	Signetics Subgroup A-3 15 Cycles, Test Condition C, +150°C to -65°C	15
		1010	10 Cycles, Test Condition C, 150°C to -65°C	
		1014	See Note 4 Test Condition A or B Test Condition C	
		1004	Omit initial conditioning	
			Signetics Subgroup A-3 Refer to Table IV.	
C ₂	Pre-Test Electrical Parameters Mechanical Shock Vibration Variable Frequency Constant Acceleration End Point Electrical Parameters FAILURE CRITERIA	2002	Signetics Subgroup A-3 Test Condition B	15
		2007	Test Condition A	
		2001	Test Condition E	
			Signetics Subgroup A-3 Refer to Table IV.	
C ₃	Salt Atmosphere	1009	Test Condition A. Omit initial conditioning	15
C ₄	Pre-Test Electrical Parameters High Temperature Storage End Point Electrical Parameters FAILURE CRITERIA	1008	Signetics Subgroup A-3 T _A = +150°C, t = 1000 hours	λ = 15
			Signetics Subgroup A-3 Refer to Table IV.	

TABLE IIIC. MIL-STD-883 GROUPS B AND C HIGH TEMPERATURE OPERATING LIFE TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
	Pre-Test and Design Verification Electrical Parameters		Table IIIA as applicable, data sheet groups A & C.	
C ₅	High Temperature Operating Life End Point Electrical Parameters FAILURE CRITERIA	1005	Test Condition D or E as applicable. T _A = +125°C or +85°C, per Part Data Sheet. t = 1000 hours.	λ = 10
			Signetics Subgroup A-3 Refer to Table IV.	

* Signetics performs a truth table test.

Table IV – Signetics Failure Criteria

TEST	"1" Input Current	"1" Output Voltage	"0" Input Current	"0" Output Voltage	Expansion Node Current
LIMITS	Data Sheet Limits and: 10X Initial Value for DTL 5X Initial Value for TTL	Data Sheet Limits and: ±20% Initial Value	Data Sheet Limits ±20% Initial Value	Data Sheet Limits and: ±0.1V	Data Sheet Limits and: ±20% Initial Value

Optional High Reliability Screening

To maximize reliability in critical application, the Optional High Reliability Screening of Table V provides for three levels of 100% screening per MIL-STD-883, Method 5004 at extra cost. This series eliminates the necessity for special specification, minimizes cost and provides the shortest possible delivery time. This series is applied after the normal Group A acceptance test. Circuits subjected to this Preconditioning Series are clearly distinguishable from standard products in the following ways:

- Individual serial number on each circuit (Class A only).
- The first letters of a part number are either RA, RB, or RC.
 - RA = Class A
 - RB = Class B
 - RC = Class C
 - i.e., RA8880J = 100% screening of Table V, Class A.
- Individual device variables parametric test data is supplied with each shipment (Class A only).

Consult your local representative for price information. Device types should be specified with the appropriate letter prefixes.

Notes:

- Not applicable to solid molded packaged devices.
- All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C 45662A.
- Detailed tests, conditions, and limits applicable to each subgroup are given in the Signetics data sheet ELECTRICAL CHARACTERISTICS table. See Table IIIA for the corresponding Group A tests of MIL-STD 883.
- The Hermeticity tests are not employed for solid molded packages.
- Class B and Class C may be subjected to thermal shock as an alternate.
- The test sequence of fine and gross leak may be reversed when fluorocarbons are utilized for gross leak.
- The individual MIL-STD-883 Test Methods are, in many cases designed to "stand alone" as a sole screen or sole Group B environmental sampling test. But since 5004 specifies a screening series or flow, some of the measurements, etc., specified in an individual Test Method are not intended to be applicable in the screening series.

TABLE V – MIL-STD-883 METHOD 5004, HIGH RELIABILITY SCREENING

TEST	MIL-STD-883 METHOD	CLASS A	CLASS B	CLASS C	CLARIFICATIONS (See Note 7)
Internal Visual (precell)	2010.1	Cond. A	Cond. B	Cond. B	Test Condition A, Paragraph 3.1.1.7, i.e. delete the words "and parameter"
Stabilization Base	1008 (24 hours)	Cond. C	Cond. C	Cond. C	Condition C (150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements at this point.
Thermal Shock	1011	Cond. C	Not required. NOTE 5	Not required. NOTE 5	Cond. C (150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements, no external visual inspection at this point.
Temperature Cycling	1010	Cond. C	Cond. C NOTE 5	Cond. C NOTE 5	(150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements, no external visual inspection, no hermeticity tests at this point.
Mechanical Shock	2002, Y1 plane only	Cond. B	Not Required	Not Required	No electrical measurements at this point.
Centrifuge	2001	Cond. E Y2 then Y1 plane	Cond. E Y1 plane	Cond. E Y1 plane	
Hermeticity A - Fine Leak B - Gross Leak	1014, Note 6 (Hermetic devices only)	Cond. A or B Cond. C	Cond. A or B Cond. C	Cond. A or B Cond. C	
Critical Electrical Parameters Burn In Test	Signetics Subgroup A 3 1015, T _A = 125°C	Read and Record 240 hours Cond. D or E (as applicable)	Not Required 168 hours Cond. D or E (as applicable)	Not Required	
Critical Electrical Parameters Signetics FAILURE CRITERIA	Signetics Subgroup A 3	Read and Record Table IV	Not Required	Not Required	
Reverse Bias Burn In	1015, T _A = 150°C t = 72 hours	Cond. A or C	Not Required	Not Required	Required only when specified in the applicable procurement document. Signetics standard Burn In (above) includes reverse bias of unused junctions.
Final Electrical Test	Perform go/no go measurements of Signetics Subgroup A Parameters	Signetics Subgroups A 2, A 4, A 5, A 6, Functional tests, truth table when applicable	Signetics Subgroups A 2, A 3, Functional tests, truth table when applicable	Signetics Subgroups A 2, A 3 Functional tests, truth table when applicable	
Radiographic Inspection	2012	Yes	Not Required	Not Required	
External Visual	2009	Yes	Yes	Yes	

SIGNETICS QUALIFICATION AND SCREENING PROGRAM IN ACCORDANCE WITH MIL-STD-883, METHOD 5004 & 5005

The Signetics SURE[®]/883 Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability of Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 40 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below for the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production and include 100% final production electrical test. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed electrical test limits and conditions applicable to each subgroup are shown in the Electrical Characteristics table of the individual part type data sheets.

Tables IIIA, IIIB, and IIIC provide a complete process qualification and verification program in accordance with the conditions of MIL-STD-883, Group A, B and C tests. These tests are performed once in every 90 day manufacturing period, on representative devices from each standard production die process family and on each production package family. The representative circuits and packages selected are changed routinely, and the tests performed monitor and qualify all structurally similar devices produced by the same process and production during that period. A summary of these test results is available on request at the time of order placement.

All of the applicable Electrical Parameters of Table IIIA are performed at pretest on the Table IIIC samples. This provides the MIL-STD-883 electrical parameter design verification Group A tests. These tests are performed on representative circuit types from every die process family type in manufacturing during this period.

Table IIIB consists of the package oriented qualification environmental stress tests of MIL-STD-883, Groups B and C. Representative samples from each package product family type are monitored and qualified every 90 day period by these tests. A common device is used as the die type for these packages and assembly qualification tests.

Table IIIC consists of the die process oriented qualification electrical stress or operational tests at high temperature per MIL-STD-883, Groups B and C. Representative devices from each die process family are monitored and qualified every 90 day period by these tests. The package type is randomly selected as applicable.

An additional screening series is available at extra cost. Details are given in Table V, MIL-STD-883, Method 5004, HIGH RELIABILITY SCREENING.

TABLE I — SIGNETICS 100% PRODUCTION SCREEN TESTS

TEST	CONDITIONS
Preseal Visual Thermal Shock	High Power—Low Power Liquid to Liquid, 5 Cycles, 60 Seconds at 0°C, 60 Seconds at 100°C, transfer time 5 seconds. (Note 1)
Centrifuge	Y ₁ Axis; 30,000 g minimum, 1 minute. (Note 1)
Hermeticity	Gross leak test (Bubble Test) (Note 1)
Production Electrical Tests	

NOTE:
1. Not applicable to solid molded packaged devices.

*Systematic Uniformity and Reliability Evaluation

SIGNETICS LINEAR SURE 883 PROGRAM

TABLE II – SIGNETICS ACCEPTANCE TESTS (Notes 2, 3)

SIGNETICS SUBGROUP	TEST	CONDITIONS	AQL	MIL-STD-105 INSPECTION LEVEL
A-1	Visual and Mechanical Inspection	MIL-STD-883 Method 2009	1.0%	II
A-2	DC Parameters	T _A = +25°C	1.0%	II
A-7	DC End Point*	T _A = +25°C	1.0%	II
A-4	DC Parameters	T _A = +125°C	1.0%	II
A-5	DC Parameters	T _A = -55°C	1.0%	II
A-6	AC Parameters	T _A = +25°C	1.0%	II

* Applies to Data Sheets Published After 6/11/70

NOTES:

2. All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C-45662A.
3. Detailed tests, conditions, and limits applicable to each subgroup are given in the Signetics data sheet ELECTRICAL CHARACTERISTICS table. See Table IIIA for the Corresponding Group A tests of MIL-STD-883.

TABLE IIIA – SIGNETICS MIL-STD-883 GROUP A ELECTRICAL TESTS

MIL-STD-883 GROUP A SUBGROUP	SIGNETICS SUBGROUP	TEST DESCRIPTION
A1	A-2, A-7	Static tests at 25°C
A2	A-4	Static tests at maximum rated operating temperature
A3	A-5	Static tests at minimum rated operating temperature
A4	A-7	Dynamic tests at 25°C
A5	A-4	Dynamic tests at maximum rated operating temperature
A6	A-5	Dynamic tests at minimum rated operating temperature
A7		Functional tests at 25°C
A8		Functional tests at maximum and minimum rated operating temperature
A9	A-6	Switching tests at 25°C
A10		Switching tests at maximum rated operating temperature
A11		Switching tests at minimum rated operating temperature

TABLE IIIB – SIGNETICS MIL-STD-883 GROUPS B AND C ENVIRONMENTAL TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
B1	Physical Dimensions	2008	Test Condition A	15
B2	Marking Permanency	2008	Test Condition B, Para. 3, 2, 1	4 devices/no failures
	Visual and Mechanical	2008	Test Condition B	1 device/no failure
	Bond Strength	2011	Test Condition D, Para. 3, 7	15
B3	Solderability	2003	Solder Temperature 260°C ±10°C	15
B4	Lead Fatigue	2004	Test Condition B2	15
	Hermeticity	1014	Note 4	
	a. Fine		Test Condition A or B	
	b. Gross		Test Condition C	
C1	Pre-Test Electrical Parameters		Table IV as applicable	
	Thermal Shock	1011	15 Cycles. Test Condition C, +150°C to -65°C	15
	Temperature Cycle	1010	10 Cycles. Test Condition C, +150°C to -65°C	
	Hermeticity	1014	Note 4	
	a. Fine		Test Condition A or B	
	b. Gross		Test Condition C	
	Moisture Resistance	1004	Omit vibration and initial conditioning	
	End Point Electrical Parameters		Table IV as applicable	
	FAILURE CRITERIA		Refer to Table IV	
C2	Pre-Test Electrical Parameters		Table IV as applicable	
M	Mechanical Shock	2002	Test Condition B	15
	Vibration Variable Frequency	2007	Test Condition A	
	Constant Acceleration	2001		
	End Point Electrical Parameters		Table IV as applicable	
	FAILURE CRITERIA		Refer to Table IV	
C3	Salt Atmosphere	1009	Test Condition A. Omit initial conditioning	15
C4	Pre-Test Electrical Parameters		Table IV as applicable	
	High Temperature Storage	1008	T _A = +150°C, t = 1000 hours	15
	End Point Electrical Parameters		Table IV as applicable	
	FAILURE CRITERIA		Refer to Table IV	

NOTE:

4. The Hermeticity tests are not employed for solid molded packages.

TABLE IIIC – SIGNETICS MIL-STD-883 GROUPS B & C HIGH TEMPERATURE OPERATING LIFE TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
B5 & C5	Pre-Test and Design Verification Electrical Parameters		Table IIIA, as applicable, data sheet groups A & C	
	High Temperature Operating Life	1005	Test Condition B, T _A = +125°C or +85°C, per Part Data Sheet t = 1008 hours	10
	End Point Electrical Parameters		Table IV as applicable	
	FAILURE CRITERIA		Refer to Table IV	

SIGNETICS LINEAR SURE 883 PROGRAM

TABLE IV — SIGNETICS FAILURE CRITERIA (Note 5)

FUNCTION	PARAMETER	DELTA LIMITS
Operational Amplifier	Input Offset Voltage Open Loop Voltage Gain (Note 6)	$\pm 1\text{mV}$ Data Sheet Limits $\pm 20\%$
Comparators	Input Offset Voltage Open Loop Gain	$\pm 1\text{mV}$ Data Sheet Limits
Sense Amplifiers	Input Threshold Voltage Input Bias Current	$\pm 1\text{mV}$ Data Sheet Limits $\pm 30\%$
Video Amplifiers	Voltage Gain	$\pm 20\%$ Data Sheet Limits
Voltage Regulators	Quiescent Current	$\pm 15\%$
RF/IF Amplifiers	Voltage Gain	$\pm 15\%$ Data Sheet Limits
Phase Lock Loop	Center Frequency of Oscillation	$\pm 10\%$ Initial Value

NOTES:

5. For limits of specific devices, consult Signetics Product Marketing
6. For 5709 only

OPTIONAL HIGH RELIABILITY SCREENING

To maximize reliability in critical applications, the Optional High Reliability Screening of Table V provides for three levels of 100% screening of MIL-STD-883, Method 5004 at extra cost. This series eliminates the necessity for special specifications, minimizes cost and provides the shortest possible delivery time. This series is applied after the normal Group A acceptance test. Circuits subjected to this Pre-conditioning Series are clearly distinguishable from standard products in the following ways:

(1) Individual serial number on each circuit (Class A only)

- (2) The first letters of a part number are either RA, RB, or RC
RA = Class A
RB = Class B
RC = Class C
i.e., RA5709G — 100% screening of Table V, Class A.
- (3) Individual device variables parametric test data is supplied with each shipment (Class A only).

Consult your local representative for price information. Device types should be specified with the appropriate letter prefixes.

TABLE V — SIGNETICS MIL-STD-883, METHOD 5004, HIGH RELIABILITY SCREENING

TEST	MIL-STD-883 METHOD	CLASS A	CLASS B	CLASS C	CLARIFICATIONS (Notes 7, 8, 9)
Internal Visual (pre-seal)	2010.1	Cond. A	Cond. B	Cond. B	Test Cond. A, Para. 3.1.1.7 delete the words "and parameter"
Stabilization Bake	1008 (24 hrs.)	Cond. C	Cond. C	Cond. C	Cond. C (150°C) max. for au/al metallization system. Cond. D (200°C) max. for al/al metallization system. No electrical measurements, at this point.
Thermal Shock	1011	Cond. A	Not Req'd	Not Req'd	Cond. C (150°C) max. for au/al metallization system. Cond. D (200°C) max. for al/al metallization system. No electrical measurements, no external visual inspection at this point.
Temperature Cycling	1010	Cond. C	Cond. C Note 7	Cond. C Note 7	(150°C) max. for au/al metallization Cond. D (200°C) max. for al/al metallization system. No electrical measurement, no external visual inspection, no hermeticity tests at this point.
Mechanical Shock	200, Y1 plane only	Cond. B	Not Req'd	Not Req'd	No electrical measurements at this point.
Centrifuge	2001	Cond. E Y2 then Y1 plane	Cond. E Y1 plane	Cond. E Y1 plane	
Hermeticity a. Fine Leak	1014, Note 6 (Hermetic devices only)	Cond. A or B	Cond. A or B	Cond. A or B	
b. Gross Leak		Cond. C	Cond. C	Cond. C	
Critical Electrical Parameters	Table IV as applicable	Read & Record	Not Req'd	Not Req'd	
Burn-In Test	1015, T _A = +125°C	240 hrs. Cond. B	168 hrs. Cond. B	Not Req'd	
Critical Electrical Parameters	Table IV as applicable	Read & Record	Not Req'd	Not Req'd	
Signetics FAILURE CRITERIA		Table IV	Not Req'd	Not Req'd	
Reverse Bias Burn-In	1005, T _A = +150°C t = 72 ^o hours	Cond. A or C	Not Req'd	Not Req'd	Not required unless specified on Purchase Order
Final Electrical Test	Perform go-no-go measurements of Signetics sub Group A Parameters	Signetics Sub Groups A-2, A-4 A-5, A-6	Signetics Sub Groups A-2, A-7	Signetics Sub Groups A-2, A-7	
Radiographic Inspection	2012	Yes	Req'd	Not Req'd	
External Visual	2009	Yes	Yes	Yes	

NOTES:

7. Class B and Class C may be subjected to thermal shock as an alternate.
8. The test sequence of fine and gross leak may be reversed when fluorocarbons are utilized for gross leak.
9. The individual MIL-STD-883 Test Methods are, in many cases designed to "stand alone" as a sole screen or sole Group B environmental sampling test. But since 5004 specifies a screening series or flow, some of the measurements, etc., specified in an individual Test Method are not intended to be applicable in the screening series.

SIGNETICS MOS 883 SURE PROGRAM

QUALIFICATION AND SCREENING PROGRAM FOR MOS DEVICES

The Signetics SURE*/883 Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability of Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 40 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production and include 100% final production electrical tests. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed test limits and conditions applicable to test group are shown in the Electrical Characteristics table of the individual part type data sheets.

Tables III, and IV provide a complete process qualification and verification program. These tests are performed once in every 90 day manufacturing period, on representative devices from each standard production die process family and on each production package family. The representative circuits and packages selected are changed routinely, and the tests performed monitor and qualify all structurally

similar devices produced by the same process and production during that period.

All of the applicable Electrical Parameters on the data sheets are performed at pretest on the Table IV samples. These tests are performed on representative circuit types from every die process family type in manufacturing during this period.

Table III consists of the Package oriented qualification environmental stress tests of MIL-STD-883, Groups B and C. Representative samples from each package product family type are monitored and qualified every 90 day period by these tests. A common device is used as the die type for these package and assembly qualification tests.

Table IV consists of the die process oriented qualification electrical stress or operational tests at high temperature. Representative devices from each die process are monitored and qualified every 90 day period by these tests. The package type is randomly selected as applicable.

TABLE I – 100% PRODUCTION SCREEN TESTS

TEST	CONDITIONS
Preseal Visual	High Power Low Power
Thermal Shock	Liquid to Liquid 5 Cycles; 60 Seconds at 0°C, 60 Seconds at 100°C, Transfer Time 5 Seconds. Note 1.
Centrifuge	Y ₁ Axis; 30,000 G Minimum 1 Minute. Note 1.
Hermeticity	Gross Leak Test (Bubble Test) Note 1.
Production Electrical Tests	AC and DC, T _A = 25°C

NOTE:

1. Not applicable to solid molded packaged devices.

TABLE II – SIGNETICS ACCEPTANCE TESTS (See Notes 2 and 3)

TEST GROUP	CONDITIONS	AQL	MIL-STD-105 INSPECTION LEVEL
Visual and Mechanical Inspection	MIL-STD-883 Method 2009	1.0%	II
DC Parameters	T _A = +25°C	1.0%	II
DC Parameters	T _A = 70°C	1.0%	II
DC Parameters	T _A = 0°C	1.0%	II
AC Parameters	T _A = +25°C	1.0%	II

NOTES:

- All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C-45662A.
- Detailed tests, conditions, and limits applicable to each test group are given in the Signetics data sheet ELECTRICAL CHARACTERISTICS table.

*Systematic Uniformity and Reliability Evaluation

TABLE III – MIL-STD-833 GROUPS B AND C ENVIRONMENTAL TESTS

TEST DESCRIPTION	MIL-STD-833 METHOD	CONDITIONS	LTPD
Physical Dimensions	2008	Test Condition A	15
Marking Permanency	2008	Test Condition B, Para. 3.2.1	4 devices/no failures
Visual and Mechanical	2008	Test Condition B	1 device/no failures
Bond Strength	2011	Test Condition D, Para. 3.7	15
Solderability	2003	Solder Temperature 260°C ± 10°C	15
Lead Fatigue	2004	Test Condition B ₂	15
Hermeticity	1014	Note 4	
a. Fine		Test Condition A or B	
b. Gross		Test Condition C	
Pre-Test Electrical Parameters		Table V as Applicable	
Thermal Shock	1011	15 Cycles. Test Condition C, +150°C to -65°C	15
Temperature Cycle	1010	10 Cycles. Test Condition C, +150°C to -65°C	
Hermeticity	1014	Note 4	
a. Fine		Test Condition A or B	
b. Gross		Test Condition C	
Moisture Resistance		Omit Vibration and Initial Conditioning	
End Point Electrical Parameters	1004	Table V as Applicable	
FAILURE CRITERIA		Refer to Table V	
Pre-Test Electrical Parameters		Table V as Applicable	
Mechanical Shock	2002	Test Condition B	15
Vibration Variable Frequency	2007	Test Condition A	
Constant Acceleration	2001		
End Point Electrical Parameters		Table V as Applicable	
FAILURE CRITERIA		Refer to Table V	
Salt Atmosphere	1009	Test Condition A. Omit Initial Conditioning.	
Pre-Test Electrical Parameters		Table V as Applicable	
High Temperature Storage	1008	T _A = +150°C, t = 1000 hours	15
End Point Electrical Parameters		Table V as Applicable	
FAILURE CRITERIA		Refer to Table V	

NOTE:

4. The hermeticity tests are not employed for solid molded packages.

TABLE IV – HIGH TEMPERATURE OPERATING LIFE TESTS

TEST DESCRIPTION	CONDITIONS	LTPD
Pre-Test Electrical Parameters	Refer to Table V	
Operating Life Shift Registers ROMs, RAMs	$T_A = 70^\circ\text{C}$; $t = 1000$ hours Logic 1's Clocked Through Register Addresses Being Counted Through in a Binary Fashion	10

TABLE V – SIGNETICS FAILURE CRITERIA

SHIFT REGISTERS

TEST	INPUT LEAKAGE	I_{DD}	t_{ACCESS}	"1" LEVELS	"0" LEVELS
Delta Limit	5X or 100nA whichever is greater	20%	Data Sheet Limits	20%	20%

ROMs

TEST	INPUT LEAKAGE	CLOCK LEAKAGE	I_{DD}	"1" LEVELS	"0" LEVELS
Delta Limit	5X or 100nA whichever is greater	5X or 100nA whichever is greater	20%	20%	20%

RAMs

TEST	INPUT LEAKAGE	t_{ACCESS}	$t_{REFRESH}^*$	"1" LEVELS	"0" LEVELS
Data Limit	5X or 100nA whichever is greater	Data Sheet Limit	Data Sheet Limits	20%	20%

* For dynamic memories.

AMD	SIGNETICS	PAGE
LM202	LM101H	6-169
LM101A	LM101AH	6-164
LM201	LM201H	6-169
LH201D	LM201N	6-164
LM301A	LM301AH	6-164
LM301AD	LM301AV	6-164
LM307	LM307H	6-175
AM1101A	2501B	7-46
AM1402A	2502B	7-57
AM1403A	2503TA	7-57
AM1404A	2504TA	7-57
AM1506	2506T	7-68
AM1507	2517T	7-68

ANALOG DEVICES	SIGNETICS	PAGE
AD101AH	LM101AH	6-164
AD201H	LM201AH	6-164
AD301AH	LM301AH	6-164
AD710CH	μ A710CT	6-99
AD710CN	μ A710CA	6-99
AD710H	μ A710T	6-99
AD711CH	μ A711CK	6-101
AD711CN	μ A711CA	6-101
AD711H	μ A711K	6-101
AD741CH	μ A741CT	6-115
AD741CN	μ A741CA	6-115
AD741H	μ A741T	6-115

CFI	SIGNETICS	PAGE
CM1101/11011	2501B/P 1101A1	7-45
CM1103	1103XA/ 1103-1XA	7-15 7-21
CM1402	2502B/ 1402A	7-57
CM1403	2503TA/ 1403A	7-57
CM1404	2504TA/ 1404A	7-57
CM2512	2512K	7-62
CM4500	2525V	7-108
CM7601	N24101	7-32
CM7602	N2420Y	7-32
CM7603	N2430Y	7-32

FAIRCHILD	SIGNETICS	PAGE
* μ A709	μ A709	6-97
* μ A710	μ A710	6-99
* μ A711	μ A711	6-101
* μ A741	μ A741	6-115
* μ A748	μ A748	6-124
9N00	S5400A/F	2-2
9N00	N7400A/F	2-2
9N01	S5401A/F	2-4
9N01	N7401A/F	2-4

FAIRCHILD	SIGNETICS	PAGE
9N02	S5402A/F	2-6
9N02	N7402A/F	2-6
9N03	S5403A/F	2-8
9N03	N7403A/F	2-8
9N04	S5404A/F	2-10
9N04	N7404A/F	2-10
9N05	S5405A/F	2-12
	N7405A/F	2-12
9N06	S5406A/F	2-14
	N7406A/F	2-14
9N07	S5407A/F	2-16
	N7407A/F	2-16
9N08	S5408A/F	2-18
	N7408A/F	2-18
9N09	N7409A/F	2-20
9N10	S5410A/F	2-22
9N11	S5411A/F	2-24
	N7411A/F	2-24
9N20	S5420A/F	2-28
	N7420A/F	2-28
9N26	S5426A/F	2-32
9N30	S5430A/F	2-34
	N7430A/F	2-34
9N40	S5440A/F	2-38
	N7440A/F	2-38
9N50	S5450A/F	2-58
	N7450A/F	2-58
9N51	S5451A/F	2-58
	N7451A/F	2-58
9N53	S5453A/F	2-60
	N7453A/F	2-60
9N54	S5454A/F	2-60
	N7454A/F	2-60
9N60	S5460A/F	2-62
	N7460A/F	2-62
9N70	S5470A/F	2-66
	N7470A/F	2-66
9N72	S5472A/F	2-68
	N7472A/F	2-68
9N73	S5473A/F	2-70
	N7473A/F	2-70
9N74	S5474A/F	2-72
	N7474A/F	2-72
9N76	S5476B/F	2-77
	N7476B/F	2-77
9N88	S5488B/F	2-88
	N7488A/F	2-88
9N107	S54107A/F	2-110
	N74107A/F	2-110
9H00	S54H00A/F	2-183
	N74H00A/F	2-183
9H01	S54H01A/F	2-185
	N74H01A/F	2-185
9H04	S54H04A/F	2-187
	N74H04A/F	2-187
9H05	S54H05A/F	2-189
	N74H05A/F	2-189

FAIRCHILD	SIGNETICS	PAGE
9H08	S54H08A/F	2-191
	N74H08A/F	2-191
9H10	S54H10A/F	2-193
	N74H10A/F	2-193
9H11	S54H11A/F	2-195
	N74H11A/F	2-195
9H20	S54H20A/F	2-197
	N74H20A/F	2-197
9H22	S54H22A/F	2-201
	N74H22A/F	2-201
9H30	S54H30A/F	2-203
	N74H30A/F	2-203
9H40	S54H40A/F	2-205
	N74H40A/F	2-205
9H50	S54H50A/F	2-206
	N74H50A/F	2-206
9H51	S54H51A/F	2-207
	N74H51A/F	2-207
9H61	S54H61A/F	2-219
	N74H61A/F	2-219
9H62	S54H62A/F	2-221
	N74H62A/F	2-223
9H71	S54H71A/F	2-225
	N74H71A/F	2-225
9H72	S54H72A/F	2-227
	N74H72A/F	2-227
9H73	S54H73A/F	2-229
	N74H73A/F	2-229
9H74	S54H74A/F	2-231
	N74H74A/F	2-231
9H76	S54H76B/F	2-233
	N74H76B/F	2-233
9H101	S54H101F	2-235
	N74H101A/F	2-235
9H102	S54H102F	2-237
	N74H102A/F	2-237
9H106	S54H106B/F	2-241
	N74H106B/F	2-241
9H108	S54H108F	2-244
	N74H108A/F	2-244
	N74141B	2-119
9341	S54181F	2-281
	N74181N	2-281
9342	S54182B/F	2-164
	N74182B/F	2-164
9345	S5445F	2-48
	N7445B/F	2-48
9349	S54180A/F	2-158
	N74180N/F	2-158
9352	S5442B/F	2-42
	N7442B/F	2-42
9353	S5443B/F	2-44
	N7443B/F	2-44
9354	S5444B/F	2-46
	N7444B/F	2-46
9357A	N7446B/F	2-50
9357B	N7447B/F	2-50
9358	N7448B/F	2-54

* = Requires definition of Temp. Range and Pkg.

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

FAIRCHILD	SIGNETICS	PAGE
9360	S74192B/F	2-166
	N74192B/F	2-166
9366	S54192B/F	2-166
	N74192B/F	2-166
9375	S7475B/F	2-75
	N7475B/F	2-75
9380	S6480A/F	2-81
	N7480A/F	2-81
9383	S5483B/F	2-85
	N7483B/F	2-85
9390	S5490A/F	2-94
	N7490A/F	2-94
9391	S5491A/F	2-96
	N7491A/F	2-96
9392	S5492A/F	2-98
	N7492A/F	2-98
9393	S5493A/F	2-100
	N7493A/F	2-100
9394	S5494F	2-102
	N7494B/F	2-102
9395	S5495A/F	2-104
	N7495A/F	2-104
9396	S5496B/F	2-106
	N7496F/F	2-106
93198	S54198F	2-178
	N74198N	2-178
9603	S54121A/F	2-112
	N74121A/F	2-112
9S00	N74S00A	2-247
9S03	N74S03A	2-247
9S04	N74S04A	2-249
9S05	N74S05A	2-249
9S20	N74S20A	2-254
9S22	N74S22A	2-268
9S40	N74S40A	2-258
9S64	N74S64A	2-260
9S65	N74S65A	2-260
9S140	N74S140A	2-258
U6B101A312	LM101AH	6-164
U6B301A393	LM301A	6-164
U5B770939X	μA7041T	6-97
U5B7710312	μA710T	6-99
U5B7710393	μA710CLT	6-99
U5B77101312	LM101H	6-164
U5B77101333	LM201H	6-164
U5B7740312	SE536T	6-32
U5B7740393	NE536T	6-32
U5B7709393	μA709CT	6-97
U5B7709312	μA709T	6-97
U5B7740312	μA740T	6-113
U5B7740393	μA740CT	6-113
U5B7741312	μA741T	6-115
U5B7741393	μA741CT	6-115
U5B7748312	μA748T	6-124
U5B7748393	μA748CT	6-124
U5B7710312	μA710T	6-99
U5B7710392	μA710CT	6-99
U5E7796312	S5596K	6-147

FAIRCHILD	SIGNETICS	PAGE
U5E7796393	μ5596K	6-147
U5F7711312	μA711K	6-101
U5E7711393	μA711CK	6-101
U5F7733312	μA733K	6-108
U5F7733393	μA733CK	6-108
U5R7723312	μA723L	6-103
U5R7723393	μA723CL	6-103
U6A7733312	μA733F	6-108
U9T7741393	μA741CV	6-115
U9T7748393	μA748CV	6-124
U6A540051X	S6400A/F	2-2
U6A540151X	S6401A/F	2-4
U6A540261X	S6402A/F	2-6
U6A540361X	S6403A/F	2-8
U6A540561X	S6405A/F	2-12
U6A540861X	S6408A/F	2-18
U6A541061X	S6410A/F	2-22
U6A541161X	S6411A/F	2-24
U6A542061X	S6420A/F	2-28
U6A543061X	S6430A/F	2-34
U6A544061X	S6440A/F	2-38
U6A545061X	S6450A/F	2-58
U6A545161X	S6451A/F	2-58
U6A545361X	S6453A/F	2-60
U6A545461X	S6454A/F	2-60
U6A546061X	S6460A/F	2-62
U6A547061X	S6470A/F	2-66
U6A547261X	S6472A/F	2-68
U6A547361X	S6473A/F	2-70
U6A547461X	S6474A/F	2-72
U6A548061X	S6480A/F	2-81
U6A548261X	S6483A/F	2-85
U6A548861X	S6486A/F	2-88
U6A549061X	S6490A/F	2-94
U6A549161X	S6491A/F	2-96
U6A549261X	S6492A/F	2-98
U6A549361X	S6493A/F	2-100
U6A549561X	S6495A/F	2-104
U6A54H0051X	S64H00A/F	2-183
U6A54H0151X	S64H01A/F	2-185
U6A54H0451X	S64H04A/F	2-187
U6A54H0551X	S64H05A/F	2-189
U6A54H1061X	S64H10A/F	2-193
U6A54H2061X	S64H20A/F	2-197
U6A54H3061X	S64H30A/F	2-203
U6A54H4061X	S64H40A/F	2-205
U6A54H7351X	S64H73A/F	2-229
U6A54H7661X	S64H76B/E	2-233
U6A740059X	N7400A/F	2-2
U6A740159X	N7401A/F	2-4
U6A740259X	N7402A/F	2-6
U6A740359X	N7403A/F	2-8
U6A740459X	N7404A/F	2-10
U6A740559X	N7405A/F	2-12
U6A740859X	N7408A/F	2-18
U6A741059X	N7410A/F	2-22
U6A741159X	N7411A/F	2-24
U6A742059X	N7420A/F	2-28

FAIRCHILD	SIGNETICS	PAGE
U6A743069X	N7430A/F	2-34
U6A744069X	N7440A/F	2-38
U6A746069X	N7460A/F	2-68
U6A745169X	N7451A/F	2-58
U6A745369X	N7453A/F	2-60
U6A745469X	N7454A/F	2-60
U6A746069X	N7460A/F	2-64
U6A747069X	N7470A/F	2-66
U6A747269X	N7472A/F	2-68
U6A747369X	N7473A/F	2-70
U6A747469X	N7474A/F	2-72
U6A748069X	N7480A/F	2-81
U6A748269X	N7483A/F	2-85
U6A748669X	N7486A/F	2-88
U6A749069X	N7490A/F	2-94
U6A749169X	N7491A/F	2-96
U6A749269X	N7492A/F	2-98
U6A749369X	N7493A/F	2-100
U6A749569X	N7495A/F	2-104
U6A74H0059X	N74H00A/F	2-183
U6A74H0169X	N74H01A/F	2-185
U6A74H0469X	N74H04A/F	2-187
U6A74H0569X	N74H05A/F	2-189
U6A74H1069X	N74H10A/F	2-193
U6A74H2069X	N74H20A/F	2-197
U6A74H3069X	N74H30A/F	2-203
U6A74H4069X	N74H40A/F	2-205
U6A74H7369X	N74H73A/F	2-229
U6A74H7669X	N74H76B/E	2-233
U6A7723393	μA723A/F	6-103
U6A7733393	μA733A/F	6-108
U6A7741393	μA741A/F	6-115
U6A7748393	μA748A/F	6-124
U6A960169X	N8T22A/F	3-159
U6B547661X	S6476B/E	2-75
U6B547861X	S6476B/E	2-77
U6B548361X	S6483B/E	2-85
U6B744169X	N7441B/E	2-40
U6B747569X	N7475B/E	2-75
U6B748369X	N7483B/E	2-85
U6B7414169X	N74141B/E	2-119
U6E7708393	μA709CA/CF	6-97
U6E7710393	μA710CA/CF	6-99
U6E7711393	μA711CA/CF	6-101
U6E7723393	μA723CA/CF	6-103
U6E7733393	μA733CA/CF	6-108
U6E7741393	μA741CA/CF	6-115
U6E7748393	μA748CA/CF	6-124
U6M7520393	N7520B	6-149
U6M7521393	N7521B	6-149
U6M7522393	N7522B	6-149
U6M7523393	N7523B	6-149
U6M7424393	N7524B	6-149
U6M7525393	N7525B	6-149
U6T7741393	μA741CV	6-115
U6T7748393	μA748CV	6-124
U7B544261X	S6442B/E	2-42
U7B544361X	S6443B/E	2-44

NOTE: Fairchild 54/74 Dual-in-line is available ONLY in Cerdip. Signetics Dual-in-line is available in BOTH Silicone and Cerdip.

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

FAIRCHILD	SIGNETICS	PAGE
U7B544451X	S5444B/E	2-46
U7B549451X	S5494B/E	2-102
U7B549651X	S5496B/E	2-106
U7B5419251X	S54192B/E	2-166
U7B5419351X	S54193B/E	2-170
U7B744259X	N7442B/E	2-42
U7B744395X	N7443B/E	2-44
U7B744459X	N7444B/E	2-46
U7B744759X	N7447B/E	2-50
U7B745859X	N7448B/E	2-54
U7B749459X	N7494B/E	2-102
U7B749659X	N7496B/E	2-106
U7B7419259X	N74192B/E	2-166
U7B7419359X	N74193B/E	2-170
U7B9034A9B	N8224B/E	4-11
U7B930159X	N8252B/E	3-39
U7B931259X	N8230B/E	3-22
U7B931599X	N7441B/E	2-40
U7B932859X	N8277B/E	3-88

GI	SIGNETICS	PAGE
AY51012	25361	7-139
RA91101/	2501B/	7-45
RA91101A-1	P1101A1	
RA91103	1103XA/	7-15
	1103-1XA	7-21
DL91402A	2502B/1402A	7-57
DL91403A	2503TA/	7-57
	1403A	
DL91404A	2504TA/	7-57
	1404A	

HARRIS	SIGNETICS	PAGE
0064	N8225B	4-15
1024	N82S29F	4-30
1024A	N82S26F	4-30
1024B	N82S26F	4-30
8256	N8223B	4-8

INTEL	SIGNETICS	PAGE
C1101A/	2501I/	7-45
C1101A1	C1101A1	
P1101A	2501B/	7-45
P1101A1	P1101A1	
C1103	1103-1K/	7-21
C11031	1103-11K	7-21
P1103	1103XA/	7-15
P11031	1103-1XA	7-21
1402A	2502B/1402A	7-57
1403A	2503TA/	7-57
	1403A	
1404A	2504TA/	7-57
	1404A	
1405A	2505K/	7-62
	1405A	

INTEL	SIGNETICS	PAGE
1506	2506T/	7-68
	1506	
1507	2517T/	7-68
	1507	
P21Q2	2602B/	7-168
	26021B	
3101	N8225B	4-15
3101A	N8225B	4-15
3016	N82S061	4-20
1307	N82S071	4-20
3301	N82S26F	4-30
3601	N82S26F	4-30

*INTEL uses Prefix P for Plastic,
C for Ceramic.

INTERSIL	SIGNETICS	PAGE
IM7051	2501B/	7-45
	P1101A1	
IM7801	N24101	7-32
IM7602	N2420Y	7-32
IM7603	N2430Y	7-32
IM7702	2602B/	7-57
	1402A	
IM7703CTA	2503TA/	7-57
	1403A	
IM7703CPA	2503V	7-57
IM7704CTA	2504TA/	7-57
	1404A	
IM7704CPA	2504V	7-57
IM7706	2506T/1506	7-68
IM7707	2517T/1507	7-68
IM7712CTB	2512K	7-62
IM7722CPA	2525V	7-108
5501	N8225B	4-15
5503	N82S071	4-20
5523	N82S061	4-20
5533	N82S071	4-20
5600	N8223B	4-8
5603	N82S26F	4-30
5610	N82S123B	4-27

MIL	SIGNETICS	PAGE
MF1101A/	2501B/	7-45
	1101A1	
MF1101A/	P1101A1	
	2501I/	7-45
	1101A1	
MF1103/	C1101A1	
	1103XA/	7-15
Mf1103-1	1103-1XA	7-21
MF1103/	1103-1K/	7-21
	1103-11K	7-21
MF1402A	2502B/1402A	7-57
MF1403A	2503TA/	7-57
	1403A	
MF1403A	2503V	7-57
MF1404A	2504TA/	7-57
	1404A	
MF1404A	2504V	7-57

MIL	SIGNETICS	PAGE
MF1506	2506T/1506	7-68
MF1507	2517T/1507	7-68

MM	SIGNETICS	PAGE
MM3402	2502B/1402A	7-57
MM3403	2503TA/	7-57
	1403A	
MM3404	2504TA/	7-57
	1404A	
MM3405	2504V	7-57
MM3406	2506T/1506	7-68
MM3407	2517T/1507	7-68
MM3412	2512K	7-62

MOTOROLA	SIGNETICS	PAGE
MC1068P	N1068B	5-23
MC201F	SE101G*	
MC201G	SE101K*	
MC202F	SE102G*	
MC202G	SE102K*	
MC203F	SE105G*	
MC203G	SE105K*	
MC204F	SE110G*	
MC204G	SE110K*	
MC205F	SE150G*	
MC205G	SE150K*	
MC206F	SE115G*	
MC206G	SE115K*	
MC206G	SE115K*	
MC207F	CS700G*	
MC207G	CS700K*	
MC208F	CS701G*	
MC208G	CS701K*	
MC209F	SE124G*	
MC209G	SE124K*	
MC210F	CS704G*	
MC210G	CS704K*	
MC215F	CS705G*	
MC215G	CS705K*	
MC217F	CS709G*	
MC217G	CS709K*	
MC251F	NE101G*	
MC251G	NE101K*	
MC252F	NE102G*	
MC252G	NE102K*	
MC253F	NE105G*	
MC253G	NE105K*	
MC254F	NE110G*	
MC254G	NE110K*	
MC255F	NE150G*	
MC255G	NE150K*	
MC256F	NE115G*	
MC256G	NE115K*	
MC257F	NS700G*	
MC257G	NS700K*	

* Data sheet available upon request from Signetics.

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

MOTOROLA	SIGNETICS	PAGE
MC258F	NS701G	*
MC258G	NS701K	*
MC1004P	N1004A	5-11
MC1005P	N1005A	5-11
MC1006P	N1006A	5-11
MC1010P	N1010A	5-11
MC1011P	N1011A	5-11
MC1012P	N1012A	5-11
MC1013P	N1013A	5-11
MC1014P	N1014A	5-11
MC1015P	N1015A	5-11
MC1016P	N1016A	5-11
MC1017P	N1017A	5-11
MC1024P	N1024A	5-11
MC1025P	N1025A	5-11
MC1027P	N1027A	5-11
MC1033P	N1033A	5-11
MC1039P	N1039B	5-11
MC1160G	S2004K/ TMS3002LR	7-26
MC1161G	S2005K/ TM3003LR/ N2010K/	7-26 7-29
MC1456G	N5556T	6-142
MC1458G	N5558T	6-145
MC1458L	N5558I	6-145
MC1458P	N5558V	6-145
MC1556G	S5556T	6-147
MC1558G	S5558T	6-145
MC1558L	S5558I	6-145
MC1596G	S5596K	6-147
MC1709CP	μ A709CA	6-97
MC1709CG	μ A709CT	6-97
MC1709F	μ A709Q	6-97
MC1709G	μ A709T	6-97
MC1710CP	μ A710CA	6-99
MC1710CG	μ A710CT	6-99
MC1710F	μ A710Q	6-99
MC1710G	μ A710T	6-99
MC1711CP	μ A711CA	6-101
MC1711SG	μ A711CK	6-101
MC1711G	μ A711K	6-101
MC1741CP	μ A741CA	6-115
MC1741CG	μ A741CT	6-115
MC1741G	μ A741T	6-115
MC3000P	N74H00A	2-183
MC3004P	N74H01A	2-185
MC3005P	N74H10A	2-193
MC3006P	N74H11A	2-195
MC3008P	N74H04A	2-187
MC3009P	N74H05A	2-189
MC3010P	N74H20A	2-197
MC3011P	N74H21A	2-199
MC3012P	N74H22A	2-201
MC3016P	N74H30A	2-203
MC3018P	N74H62A	2-223
MC3019P	N74H61A	2-219

MOTOROLA	SIGNETICS	PAGE
MC3020P	N74H50A	2-206
MC3023P	N74H51A	2-207
MC3024P	N74H40A	2-205
MC303P	N74H60A	2-215
MC3031P	N74H52A	2-209
MC3032P	N74H53A	2-211
MC3033P	N74H54A	2-211
MC3034P	N74H55A	2-213
MC3055P	N74H72A	2-227
MC3063P	N74H73A	2-229
MC3065P	N74H76B	2-233
MC5400F	S5400J	2-2
MC5400L	S5400F	2-2
MC5400P	S5400A	2-2
MC5401F	S5401J	2-4
MC5401L	S5401F	2-4
MC5401P	S5401A	2-4
MC5402F	S5402Q	2-6
MC5402L	S5402Q	2-6
MC5402P	S5402A	2-6
MC5403L	S5403F	2-8
MC5403P	S5403A	2-8
MC5404F	S5404Q	2-10
MC5404L	S5404F	2-10
MC5404P	S5404A	2-10
MC5405L	S5405F	2-12
MC5405P	S5405A	2-12
MC5410F	S5410J	2-22
MC5410L	S5410F	2-22
MC5410P	S5410A	2-22
MC5420F	S5420J	2-28
MC5420L	S5420F	2-28
MC5420P	S5420A	2-28
MC5430F	S5430J	2-34
MC5430L	S5430F	2-34
MC5430P	S5430A	2-34
MC5440F	S5440Q	2-38
MC5440L	S5440F	2-38
MC5440P	S5440A	2-38
MC542L	S5442E	2-42
MC5442P	S5442B	2-42
MC5443L	S5443E	2-44
MC5443P	S5443B	2-44
MC5444L	S5444E	2-46
MC5444P	S5444B	2-46
MC5445L	S5445E	2-48
MC5445P	S5445B	2-48
MC5450F	S5450J	2-58
MC5450L	S5450F	2-58
MC5450P	S5450A	2-58
MC5451F	S5451J	2-58
MC5451L	S5451F	2-58
MC5451P	S5451A	2-58
MC5453F	S5453J	2-60
MC5453L	S5453F	2-60
MC5453P	S5453A	2-60

MOTOROLA	SIGNETICS	PAGE
MC5454F	S5454J	2-60
MC5454L	S5454F	2-60
MC5454P	S5454A	2-60
MC5460F	S5460J	2-62
MC5460L	S5460F	2-62
MC5460P	S5460A	2-62
MC5470L	S5470F	2-66
MC5470P	S5470A	2-66
MC5472F	S5472J	2-68
MC5472L	S5472F	2-68
MC5472P	S5472A	2-68
MC5473F	S5473J	2-70
MC5473L	S5473F	2-70
MC5473P	S5473A	2-70
MC5475L	S5475E	2-75
MC5475P	S5475B	2-75
MC5476L	S5476E	2-77
MC5476P	S5476B	2-77
MC5480L	S5480F	2-81
MC5480P	S5480A	2-81
MC5483L	S5483E	2-85
MC5483P	S5483B	2-85
MC5490F	S5490Q	2-94
MC5490L	S5490F	2-94
MC5490P	S5490A	2-94
MC5491AL	S5491F	2-96
MC5491AP	S5491A	2-96
MC5492L	S5492F	2-98
MC5492P	S5492A	2-98
MC5493L	S5493F	2-100
MC5493P	S5493A	2-100
MC5495L	S5495F	2-104
MC5495P	S5495A	2-104
MC7400F	N7400J	2-2
MC7400L	N7400F	2-2
MC7400P	N7400A	2-2
MC7401F	N7401Q	2-4
MC7401L	N7401F	2-4
MC7401P	N7401A	2-4
MC7402F	N7402Q	2-6
MC7402L	N7402F	2-6
MC7402P	N7402A	2-6
MC7403L	N7403F	2-8
MC7403P	N7403A	2-8
MC7404F	N7404Q	2-10
MC7404L	N7404F	2-10
MC7404P	N7404A	2-10
MC7405L	N7405F	2-12
MC7405P	N7405A	2-12
MC7410F	N7410J	2-22
MC7410L	N7410F	2-22
MC7410P	N7410A	2-22
MC7420F	N7420J	2-28
MC7420L	N7420F	2-28
MC7420P	N7420A	2-28
MC7430F	N7430J	2-34
MC7430L	N7430F	2-34

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

MOTOROLA	SIGNETICS	PAGE
MC7430P	N7430A	2-34
MC7440F	N7440Q	2-38
MC7440L	N7440F	2-38
MC7440P	N7440A	2-38
MC7441AL	N7441E	2-40
MC7441AP	N7441B	2-40
MC7442L	N7442E	2-42
MC7442P	N7442B	2-42
MC7443L	N7443E	2-44
MC7443P	N7443B	2-44
MC7444L	N7444E	2-46
MC7444P	N7444B	2-46
MC7445L	N7445E	2-48
MC7445P	N7445B	2-48
MC7446L	N7446E	2-50
MC7446P	N7446B	2-50
MC7447L	N7447E	2-50
MC7447P	N7447B	2-50
MC7448L	N7448E	2-54
MC7448P	N7448B	2-54
MC7450F	N7450J	2-58
MC7450L	N7450F	2-58
MC7450P	N7450A	2-58
MC7451F	N7451J	2-58
MC7451L	N7451F	2-58
MC7451P	N7451A	2-58
MC7453F	N7453J	2-60
MC7453L	N7453F	2-60
MC7453P	N7453A	2-60
MC7454F	N7454J	2-60
MC7454L	N7454F	2-60
MC7454P	N7454A	2-60
MC7460F	N7460J	2-64
MC7460L	N7460F	2-64
MC7460P	N7460A	2-64
MC7470L	N7470F	2-66
MC7470P	N7470A	2-66
MC7472F	N7472J	2-68
MC7472L	N7472F	2-68
MC7472P	N7472A	2-68
MC7473F	N7473J	2-70
MC7473L	N7473F	2-70
MC7473P	N7473A	2-70
MC7475L	N7475E	2-75
MC7475P	N7475B	2-75
MC7476L	N7476E	2-77
MC7476P	N7476B	2-77
MC7480L	N7480F	2-81
MC7480P	N7480A	2-81
MC7483L	N7483E	2-85
MC7483P	N7483B	2-85
MC7490F	N7490Q	2-94
MC7490L	N7490F	2-94
MC7490P	N7490A	2-94
MC7491A	N7491F	2-96
MC7491AP	N7491A	2-96
MC7492L	N7492F	2-98
MC7492P	N7492A	2-98

MOTOROLA	SIGNETICS	PAGE
MC7493L	N7493F	2-100
MC7493P	N7493A	2-100
MC7495L	N7495F	2-104
MC7495P	N7495A	2-104
MC7520P	SN7520N	6-149
MC7521P	SN7521N	6-149
MC7522P	SN7522N	6-149
MC7523P	SN7523N	6-149
MC7524P	SN7524N	6-149
MC7525P	SN7525N	6-149
MC7241P	N8241A	3-31
MC7242P	N8242A	3-31
MC7250P	N8250A	3-39
MC7251P	N8251B	3-39
MC7261P	N8261A	3-49
MC8312P	N8230B	3-22
MC8328P	N8277B	3-88
MC8301	N8252B	3-39
MC8601	N8T22A	3-159
MC8241P	S8241A	3-31
MC8242P	S8242A	3-31
MC8250P	S8250A	3-39
MC8251P	S8251B	3-39
MC8261P	S8261A	3-49
MC9312P	S8230B	3-22
MC9228P	MC9328P	3-88
MC9601P	8T22A	3-159
MC10101L	10101F	5-26
MC10102L	10102F	5-28
MC10105L	10105F	5-30
MC10106L	10106F	5-32
MC10107L	10107F	5-34
MC10109L	10109F	5-36
MC10110L	10110F	5-38
MC10111L	10111F	5-40
MC10115L	10115F	5-46
MC10116L	10116F	5-48
MC10117L	10117F	5-50
MC10118L	10118F	5-52
MC10119L	10119F	5-54
MC10121L	10121F	5-56
MC10124L	10124F	5-58
MC10125L	10125F	5-59
MC10130L	10130F	5-60
MC10131L	10131F	5-63
MC10132L	10132F	5-67
MC10133L	10133F	5-69
MC10134L	10134F	5-71
MC10136L	10136F	5-73
MC10137L	10137F	5-73
MC10160L	10160F	5-75
MC10161L	10161F	5-76
MC10162L	10162F	5-78
MC10164L	10164F	5-80
MC10173L	10173F	5-87
MC10174L	10174F	5-89

NATIONAL	SIGNETICS	PAGE
DM5400N	S5400A	2-2
DM5401N	S5401A	2-4
DM5402N	S5402A	2-6
DM5403N	S5403A	2-8
DM5404N	S5404A	2-10
DM5405N	S5405A	2-12
DM5408N	S5408A	2-18
DM5409N	S5409A	2-20
DM5410N	S5410A	2-22
DM5411N	S5411A	2-24
DM5420N	S5420A	2-28
DM5430N	S5430A	2-34
DM5440N	S5440A	2-38
DM5450N	S5450A	2-58
DM5451N	S5451A	2-58
DM5453N	S5453A	2-60
DM5454N	S5454A	2-60
DM5460N	S5460A	2-62
DM5472N	S5472A	2-68
DM5473N	S5473A	2-70
DM5474N	S5474A	2-72
DM5475N	S5475B	2-75
DM5476N	S5476B	2-76
DM5486N	S5486A	2-88
DM5490N	S5490A	2-94
DM5492N	S5492A	2-98
DM5493N	S5493A	2-100
DM54107N	S54107A	2-110
DM7400N	N7400A	2-2
DM7401N	N7401A	2-4
DM7402N	N7402A	2-6
DM7403N	N7403A	2-8
DM7404N	N7404A	2-10
DM7405N	N7405A	2-12
DM7408N	N7408A	2-18
DM7409N	N7409A	2-20
DM7410N	N7410A	2-22
DM7411N	N7411A	2-24
DM7420N	N7420A	2-28
DM7426N	N7426A	2-32
DM7430N	N7430A	2-34
DM7440N	N7440A	2-38
DM7441AN	N7441B	2-40
DM7442N	N7442B	2-42
DM7446N	N7443B	2-44
DM7447N	N7447B	2-50
DM7448N	N7448B	2-54
DM7450N	N7450A	2-58
DM7451N	N7451A	2-58
DM7453N	N7453A	2-60
DM7454N	N7454A	2-60
DM7460N	N7460A	2-64
DM7472N	N7472A	2-68
DM7473N	N7473A	2-70
DM7475N	N7475B	2-75
DM7476N	N7476B	2-77
DM7483N	N7483B	2-85
DM7486N	N7486A	2-88

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

NATIONAL	SIGNETICS	PAGE
DM7490N	N7490A	2-94
DM7492N	N7492A	2-98
DM7493N	N7493A	2-100
DM7495N	N7495A	2-104
DM7496N	N7496B	2-106
DM74107N	N74107A	2-110
DM74153N	N74153B	2-128
DM74154N	N74154N	2-130
DM74H00N	N74H00A	2-183
DM74H01N	N74H01A	2-185
DM74H04N	N74H04A	2-187
DM74H05N	N74H05A	2-189
DM74H08N	N74H08A	2-191
DM74H10N	N74H10A	2-193
DM74H11N	N74H11A	2-195
DM74H20N	N74H20A	2-197
DM74H21N	N74H21A	2-199
DM74H22N	N74H22A	2-201
DM74H30N	N74H30A	2-203
DM74H40N	N74H40A	2-205
DM74H50N	N74H50A	2-206
DM74H51N	N74H51A	2-207
DM74H53N	N74H53A	2-211
DM74H54N	N74H54A	2-211
DM74H55N	N74H55A	2-213
DM74H60N	N74H60A	2-217
DM74H62N	N74H62A	2-223
DM8000N	N7400A	2-2
DM8001N	N7410A	2-22
DM8002N	N7402A	2-6
DM8003N	N7403A	2-8
DM8004N	N7404A	2-10
DM8010N	N7410A	2-22
DM8020N	N7420A	2-28
DM8030N	N7430A	2-34
DM8040N	N7440A	2-38
DM8050N	N7450A	2-58
DM8051N	N7451A	2-58
DM8053N	N7453A	2-60
DM8054N	N7454A	2-60
DM8060N	N7450A	2-58
DM8086N	N7486A	2-88
DM8200N	N8269A	3-71
DM8213N	N74154N	2-130
DM8280N	N8280A	3-90
DM8281N	N8281A	3-90
DM8288N	N8288A	3-100
DM8283N	N7483B	2-85
DM8500N	N7476B	2-77
DM8501N	N7473A	2-70
DM8510N	N7474A	2-72
DM8530N	N7490A	2-94
DM8532N	N7492A	2-98
DM8533N	N7493A	2-100
DM8550N	N7475B	2-75
DM8560N	N74192B	2-166
DM8563N	N74193B	2-170
DM8580N	N7495A	2-104

NATIONAL	SIGNETICS	PAGE
DM8601N	N8T22A	3-159
DM8680N	N8280A	3-90
DM8681N	N8281A	3-90
DM8688N	N8288A	3-100
DM8840N	N7441B	2-40
DM8842N	N7442B	2-42
DM8850N	N8T22A	3-159
DM8880N	DM8880N	6-161
LH740ACH	μA740CT	6-113
LH740AH	μA740T	6-113
LM101AH	LM101AH	6-164
LM101H	LM101H	8-169
LM101AF	LM101AF	6-164
LM101AD	LM101AD	6-164
LM107H	LM107H	6-169
LM107F	LM107F	6-175
LM107D	LM107D	6-175
LM109H	S5109T	6-179
LM201AH	LM201AH	6-164
LM201D	LM201D	6-169
LM201H	LM201H	6-169
LM201N	LM201N	6-169
LM201AH	LM201AH	6-164
LM201AF	LM201AF	6-164
LM301AH	LM301AH	6-164
LM301AN	LM301AN	6-164
LM307H	LM307H	6-175
LM307N	LM307N	6-175
LM309H	LM309H	6-179
LM309K	LM309K	6-179
LM709CH	μA709CA	6-97
LM709F	μA709G	6-97
LM709H	μA709T	6-97
LM710CN	μA710CA	6-99
LM710CH	μA710CT	6-99
LM710F	μA710G	6-99
LM710H	μA710T	6-99
LM711CH	μA711CK	6-101
LM711CN	μA711CA	6-101
LM711H	μA711K	6-101
LM723CH	μA723CL	6-103
LM723CN	μA723CA	6-103
LM723H	μA723L	6-103
LM741CH	μA741CT	6-115
LM741CN	μA741CV	6-115
LM741H	μA741T	6-115
LM748CH	μA748CT	6-124
LM748H	μA748T	6-124
LM1458H	N5558T	6-145
LM1458N	N5558V	6-145
LM1558H	S5558T	6-145
LM7520N	SN7520N	6-149
LM7521N	Sn7521N	6-149
LM7522N	SN7522N	6-149
LM7523N	SN7523N	6-149
LM7524N	SN7524N	6-149
LM7525N	SN7525N	6-149
MM506	2506T/1506	7-68

NATIONAL	SIGNETICS	PAGE
MM607	2517/1507	7-68
MM5210	N25101	7-73
MM1101A/	2501B6	7-45
MM1101A-1	P1101A1	7-15
MM1103	1103XA/ 11031XA	7-15
MM1402A	2502B/ 1402A	7-57
MM1403A	2503TA/ 1403A	7-57
MM1404A	2504TA/ 1404A	7-57
MM5013H	2512K	7-62
MM5013N	2525V	7-108
MM5220	N2420Y	7-32
MM5230	N2430Y	7-32
MM5221	N24511	7-39
MM5231	N24611	7-39

RAYTHEON	SIGNETICS	PAGE
RC101AT	LM301AH	6-164
RC101T	LM201H	6-169
RC107T	LM307H	6-175
RC709T	μA709CT	6-97
RC710T	μA710CT	6-99
RC711T	μA711CK	6-101
RC733T	μA733CK	6-108
RC741T	μA741CT	6-115
RC8200	8200	3-16
RC8021	8201	3-16
RC8202	8202	3-16
RC8203	8203	3-16
RC8233	8233	3-28
RC8234	8234	3-26
RC8241	8241	3-31
RC8242	8242	3-31
RC8243	8243	3-35
RC8260	8260	3-39
RC8251	8251	3-39
RC8252	8252	3-39
RC8260	8260	3-43
RC8261	8261	3-49
RC8263	8263	3-57
RC8284	8264	3-57
RC8286	8266	3-63
RC8267	8267	3-63
RC8270	8270	3-73
RC8271	8271	3-73
RC8273	8273	3-79
RC8274	8274	3-80
RC8280	8280	3-90
RC8281	8281	3-90
RC8290	8290	3-106
RC8291	8291	3-106
RC8T09	8T09	3-132
RC8T10	8T10	3-136
RC8T13	8T13	3-140

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

RAYTHEON	SIGNETICS	PAGE
RC8T14	8T14	3-143
RC8T23	8T23	3-161
RC8T24	8T24	3-166
RL709T	μ A709CT	6-97
RL711T	μ A711K	6-101
RL733T	μ A733CK	6-108
RL101T	LM201H	6-169
RM709D	μ A709Q	6-97
RM709T	μ A709T	6-97
RM711T	μ A711K	6-101
RM733T	μ A733K	6-108
RM741T	μ A741T	6-115
RM101T	LM101H	6-169
SG710CN	μ A710CA	6-99
SG710CT	μ A710CT	6-99
SG710T	μ A710T	6-99

SILICON GEN'L	SIGNETICS	PAGE
SG101AT	LM101AH	6-164
SG101T	LM101H	6-169
SG107T	LM107H	6-175
SG201AT	LM201AH	6-164
SG201N	LM201D	6-169
SG201T	LM201H	6-169
SG301AN	LM301AV	6-164
SG301AT	SG301AH	6-164
SG307T	LM307H	6-175
SG709CN	μ A709CA	6-97
SG709CT	μ A709CT	6-97
SG709T	μ A709T	6-97
SG710CN	μ A710CA	6-99
SG710CT	μ A710CT	6-99
SG710T	μ A710T	6-99
SG711CN	μ A711CA	6-101
SG711CT	μ A711CK	6-101
SG711T	μ A711K	6-101
SG723CN	μ A723CA	6-103
SG723CT	μ A723CL	6-103
SG723T	μ A723L	6-103
SG733CN	μ A733CA	6-108
SG733CT	μ A733CK	6-108
SG733T	μ A733K	6-108
SG741CN	μ A741CA	6-115
SG741CT	μ A741CT	6-115
SG741T	μ A741T	6-115
SG748CT	μ A748CT	6-124
SG748T	μ A748T	6-124
SG1496N	S5596I	6-147
SG1496T	N5596K	6-147
SG1596T	S5596K	6-147
SG7520N	SN7520N	6-149
SG7521N	SN7521N	6-149
SG7522N	SN7522N	6-149
SG7523N	SN7523N	6-149
SG7524N	SN7524N	6-149
SG7525N	SN7525N	6-149

T.I.	SIGNETICS	PAGE
SN52658L	S5558T	6-145
SN72709F	μ A709Q	6-97
SN52709L	μ A709T	6-97
SN52710F	μ A710Q	6-99
SN52710L	μ A710T	6-99
SN52711L	μ A711K	6-101
SN52741L	μ A741T	6-115
SN5400J	S5400F	2-2
SN5400N	S5400A	2-2
SN5400S	S5400J	2-2
SN5401J	S5401F	2-4
SN5401N	S5401A	2-4
SN5401S	S5401J	2-4
SN5402J	S5402F	2-6
SN5402N	S5402A	2-6
SN5402S	S5402J	2-6
SN5403J	S5403F	2-8
SN5403N	S5403A	2-8
SN5403S	S5403J	2-8
SN5404J	S5404F	2-10
SN5404N	S5404A	2-10
SN5404S	S5404J	2-10
SN5405J	S5405F	2-12
SN5405N	S5405A	2-12
SN5405S	S5405J	2-12
SN5406J	S5406F	2-14
SN5406N	S5406A	2-14
SN5406S	S5406J	2-14
SN5407J	S5407F	2-16
SN5407N	S5407A	2-16
SN5407S	S5407J	2-16
SN5408J	S5408F	2-18
SN5408N	S5408A	2-18
SN5408S	S5408J	2-18
SN5409J	S5409F	2-20
SN5409N	S5409A	2-20
SN5409S	S5409J	2-20
SN5410J	S5410F	2-22
SN5410N	S5410A	2-22
SN5410S	S5410J	2-22
SN5418J	S5418F	2-14
SN5416N	S5416A	2-14
SN5416S	S5416J	2-14
SN5417J	S5417F	2-16
SN5417N	S5417A	2-16
SN5417S	S5417J	2-16
SN5420J	S5420F	2-28
SN5420N	S5420A	2-28
SN5420S	S5420J	2-28
SN5426J	S5426F	2-32
SN5426N	S5426A	2-32
SN5430J	S5430F	2-34
SN5430N	S5430A	2-34
SN5430S	S5430J	2-34
SN5438J	S5438F	2-36
SN5438N	S5438A	2-36
SN5440J	S5440F	2-38
SN5440N	S5440A	2-38

T.I.	SIGNETICS	PAGE
SN5440S	S5440J	2-38
SN5442J	S5442E	2-42
SN5442N	S5442B	2-42
SN5443J	S5443E	2-44
SN5443N	S5443B	2-44
SN5444J	S5444E	2-46
SN5444N	S5444B	2-46
SN5445N	S5445E	2-48
SN5450J	S5450F	2-58
SN5450N	S5450A	2-58
SN5451J	S5451F	2-58
SN5451N	S5451A	2-58
SN5453J	S5453F	2-60
SN5453N	S5453A	2-60
SN5453S	S5453R	2-60
SN5454J	S5454F	2-60
SN5454N	S5454A	2-60
SN5454S	S5454R	2-60
SN5460J	S5460F	2-62
SN5460N	S5460A	2-62
SN5460S	S5460R	2-62
SN5470J	S5470F	2-66
SN5470N	S5470A	2-66
SN5470S	S5470R	2-66
SN5472J	S5472F	2-68
SN5472N	S5472A	2-68
SN5473J	S5473F	2-70
SN5473N	S5473A	2-70
SN5473S	S5473R	2-70
SN5474J	S5474F	2-72
SN5474N	S5474A	2-72
SN5474S	S5474R	2-72
SN5475J	S5475E	2-75
SN5475N	S5475B	2-75
SN5476J	S5476E	2-77
SN5476N	S5476B	2-77
SN5477J	S5477F	2-79
SN5477N	S5477A	2-79
SN5480J	S5480F	2-81
SN5480N	S5480A	2-81
SN5480S	S5480J	2-81
SN5483J	S5483E	2-85
SN5483N	S5483B	2-85
SN5483S	S5483R	2-85
SN5486J	S5486F	2-88
SN5486N	S5486A	2-88
SN5486S	S5486J	2-88
SN5488N	S8224B	4-11
SN5488S	S8224R	4-11
SN5489N	S8225B	4-15
SN5489S	S8225R	4-15
SN5490J	S5490F	2-94
SN5490N	S5490A	2-94
SN5490S	S5490J	2-94
SN5491AJ	S5491F	2-96
SN5491AN	S5491A	2-96
SN5491AS	S5491Q	2-96
SN5492J	S5492F	2-98

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

T.I.	SIGNETICS	PAGE
SN5492N	S5492A	2-98
SN5492S	S5492J	2-98
SN5493J	S5493F	2-100
SN5493N	S5493A	2-100
SN5493S	S5493J	2-100
SN5494J	S5494E	2-102
SN5494N	S5494B	2-102
SN5495J	S5495F	2-104
SN5495N	S5495A	2-104
SN5495S	S5495J	2-104
S5496J	S5496E	2-106
SN5496N	S5496B	2-106
SN54101J	S54101F	2-22
SN54101N	S54101A	2-22
SN54107N	S54107A	2-22
SN54121J	S54121F	2-112
SN54121N	S54121A	2-112
SN54123J	S54123	2-116
SN54123N	S54123	2-116
SN54145N	S54145B	2-48
SN54150N	S54150N	2-121
SN54151N	S54151B	2-123
SN54151S	S54151R	2-123
SN54152N	S54152A	2-125
SN54153N	S54153B	2-128
SN54154N	S54154N	2-130
SN54157N	S54157B	2-136
SN54164J	S54164	2-144
SN54164N	S54164	2-144
SN54166N	S54166B	2-149
SN54176J	S8280F	3-90
SN54176N	S8280A	3-90
SN54176S	N8280Q	3-90
SN54177J	S8281F	3-91
SN54177N	S8281A	3-91
SN54177S	S8281Q	3-91
SN54178J	S8270F	3-73
SN54178N	S8270A	3-73
SN54179J	S8271E	3-73
SN54179N	S8271B	3-73
SN54180J	S54180F	2-158
SN54180N	S54180A	2-158
SN54181N	S54181N	2-160
SN54182N	S54182B	2-164
SN54192J	S54192E	2-166
SN54192N	S54192B	2-166
SN54193J	S54193E	2-170
SN54193N	S54193B	2-170
SN54195N	S54195B	2-176
SN54195N	S8290A	3-106
SN54197N	S8291A	3-106
SN54198N	S54198B	2-178
SN54199N	S54199B	2-180
SN54H00J	S54H00F	2-183
SN54H00N	S54H00A	2-183
SN54H00S	S54H00Q	2-183
SN54H01J	S54H01F	2-185
SN54H01N	S54H01A	2-185

T. I.	SIGNETICS	PAGE
SN54H01S	S54H01Q	2-185
SN54H04J	S54H04F	2-187
SN54H04N	S54H04A	2-187
SN54H04S	S54H04Q	2-187
SN54H05J	S54H05F	2-189
SN54H05N	S54H05A	2-189
SN54H05S	S54H05Q	2-189
SN54H08J	S54H08F	2-191
SN54H08N	S54H08A	2-191
SN54H08S	S54H08Q	2-191
SN54H10J	S54H10F	2-193
SN54H10N	S54H10A	2-193
SN54H10S	S54H10Q	2-193
SN54H11J	S54H11F	2-195
SN54H11N	S54H11A	2-195
SN54H11S	S54H11Q	2-195
SN54H20J	S54H20F	2-197
SN54H20N	S54H20A	2-197
SN54H20S	S54H20Q	2-197
SN54H21J	S54H21F	2-199
SN54H21N	S54H21A	2-199
SN54H21S	S54H21Q	2-199
SN54H22J	S54H22F	2-201
SN54H22N	S54H22A	2-201
SN54H22S	S54H22Q	2-201
SN54H30J	S54H30F	2-203
SN54H30N	S54H30A	2-203
SN54H30S	S54H30Q	2-203
SN54H40J	S54H40F	2-205
SN54H40N	S54H40A	2-205
SN54H40S	S54H40Q	2-205
SN54H50J	S54H50F	2-206
SN54H50N	S54H50A	2-206
SN54H50S	S54H50Q	2-206
SN54H51J	S54H51F	2-207
SN54H51N	S54H51A	2-207
SN54H51S	S54H51Q	2-207
SN54H52J	S54H52F	2-209
SN54H52N	S54H52A	2-209
SN54H52S	S54H52Q	2-209
SN54H53J	S54H53F	2-211
SN54H53N	S54H53A	2-211
SN54H53S	S54H53Q	2-211
SN54H54J	S54H54F	2-211
SN54H54N	S54H54A	2-211
SN54H54S	S54H54Q	2-211
SN54H55J	S54H55F	2-213
SN54H55N	S54H55A	2-213
SN54H55S	S54H55Q	2-213
SN54H60J	S54H60F	2-215
SN54H60N	S54H60A	2-215
SN54H60S	S54H60Q	2-215
SN54H61J	S54H61F	2-219
SN54H61N	S54H61A	2-219
SN54H61S	S54H61Q	2-219
SN54H62J	S54H62F	2-221
SN54H62N	S54H62A	2-221
SN54H62S	S54H62Q	2-221

T. I.	SIGNETICS	PAGE
SN54H71J	S54H71	2-225
SN54H71N	S54H71	2-225
SN54H72J	S54H72F	2-227
SN54H72N	S54H72A	2-227
SN54H72S	S54H72Q	2-227
SN54H73J	S54H73F	2-229
SN54H73N	S54H73A	2-229
SN54H73S	S54H73Q	2-229
SN54H74J	S54H74F	2-231
SN54H74N	S54H74A	2-231
SN54H74S	S54H74Q	2-231
SN54H76J	S54H76E	2-233
SN54H76N	S54H76B	2-233
SN72558P	N5558V	6-145
SN72709L	μA709CT	6-97
SN72709N	μA709CA	6-97
SN72710L	μA710CT	6-99
SN72710N	μA710CA	6-99
SN72711L	μA711CK	6-101
SN72722N	μA711CA	6-101
SN72741L	μA741CT	6-115
SN72741L	μA741T	6-115
SN72741N	μA741CA	6-115
SN72741P	μA741CV	6-115
SN7400J	N7400F	2-2
SN7400N	N7400A	2-2
SN7400S	N7400J	2-2
SN7401J	N7401F	2-4
SN7401N	N7401A	2-4
SN7401S	N7401J	2-4
SN7402J	N7402F	2-6
SN7402N	N7402A	2-6
SN7402S	N7402J	2-6
SN7403J	N7403F	2-8
SN7403N	N7403A	2-8
SN7403S	N7403J	2-8
SN7404J	N7404F	2-10
SN7404N	N7404A	2-10
SN7404S	N7404J	2-10
SN7405J	N7405F	2-12
SN7405N	N7405A	2-12
SN7405S	N7405J	2-12
SN7406J	N7406F	2-14
SN7406N	N7406A	2-14
SN7406S	N7406J	2-14
SN7407J	N7407F	2-16
SN7407N	N7407A	2-16
SN7407S	N7407J	2-16
SN7408J	N7408F	2-18
SN7408N	N7408A	2-18
SN7408S	N7408J	2-18
SN7409J	N7409F	2-20
SN7409N	N7409A	2-20
SN7409S	N7409J	2-20
SN7410J	N7410F	2-22
SN7410N	N4710A	2-22
SN7410S	N7410J	2-22
SN7416J	N4716F	2-14

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

T. I.	SIGNETICS	PAGE
SN7416N	N7416A	2-14
SN7416S	N7416J	2-14
SN7417J	N7417F	2-16
SN7417N	N7417A	2-16
SN7417S	N7417J	2-16
SN7420J	N7420F	2-28
SN7420N	N7420A	2-28
SN7420S	N7420J	2-28
SN7426J	N4726F	2-32
SN7426N	N7426A	2-32
SN7430J	N7430F	2-34
SN7437N	N7437A	2-36
SN7438N	N7438A	2-36
SN7430N	N7430A	2-34
SN7430S	N7430J	2-34
SN7440J	N7440F	2-38
SN7440N	N7440A	2-38
SN7440S	N7440J	2-38
SN7441AJ	N7441E	2-40
SN7441AN	N7441B	2-40
SN7442J	N7442E	2-42
SN7442N	N7442B	2-42
SN7443J	N7443E	2-44
SN7443N	N7443B	2-44
SN7444J	N7444E	2-46
SN7444N	N7444B	2-46
SN7445N	N7445B	2-48
SN7446N	N7446B	2-50
SN7447J	N7447E	2-50
SN7447N	N7447B	2-50
SN7448J	N7448E	2-54
SN7448N	N7448B	2-54
SN7450J	N7450F	2-58
SN7450N	N7450A	2-58
SN7451J	N7451F	2-58
SN7451N	N7451A	2-58
SN7453J	N7453F	2-60
SN7453N	N7453A	2-60
SN7453S	N7453R	2-60
SN7454J	N7454F	2-60
SN7454N	N7454A	2-60
SN7454S	N7454R	2-60
SN7460J	N7460F	2-64
SN7460N	N7460A	2-64
SN7460S	N7460R	2-64
SN7470J	N7470F	2-66
SN7470N	N7470A	2-66
SN7470S	N7470R	2-66
SN7472J	N7472F	2-68
SN7472N	N7472A	2-68
SN7472S	N7472R	2-68
SN7473T	N7473F	2-70
SN7473N	N7473A	2-70
SN7474J	N7474F	2-72
SN7474N	N7474A	2-72
SN7474S	N7474R	2-72
SN7475J	N7475E	2-75
SN7475N	N7475B	2-75

T. I.	SIGNETICS	PAGE
SN7476J	N7476F	2-76
SN7476N	N7476B	2-76
SN7480J	N7480F	2-81
SN7480N	N7480A	2-81
SN7480S	N7480J	2-81
SN7483J	N7483E	2-85
SN7483N	N7483B	2-85
SN7483S	N7483R	2-85
SN7486J	N7486F	2-88
SN7486N	N7486A	2-88
SN7486S	N7486J	2-88
SN7488N	N8224B	4-11
SN7488S	N8224R	4-11
SN7489N	N8225B	4-15
SN7489S	N8225R	4-15
SN7490J	N7490F	2-94
SN7490N	N7490A	2-94
SN7490S	N7490J	2-94
SN7491AJ	N7491F	2-96
SN7491AN	N7491A	2-96
SN7491AS	N7491Q	2-96
SN7492J	N7492F	2-98
SN7492N	N7492A	2-98
SN7492S	N7492J	2-98
SN7493J	N7493F	2-100
SN7493N	N7493A	2-100
SN7493S	N7493J	2-100
SN7494J	N7494E	2-102
SN7494N	N7494B	2-102
SN7495J	N7495F	2-104
SN7495N	N7495A	2-104
SN7496J	N7496E	2-106
SN7496N	N7496B	2-106
SN74100J	N74100F	2-108
SN74100N	N74100A	2-108
SN74107N	N74107A	2-110
SN74121J	N74121F	2-112
SN74121N	N74121A	2-112
SN74122J	N74122F	2-116
SN74122N	N74122A	2-116
SN74123J	N74123F	2-116
SN74123N	N74123A	2-116
SN74141J	N47141E	2-119
SN74141N	N74141B	2-119
SN74145N	N74145B	2-48
SN74150N	N74150N	2-121
SN74151N	N74151B	2-123
SN74151S	N74151R	2-123
SN74152N	N74152A	
SN74153N	N74153B	2-128
SN74154N	N74154N	2-130
SN74157N	N74157B	2-136
SN74164J	N74164F	2-144
SN74164N	N74164A	2-144
SN74165N	N74165B	2-147
SN74166N	N74166B	2-149
SN74176J	N8280F	3-90
SN74176N	N8280A	3-90

T. I.	SIGNETICS	PAGE
SN74176S	N8280Q	3-90
SN74177J	N8281F	3-90
SN74177N	N8281A	3-90
SN74177S	N8281Q	3-90
SN74178J	N8270F	3-73
SN74178N	N8270A	3-73
SN74179J	N8271E	3-73
SN74179N	N8271B	3-73
SN74180J	N74180F	2-158
SN74180N	N74180A	2-158
SN74181N	N74181N	2-160
SN74182N	N74182B	2-164
SN74192J	N74192E	2-166
SN74192N	N74192B	2-166
SN74193J	N74193E	2-170
SN74193N	N74193B	2-170
SN74194N	N74194A	2-174
SN74H71N	N74H71A	2-225
SN74195N	N74195B	2-176
SN74196N	N8290A	3-106
SN74197N	N8291A	3-106
SN74198N	N74198N	2-178
SN74199N	N74199N	2-180
SN74H00J	N74H00F	2-183
SN74H00N	N74H00A	2-183
SN74H00S	N74H00Q	2-183
SN74H01J	N74H01F	2-185
SN74H01N	N74H01A	2-185
SN74H01S	N74H01Q	2-185
SN74H04J	N74H04F	2-187
SN74H04N	N74H04A	2-187
SN74H04S	N74H04Q	2-187
SN74H05J	N74H05F	2-189
SN74H05N	N74H05A	2-189
SN74H05S	N74H05Q	2-189
SN74H08J	N74H08F	2-191
SN74H08N	N74H08A	2-191
SN74H08S	N74H08Q	2-191
SN74H10J	N74H10F	2-193
SN74H10N	N74H10A	2-193
SN74H10S	N74H10Q	2-193
SN74H11J	N74H11F	2-195
SN74H11N	N74H11A	2-195
SN74H11S	N74H11Q	2-195
SN74H20J	N74H20F	2-197
SN74H20N	N74H20A	2-197
SN74H20S	N74H20Q	2-197
SN74H21J	N74H21F	2-199
SN47H21N	N74H21A	2-199
SN74H21S	N74H21Q	2-199
SN74H22J	N74H22F	2-201
SN74H22N	N74H22A	2-201
SN74H22S	N74H22Q	2-201
SN74H30J	N74H30F	2-230
SN74H30N	N74H30A	2-203
SN74H30S	N74H30J	2-203
SN74H40J	N74H40F	2-205
SN74H40N	N74H40A	2-205

SIGNETICS INDUSTRY CROSS REFERENCE GUIDE

T. I.	SIGNETICS	PAGE
SN74H40S	N74H40Q	2-205
SN74H50J	N74H50F	2-206
SN74H50N	N74H50A	2-206
SN74H50S	N74H50Q	2-206
SN74H51J	N74H51F	2-207
SN74H51N	N74H51A	2-207
SN74H51S	N74H51Q	2-207
SN74H52J	N74H52F	2-209
SN74H52N	N74H52A	2-209
SN74H52S	N74H52Q	2-209
SN74H53J	N74H53F	2-211
SN74H53N	N74H53A	2-211
SN74H53S	N74H53J	2-211
SN74H54J	N74H54F	2-211
SN74H54N	N74H54A	2-211
SN74H54S	N74H54J	2-211
SN74H55J	N74H55F	2-213
SN74H55N	N74H55A	2-213
SN74H55S	N74H55J	2-213
SN74H60J	N74H60F	2-217
SN74H60N	N74H60A	2-217
SN74H60S	N74H60J	2-217
SN74H61J	N74H61F	2-219
SN74H61N	N74H61A	2-219
SN74H61S	N74H61J	2-219
SN74H62J	N74H62F	2-223
SN74H62N	N74H62A	2-223
SN74H62S	N74H62J	2-223
SN74H72J	N74H72F	2-227
SN74H72N	N74H72A	2-227
SN74H72S	N74H72Q	2-227
SN74H73J	N74H73F	2-229
SN74H73N	N74H73A	2-229
SN74H73S	N74H73Q	2-229
SN74H74J	N74H74F	2-231
SN74H74N	N74H74A	2-231
SN74H74S	N74H74Q	2-231
SN74H76J	N74H76E	2-233
SN74H76N	N74H76B	2-233
SN74H101N	N74H101	2-235
SN74H102N	N74H102B	2-237
SN74H103N	N74H103B	2-239
SN74H106N	N74H106B	2-241
SN74H108N	N74H108B	2-244
SN74S00N	N74S00A	2-247
SN74S03N	N74S03A	2-247
SN74S04N	N74S04A	2-249
SN74S05N	N74S05A	2-249
SN74S10N	N74S10A	2-251
SN74S11N	N74S11A	2-253
SN74S112N	N74S112B	2-264
SN74S113N	N74S113B	2-266
SN74S114N	N74S114B	2-266
SN74S15N	N74S15A	2-253
SN74S20N	N74S20A	2-254
SN74S22N	N74S22A	2-256
SN74S40N	N74S40A	2-258
SN74S65N	N74S64A	2-260

T. I.	SIGNETICS	PAGE
SN74S65N	N74S65A	2-260
SN74S140N	N74S140A	2-268
SN74S151N	N74S151B	2-270
SN74S153N	N74S153B	2-273
SN74S157N	N74S157B	2-276
SN74S158	N74S158B	2-276
SN74S174N	N74S174B	2-278
SN74S175N	N74S175B	2-278
SN74S181N	N74S181N	2-281
SN74S194N	N74S194B	2-284
SN7520N	N7520N	6-149
SN7521N	N7521N	6-149
SN7522N	N7522N	6-149
SN7523N	N7523N	6-149
SN7524N	N7524N	6-149
SN7525N	N7525N	6-149
TMS2600	N2430Y	7-196
TMS2800JC, NC	N24101	7-32
TMS1103JC	1103-1K/ 1103-11K	7-15 7-21
TMS1103NC	1103XA/ 1103-1XA	7-15 7-21
TMS300LR	S2002K	7-26
TMS3001LR	S2003K	7-26
TMS3002LR	S2004K	7-26
TMS3003LR	S2005K	7-26
TMS3406LM	S2505T	7-62
TMS3407LM	S2517T	7-68
TMS3409JC, NC	S2532B	7-127
TMS3412NC	S2502B	7-57
TMS3413LC	S2503TA	7-57
TMS3414LC	S2504TA	7-57
SN75324	N75324	
SN75450N	N75450N	6-157
SN75450AN	N75450AN	6-157
SN75451N	N75451N	6-159
SN75451AN	N75451AN	6-159



SIGNETICS

811 EAST ARQUES AVENUE
SUNNYVALE, CALIF. 94086

TEL: (408) 739-7700

TWX: (910) 339-9283