

2804ATimer E² 4K Electrically Erasable PROM

PRELIMINARY DATA SHEET

October 1988

Features

- High Endurance
 - 10,000 Cycles/Byte Minimum
- On-Chip Timer
 - Automatic Erase and Write Time Out
- All Inputs Latched by Write or Chip Enable
- Direct Replacement to 512 x 8 EEPROMS
- 5 V ± 10% Power Supply
- Power Up/Down Protection Circuitry
- 250 ns max. Access Time
- Low Power Operation
 - 80 mA max. Active Current
 - 40 mA max. Standby Current
- 10 Year Data Retention
- JEDEC Standard Byte-Wide Pinout


Description

SEEQ's 2804A is a 5 V only, 512 x 8 electrically erasable programmable read only memory (EEPROM). EEPROMs are ideal for applications which require non-volatility and in-system data modification. The endurance, the number of times that a byte may be written, is 10 thousand cycles for the 2804A.


This device has an internal timer that automatically times out the write time. A separate erase cycle is not required and the minimum write enable (\overline{WE}) pulse width needs to be only 150 ns. The on-chip timer, along with the inputs being latched by a write or chip enable signal edge, frees the microcomputer system for other tasks during the write time. The write time is 10 ms. Once a byte is written, it can be read in 250 ns. The inputs are TTL for both the byte write and read mode.

(Continued on page 2)

Block Diagram



Pin Configuration



Pin Names

A ₀ -A ₄	COLUMN ADDRESSES
A ₅₋ A ₈	ROW ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
WE	WRITE ENABLE
1/00-7	DATA INPUT (WRITE)
	DATA OUTPUT (READ)

Q Cell is a trademark of SEEQ Technology, Inc.



Technology, Incorporated

Device Operation

There are four operational modes (see Table 1) and only TTL inputs are required. To write into a particular location, a TTL low is applied to the write enable (\overline{WE}) pin of a selected (\overline{CE} low) device. This, combined with output enable (\overline{OE}) being high, initiates a write cycle. During a byte write cycle, addresses are latched on the last falling edge of \overline{CE} or \overline{WE} and data is latched on the first rising edge of \overline{CE} or \overline{WE} . An internal timer times out the required byte write time. An automatic byte erase is performed internally in the byte write mode. The 2804A ignores attempts to read or write while the internal write cycle is in progress.

Absolute Maximum Stress Ratings*

Temperature	
Storage	-65°C to +150°C
Under Bias	
All Inputs or Outputs with	
Respect to Ground	+6V to -0.3V

Recommended Operating Conditions

	2804A			
Temperature Range	(Ambient) 0°C to 70°C			
V _{CC} Supply Voltage	5 V ± 10%			

Mode Selection (Table 1)

MODE	CE	ŌĒ	WE	1/0
Read	VIL	VIL	ViH	D _{оит}
Standby	ViH	Х	Х	HI Z
Byte Write	VIL	V _{IH}	VIL	Din
Write Inhibit	X X	V _{IL}	X ViH	HI Z/D _{OUT} HI Z/D _{OUT}

X - Any TTL Level.

Power Up/Down Considerations

The 2804A has internal circuitry to minimize a false write during system V_{CC} power up or down. This circuitry prevents writing under any one of the following conditions.

- 1. Vcc is less than 3 V.[1]
- 2. A negative Write Enable (\overline{WE}) transition has not occurred when V_{CC} is between 3 V and 5 V.

Writing will also be prevented if \overrightarrow{CE} or \overrightarrow{OE} are in a logical state other than that specified for a byte write in the Mode Selection table.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Endurance and Data Retention

Symbol	Parameter	Value	Units	Condition
N	Minimum Endurance	10,000	Cycles/Byte	MIL-STD 883 Test Method 1033
T _{DR}	Data Retention	> 10	Years	MIL-STD 883 Test Method 1008

DC Operating Characteristics TA=0° to 70°C; Vcc=5 V ± 10%, unless otherwise noted.

		Lin	Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Condition
lcc	Active V _{CC} Current		80	mA	CE=OE=V _{IL} ; All I/O open; Other Inputs = 5.5 V
ISB	Standby V _{CC} Current		40	mA	CE=V _{IH} , OE=V _{IL} ; All I/O's Open; Other Inputs = 5.5 V
İıL	Input Leakage Current		10	μΑ	V _{IN} =5.5 V
loL	Output Leakage Current		10	μА	V _{OUT} =5.5 V
VIL	Input Low Voltage	-0.1	0.8	V	
ViH	Input High Voltage	2.0	6	V	
VoL	Output Low Voltage		0.4	V	I _{OL} =2.1 mA
Vон	Output High Voltage	2.4		V	I _{OH} =-400 μA

NOTE:

Characterized. Not tested.



PRELIMINARY DATA SHEET

AC Characteristics

Read Operation $T_A=0^{\circ}$ to $70^{\circ}C$; $V_{CC}=5$ V \pm 10%, unless otherwise noted.

1	Parameter					
		2804	2804A-250		2804A-300	
Symbol		Min.	Max.	Min.	Max.	Units
tac	Read Cycle Time	250		300		ns
tce	Chip Enable Access Time		250		300	ns
taa	Address Access Time		250		300	ns
toe	Output Enable Access Time		90		100	ns
tız	CE to Output in Low Z	10		10		ns
t _{HZ}	CE to Output in HIZ		100		100	ns
toLZ	OE to Output in Low Z	50		50		ns
tонz	OE to Output in HI Z		100		100	ns
tон ^[1]	Output Hold from Address Change	20		20		ns
t _{PU} ^[1]	CE to Power-up Time	0		0		ns
t _{PD} ^[1]	CE to Power Down Time		50		50	ns

Capacitance[2] TA=25°C, f=1 MHz

Symbol			Conditions
Cin	Input Capacitance	6 pF	V _{IN} = 0 V
Соит	Data (I/O) Capacitance	10 pF	V _{I/O} = 0 V


E.S.D. Characteristics

Symbol	Parameter	Value	Test Conditions
Vzap[1]	E.S.D. Tolerance	>2000 V	MIL-STD 883 Test Method 3015

A.C. Test Conditions

Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$ Input Rise and Fall Times: <20 ns Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs 1 V and 2 V Outputs 0.8 V and 2 V

Read Cycle Timing



2. This parameter measured only for the initial qualification and after process or design changes which may affect capacitance.



AC Characteristics TTL WRITE CYCLE $T_A=0^\circ$ to 70° C; $V_{CC}=5$ V \pm 10%, unless otherwise noted.


Symbol	Parameter	280	2804A-250		2804A-300	
		Min.	Max.	Min.	Max.	Units
twc	Write Cycle Time		10		10	ms
tas	Address Set Up Time	10		10		ns
t _{AH}	Address Hold Time	50		70	-	ns
tcs	Write Set Up Time	0		0		ns
tcн	Write Hold Time	0		0		ns
tcw	CE to End of Write Input	150		150		ns
toes	OE Set Up Time	10		10		ns
toeh	OE Hold Time	10		10		ns
twp ^[1]	WE Write Pulse Width	150		150		ns
toL	Data Latch Time	50		50		ns
t _{DV} ^[2]	Data Valid Time		1		1	μs
tos	Data Set Up Time	50		50		ns
t _{DH}	Data Hold Time	0		0		ns

1. WE is noise protected. Less than a 20 ns write pulse will not activate a write cycle.


2. Data must be valid within 1 µs maximum after the initiation of a write cycle. Characterized, not tested.

TTL Byte Write Cycle

WE CONTROLLED WRITE CYCLE



CE CONTROLLED WRITE CYCLE



Ordering Information

