# 27C256 256K CMOS EPROM

November 1989

### Features

256K (32K x 8) CMOS EPROM

Seed

- Ultra Low Power
  - 100 µA Max. V<sub>cc</sub> Standby Current
  - 40 mA Max. Active Current
- Programmed Using Intelligent Algorithm • 12.5 V V ...
- 200 ns Access Times • 5V± 10% V<sub>cc</sub> 0° to 70°C Temperature Range
- Minimum 10 Year Data Retention
- JEDEC Approved Bytewide Pin Configuration
- Silicon Signature®
- Military and Extended Temperature Range Available.

## Description

SEEQ's 27C256 is the industry's first 256K CMOS EPROM. It has a 32K x 8 organization and has very low power dissipation. Its 40 mA active current is less than one half the active power of n-channel EPROMs. In addition the 100 µA V<sub>cc</sub> standby current is orders of magnitude lower than those same EPROMs. Consequently, system memory sizes can be substantially increased at a very small increase in power. Low active and standby power is

## Mode Selection

PINS	CE (20)	OE (22)	V <sub>PP</sub> (1)	V <sub>cc</sub> (28)	Outputs (11-13, 15-19)
Read	V <sub>IL</sub>	V	V <sub>cc</sub>	V <sub>cc</sub>	D <sub>out</sub>
Output Disable	Х	V <sub>IH</sub>	V <sub>cc</sub>	V <sub>cc</sub>	High Z
Standby	V <sub>IH</sub>	Х	V <sub>cc</sub>	V <sub>cc</sub>	High Z
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	D <sub>IN</sub>
Program Verify	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>pp</sub>	V <sub>cc</sub>	D <sub>out</sub>
Program Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>cc</sub>	High Z
Silicon Signature*	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>cc</sub>	V <sub>cc</sub>	Encoded Data

X can be either  $V_{\mu}$  or  $V_{\mu}$ \*For Silicon Signature:  $A_0$  is toggled,  $A_3$  = 12V, and all other addresses are at a TTL low.

Silicon Signature is a registered trademark of SEEQ Technology.





### Block Diagram



## Pin Names

$A_0 - A_5$	ADDRESSES – COLUMN (LSB)
$A_{6} - A_{14}$	ADDRESSES - ROW
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
O <sub>0</sub> - O <sub>7</sub>	OUTPUTS

important in applications which require portability, low cooling cost, high memory bit density, and long term reliability.

The 27C256 is specified over the 0° to 70° C temperature range and at 5 V  $\pm$  10% V  $_{cc}$  . The access time is specified

## Absolute Maximum Ratings

Temperature	
Storage	65°C to +150°C
Under Bias	–10°C to +80°C
All Inputs and Outputs	
with Respect to Ground	+7 V to -0.6 V
V <sub>PP</sub> with Respect to Ground	+14.0 V to -0.6 V
Voltage on A	
with Respect to Ground	+ 14.0 V to -0.6 V
-	

## **Recommended Operating Conditions**

	27C256-20, 27C256-25 27C256-30, 27C256-45
V <sub>cc</sub> Supply Voltage <sup>[1]</sup>	5V ± 10%
Temperature Range (Read Mode)	(Ambient) 0°C to 70°C
V <sub>PP</sub> During Read <sup>[2]</sup>	V <sub>cc</sub>
V <sub>PP</sub> During Programming <sup>[3]</sup>	12.5 ± 0.3V

at 200 ns, making the 27C256 compatible with most of today's microprocessors. Its inputs and outputs are completely TTL compatible.

Initially, and after erasure, all bits are in the"1" state. An intelligent algorithm is used to program the 27C256 typi-

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Operating Characteristics During Read or Programming

		Limits			
Symbol	Parameter	Min.	Max.	Units	Test Condition
<sub>10</sub> [4]	Input Leakage		1	μA	V <sub>IN</sub> = V <sub>cc</sub> Max.
ا <sub>0</sub> [5]	Output Leakage		10	μA	V <sub>out</sub> = V <sub>cc</sub> Max.
I <sub>PP</sub>	V <sub>PP</sub> Current: Standby Mode Read Mode Programming Mode		150 1 30	μA mA mA	$\overline{CE} = V_{cc} - 1 \text{ v. min.}$ $F = 5 \text{ MHz, } \overline{CE} = V_{IL}$ $V_{PP} = 12.5 \text{ v.}$
I <sub>cc1</sub>	V <sub>cc</sub> Standby Current		100	μA	$\overline{CE} \ge V_{cc} - 1 v.$
	V <sub>cc</sub> Standby Current		1.5	mA	CE = V <sub>IH</sub>
l <sub>cc₃</sub>	V <sub>cc</sub> Active Current		40	mA	$\overline{CE} = \overline{OE} = V_{IL}, O_{0-7} = 0,$ F = 5 MHz.
V <sub>IL</sub>	Input Low Voltage	-0.1	0.8	V	
V <sub>iH</sub>	Input High Voltage	2.0	V <sub>cc</sub> + 1	V	
V <sub>ol</sub>	Output Low Voltage		0.45	V	l <sub>ot</sub> = 2.1 ma
V <sub>oh</sub>	Output High Voltage	2.4		v	l <sub>oн</sub> = -400 μA.

NOTES:

1.  $V_{cc}$  must be applied simultaneously or before  $V_{pp}$  and removed simultaneously or after  $V_{pp}$ .

2.  $V_{pc}$  cannot be left floating and should be connected to  $V_{cc}$  during read. 3. 0.1  $\mu$ F ceramic capacitor on  $V_{pp}$  is required during programming only, to suppress voltage transients. 4. Inputs only. Does not include I/O.

5. For I/O only.



	Limits										
		27C2	56-20	27C2	56-25	27C2	256-30	27C2	56-45		Test
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions
t <sub>AA</sub>	Address Access Time		200		250		300		450	ns	<u>CE</u> ≖OE=V <sub>IL</sub>
t <sub>ce</sub>	Chip Enable Access Time		200		250		300		450	ns	OE=V <sub>IL</sub>
t <sub>oe</sub>	Output Enable Access Time		75		100		120		150	ns	Œ≖V <sub>IL</sub>
t <sub>of</sub>	Output or Chip Enable off to Output Float <sup>(3)</sup>		60		60		105		130	ns	CE=V <sub>IL</sub>
t <sub>он</sub>	Output Hold from Address Change, Chip Enable, or Output Enable, whichever occurs first	0		0		0		0		ns	CE=OE=V <sub>IL</sub>

## AC Characteristics Read Operation (Over operating temperature and V<sub>cc</sub> range, unless otherwise specified)

## Capacitance<sup>[1]</sup>

Symbol	Parameter	Тур.	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance	4	6	рF	V <sub>IN</sub> = 0 V
Cout	Output Capacitance	8	12	pF	V <sub>out</sub> = 0 V

## A.C. Test Conditions

Output Load: 1 TTL gate and  $C_L = 100 \text{ pF}$ Input Rise and Fall Times:  $\leq 20 \text{ ns}$ Input Pulse Levels: 0.45V to 2.4V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V



## A.C. Waveforms

### NOTES:

- 1. This parameter is sampled and is not 100% tested. 2.  $\overline{\text{OE}}$  may be delayed to  $t_{AA} t_{OE}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{AA}$ . 3.  $t_{DF}$  is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.

cally in four minutes. Data is programmed using a 12.5V  $V_{_{PP}}$  and an initial chip enable pulse of 1.0 ms.

Incorporated on the 27C256 is Silicon Signature. Silicon Signature contains encoded data which identifies SEEQ as the EPROM manufacturer and gives the product code. This data is encoded in ROM to prevent erasure by ultraviolet light.

### Erasure Characteristics

The 27C256 is erased using ultraviolet light which has a wavelength of 2537 Angstroms. The integrated dose, i.e. intensity x exposure time, for erasure is a minimum of 15 watt-seconds/cm<sup>2</sup>. The EPROM should be placed within one inch of the lamp tube during erasure. Table 1 shows the typical EPROM erasure time for various light intensities.

#### Table 1. Typical EPROM Erasure Time

Light Intensity (Micro-Watts/cm²)	Erasure Time (Minutes)
15,000	20
10,000	30
5,000	55

### Silicon Signature

Incorporated in SEEQ's EPROMs is a row of mask programmed read only memory (ROM) cells which is outside of the normal memory cell array. The ROM contains the EPROM's Silicon Signature. Silicon Signature contains data which identifies SEEQ as the manufacturer and gives the product code. This data allows programmers to match the programming specification against the product which is to be programmed. If there is verification, then the programmer proceeds to program.

Silicon Signature is activated by raising address  $A_{g}$  to 12V  $\pm$  0.5V, bringing chip enable and output enable to a TTL low, having  $V_{cc}$  at 5V, and having all addresses except  $A_{o}$  at a TTL low. The Silicon Signature data is then accessed by toggling  $A_{o}$ . The data appears on outputs  $O_{o}$  to  $O_{e}$ , with  $O_{e}$  used as an odd parity bit (see Table 2).

#### Table 2. Silicon Signature Bytes

	A0	Hex Data
SEEQ Code (Byte 0)	V <sub>IL</sub>	94
Product Code (Byte 1)	V <sub>IH</sub>	C2

### Programming

The 27C256 is programmed using the industry standard intelligent algorithm.

The intelligent algorithm requires  $V_{cc} = 6 V$  and  $V_{PP} = 12.5 V$  during byte programming. The initial program pulse width is 1.0 millisecond, followed by a sequence of 1.0 millisecond pulses. A byte is verified after each pulse. A single program pulse, with a time duration equal to 3 times the number of 1.0 millisecond pulses applied, is additionally given to the address after it is verified as being correctly programmed. A minimum of one to a maximum of 25 1-ms pulses, plus one 3X overpulse, may be applied to each byte. When the intelligent algorithm cycle has been completed, all bytes must be read at  $V_{cc} = V_{PP} = 5 V$ .







EPROMs

## Intelligent Algorithm



### NOTES:

1. All times shown in ( ) are minimum and in µsec unless otherwise specified. 2. The input timing reference level is 0.8V for a  $V_{\mu}$  and 2V for a  $V_{\mu}$ . 3.  $t_{o_E}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer. 4. 0.1 µF ceramic capacitor on  $V_{PP}$  is required during programming only, to suppress voltage transients.



27C256

## Intelligent Algorithm

## **AC Programming Characteristics** TA =25° ± 5°C, $V_{cc}^{[1]}$ = 6.0 V ± 0.25 V, $V_{pp}$ = 12.5 V

			Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit		
t <sub>AS</sub>	Address Setup Time	2			μs		
toes	OE Setup Time	2			μs		
t <sub>DS</sub>	Data Setup Time	2			μs		
t <sub>an</sub>	Address Hold Time	0			μs		
t <sub>DH</sub>	Data Hold Time	2			μs		
t <sub>DFP</sub>	Output Enable to Output Float Delay	0		130	ns		
t <sub>ves</sub>	V <sub>PP</sub> Setup Time	2			μs		
t <sub>vcs</sub>	V <sub>cc</sub> Setup Time	2			μs		
t <sub>ew</sub>	CE Initial Program Pulse Width	0.95	1.0	1.05	ms		
t <sub>opw</sub> [2]	CE Overprogram Pulse Width	2.85		78.75	ms		
t <sub>oe</sub>	Data Valid from OE			150	ns		

### NOTES:

- 1.  $V_{cc}$  must be applied simultaneously or before  $V_{pp}$  and removed simultaneously or after  $V_{pp}$ . 2. The length of the overprogram pulse will vary from 2.85 msec
- to 78.75 msec as a function of the iteration counter value x.

## AC Test Conditions

Input Rise and Fall Times (10% to 90%	) 20 ns
Input Pulse Levels	0.45 V to 2.4 V
Input Timing Reference Level	0.8 V and 2.0 V
Output Timing Reference Level	0.8 V and 2.0 V

## **Ordering Information**

