

4002


320 BIT RAM AND 4 BIT OUTPUT PORT

- Four Registers of 20 4 Bit Characters
- Direct Interface to MCS-40™
 4 Bit Bus
- Output Port Low-Power TTL Compatible
- 16 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40° to +85° C Operating Range


The 4002 performs two distinct functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4 bit characters each (16 main memory characters and 4 status characters). As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations. The 4002 is a PMOS device and is compatible with all MCS-40™ components.

The 4002 is available in two options, the 4002-1 and 4002-2. Along with an external pin connected to either V_{DD} or V_{SS} , a two bit chip selection address is provided allowing a maximum of 1280 bits of 4002 RAM on a single MCS-40 CM-RAM line. Thus, the four CM-RAM lines give a maximum of 5120 bits of 4002 RAM in an MCS-40 system.

PIN CONFIGURATION



BLOCK DIAGRAM



Din Description

Chip No.

PIII D	Scribuon						
Pin No.	Designation	Description of Function					
1-4	D ₀ -D ₃	Bidirectional data bus. All address, instruction and data communication between processor and the RAM MEMORY or the output port is transmitted on these 4 pins.					
5	V _{SS}	Most positive supply voltage.					
6-7	^φ 1 ^{-φ} 2	Non-overlapping clock signals which are used to generate the basic chip timing.					
8	SYNC	Synchronization input signal driven by SYNC output of processor.					
9	RESET	RESET input. A logic negative level (V _{DD}) applied to the chip will cause a clear of all output and control static flip-flops and will clear the RAM array. To completely clear the memory, RESET must be applied for at least 32 instruction cycles (256 clock periods) to allow the internal refresh counter to scan the memory. During RESET the data bus output buffers are inhibited (floating condition).					
10	Ро	The chip number for a 4002 is assigned as follows:					

SRC ADDRESS (RRR EVEN) D₃ D₂

Po

0	4002-1		V _{SS}	0	0	
1	4002-1		V_{DD}	0	1	
2	4002-2		V _{SS}	1	0	
3	4002-2		V_{DD}	1	1	
11 (СМ	CM Use	mmand ir -RAM outp d for enak ing the dec	out of poling th	roces e de	sor. vice
			ructions.			
12	V _{DD}	Main power supply pin. Value must be V_{SS} - 15V \pm 5%.				
13-16	03-00	trai to put ma bee ma ible	Four bit output port used fo transferring data from the CPU to the users system. The out puts are buffered and data re mains stable after the port habeen loaded. This port can be made low power TTL compaible by placing a 12K pull-dow resistor to VDD on each pin.			

4002 Option

Functional Description

The twenty 4 bit characters for each 4002 register are arranged as follows:

- 1. 16 characters addressable by an SRC instruction. Four 16 character registers constitute the "main"
- 2. 4 characters addressable by specific RAM instructions. Four 4 character registers constitute the "status character" memory.

The status character location (0 through 3) as well as the operation to be performed on it are selected by the OPA portion of the I/O and RAM instructions.

The RAM Registers Locations, Status Characters, and Output Port are select and accessed with a corresponding RAM Instruction.

There can be up to four RAMS per RAM Bank (CM-RAM). There can be four RAM banks per system without decoding or 8 with decoding.

Bank switching is accomplished by the CPU after receiving a "DCL" (designated command line) instruction. Prior to execution of the DCL instruction the desired CM-RAM code has been stored in the accumulator (for example through an LDM instruction). During DCL the CM-RAM code is transferred from the accumulator to the CM-RAM register. The RAM bank is then selected starting with the next instruction.

If no DCL is executed prior to SRC, the CM-RAMo will automatically be activated at the X2 state of the instruction cycle provided that RESET was applied at least once to the system (most likely at the start-up time).

Instruction Execution

An SRC (Send Register Control) instruction is executed to select a RAM and a character within that RAM (for a RAM read or write instruction) prior to the succeeding RAM or I/O instruction's execution.

The eight bits of the register pair addressed by the SRC instruction are interpreted as follows:

- a. The first four bits sent out at X2 time select one out of four chips and one out of four registers. The two higher order bits (D3, D2) select the chip and the two lower order bits (D₁, D₀) select the register.
- b. The second 4-bits (X3 time) select one 4-bit character out of 16. The address is stored in the address register of the selected chip (second 4 bits are not used for status character reads or writes or for I/O output instructions).

The following RAM and I/O output instructions are executed by the 4002.

1. RDM Read RAM character

The content of the previously selected RAM main memory character is transferred to the accumulator. The 4 bit data in memory is unaffected.

The 4 bits of status characters 0-3 for the previously selected RAM register are transferred to the accumulator.

WRM Write accumulator into RAM character
 The accumulator content is written into the pre-

viously selected RAM main memory character location.

WRO-3 Write accumulator into RAM status characters 0-3

The content of the accumulator is written into the RAM status characters 0-3 of the previously selected RAM register.

5. WMP Write memory port

The content of the accumulator is transferred to the RAM output port of the previously selected RAM chip. The data is available on the output pins until a new WMP is executed on the same RAM chip. The content of the ACC and the carry/link are unaffected. (The LSB bit of the accumulator appears on 0_0 , Pin 16 of the 4002.)

6. ADM Add from memory with carry

The RAM character is unaffected.

The content of the previously selected RAM main memory character is added to the accumulator with carry. The RAM character is unaffected.

SBM Subtract from memory with borrow
 The content of the previously selected RAM character is subtracted from the accumulator with borrow.

Timing Considerations

Presence of CM-RAM during X_2 tells 4002's that an SRC instruction was received. For a given combination of data at X_2 on D_2 , D_3 , only the chip with the proper option and P_0 state will be ready for the I/O or RAM operation that follows.

When an I/O or RAM instruction is received by the CPU, the CPU will activate one CM-RAM line during M_2 , in time for the 4002's to receive the OPA (2nd part of the instruction), which will specify the I/O or RAM operation to be performed.

In the I/O mode of operation, the selected 4002 chip (by SRC), after receiving the OPA of an I/O instruction (CM-RAM activated at M₂), will decode the instruction.

If the instruction is WMP, the data present on the data bus during $X_2 \cdot \phi_2$ will set the output flip-flops associated with the I/O pins. That information will be available until next WMP for peripheral devices control.

In the RAM mode, the operation is as follows: When the CPU receives an SRC instruction, it will send out the content of the designated index register pair during X_2 and X_3 and will activate one CM-RAM line at X_2 for the previously selected RAM bank.

All RAM mode instructions will be executed during the X_2 and X_3 . The instruction decoding is performed during the M_2 time when the OPA portion of the instruction is decoded. The CM-RAM of the selected Bank is enabled at that time.



MCS 4/40

Absolute Maximum Ratings*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-55°C to + 125°C
Input Voltages and Supply Voltage	
with respect to Vss	+0.5V to -20V
Power Dissipation	1.0 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. Characteristics


 $T_A = 0^{\circ} C$ to $70^{\circ} C$; $V_{SS} - V_{DD} = 15 V \pm 5\%$; $t_{\phi PW} = t_{\phi D1} = 400$ nsec; $t_{\phi D2} = 150$ nsec. Logic "0" is defined as the more positive voltage (V_{IH} , V_{OH}); Logic "1" is defined as the more negative voltage (V_{IL} , V_{OL}); Unless otherwise specified.


SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I _{DD}	Average Supply Current		17	33	mA	$T_A = 25^{\circ}C$
	HARACTERISTICS			5 (4887, 5.3)		
ILI	Input Leakage Current			10	μΑ	V _{IL} =V _{DD}
VIH	Input High Voltage (Except Clocks)	V _{SS} -1.5		V _{SS} +.3	V	
V _{IL}	Input Low Voltage (Except Clocks)	V _{DD}		V _{SS} -5.5	V	
V _{IHC}	Input High Voltage Clocks	V _{SS} -1.5		V _{SS} +.3	٧	
VILC	Input Low Voltage Clocks	V _{DD}		V _{SS} -13.4	V	*
OUTPUT	CHARACTERISTICS - ALL OUTPUTS EXCEPT	I/O PINS				
ILO	Data Bus Output Leakage Current			10	μΑ	V _{OUT} =-12V
Voн	Output High Voltage	V _{SS} 5V	V _{SS}		V	Capacitive Load
loL	Data Lines Sinking Current	8	15		mA	V _{OUT} =V _{SS}
VoL	Output Low Voltage, Data Bus, CM, SYNC	V _{SS} -12		V _{SS} -6.5	V	I _{OL} =0.5mA
R _{OH}	Output Resistance, Data Line "0" Level		150	250	Ω	V _{OUT} =V _{SS} 5V
I/O OUTP	UT CHARACTERISTICS		ta galana ay			
Voн	Output High Voltage	V _{SS} 5V			V	l _{OUT} =0
R _{OH}	I/O Output "0" Resistance		1.2	2	kΩ	V _{OUT} =V _{SS} 5V
loL	I/O Output "1" Sink Current	2.5	5		mA	V _{OUT} =V _{SS} 5V
l _{OL} [1]	I/O Output "1" Sink Current	0.8	3		mA	V _{OUT} =V _{SS} -4.85V
VoL	I/O Output Low Voltage	∨ _{SS} -12		V _{SS} -6.5	V	l _{OUT} =50μA
CAPACIT	ANCE					
C_ϕ	Clock Capacitance		8	15	pF	V _{IN} =V _{SS}
C _{DB}	Data Bus Capacitance		7	10	рF	V _{IN} =V _{SS}
CIN	Input Capacitance			10	pF	V _{IN} =V _{SS}
Cour	Output Capacitance			10	pF	V _{IN} =V _{SS}

Note: 1. For TTL compatibility, use $12k\Omega$ external resistor to V_{DD} .

Typical D.C. Characteristics





A.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{SS}-V_{DD} = 15V \pm 5\%$.

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
tcY	Clock Period	1.35		2.0	μsec	
t _Ø R	Clock Rise Time			50	ns	
t _{øF}	Clock Fall Times			50	ns	
t _{ϕPW}	Clock Width	380		480	ns	
t _{ØD1}	Clock Delay ϕ_1 to ϕ_2	400		550	ns	
$t_{\phi D2}$	Clock Delay ϕ_2 to ϕ_1	150			ns	
t _W	Data-In, CM, SYNC Write Time	350	100		ns	
t _H [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos ^[2]	Set Time (Reference)	0			ns	
tACC	Data-Out Access Time					C _{OUT} =
	Data Lines			930	ns	500pF Data Lines
	SYNC			930	ns	500pF SYNC
	CM-ROM			930	ns	160pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
tон	Data-Out Hold Time	50	150		ns	C _{OUT} =20pF
t _D	I/O Output Delay			1500	ns	C _{OUT} =100pF

Notes: 1. t_H measured with $t_{\phi R}$ = 10nsec.

- T_{ACC} is Data Bus, SYNC and CM-line output access time referred to the φ₂ trailing edge which clocks these lines out. t_{OS} is the same output access time referred to the leading edge of the next φ₂ clock pulse.
- All MCS-40 components which may transmit instruction or data to 4004/4040 at M₂ and X₂ always enter a float state until the 4004/4040 takes over the data bus at X₁ and X₃ time. Therefore the t_H requirement is always insured since each component contributes 10μA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/μs.




Figure 1. Timing Diagram.




Figure 2. Timing Detail.