
4001

256 x 8 MASK PROGRAMMABLE ROM AND 4 BIT I/O PORT


- Direct Interface to MCS-40[™]
 4 Bit Data Bus
- I/O Port Low-Power TTL Compatible
- 16 Pin Dual In-Line Package
- Standard Operating
 Temperature Range of 0° to 70° C
- Also Available With -40° to +85°C Operating Range

The 4001 performs two basic and distinct functions. As a ROM it stores 256 x 8 words of program or data tables; as a vehicle of communication with peripheral devices it is provided with 4 I/O pins and associated control logic to perform input and output operations. The 4001 is a PMOS device, compatible with all other MCS-40™ devices.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS A AV

Pin	Desci	ription
	De	signation/

Pin No.	Designation/ Type of Logic	Description of Function
1-4	D ₀ -D ₃ /Neg.	Bidirectional data bus. All address and data communication between the processor and ROM is handled by these lines.
5	V_{SS}	Most positive supply voltage.
6-7	ϕ 1, ϕ 2/Neg.	Non-overlapped clock signals which determine device timing.
8	SYNC/Neg.	System synchronization signal generated by processor.
9	RESET/Neg.	Reset input. A negative level (V _{DD}) on this pin will clear internal flip-flops and buffers. The input buffers are not cleared by this signal.
10	CL/Neg.	Clear input for I/O lines. A negative level on this pin will clear the I/O buffers. This pin may be driven by a TTL output and a 1K pull-up to V _{SS} .
11	CM-ROM/Neg.	Chip enable generated by the processor.
12	V_{DD}	Main supply voltage value. Must be $V_{SS}-15.0V\ \pm5\%$.
13-16	I/O ₀ -I/O ₃ /Neg.	A single I/O port consisting of 4 bidirectional and selectable lines.

Functional Description

Address and data are transferred in and out by time multiplexing on 4 data bus lines. Timing is internally generated using two clock signals, ϕ_1 and ϕ_2 , and a SYNC signal supplied by the CPU. Addresses are received from the CPU on three time periods following SYNC, and select 1 out of 256 words and 1 out of 16 ROM's. For that purpose, each ROM is identified as #0, 1, 2, through 15, by metal option. A Command ROM Line (CM-ROM) is also provided and it is used to select a ROM bank (group of 16 ROM's).

During the two time periods of the instruction cycle (M₁ & M₂) following the addressing time, information is transferred from the ROM to the data bus lines.

A second mode of operation of the ROM is as an Input/ Output control device. In that mode a ROM chip will route information to and from data bus lines in and out of 4 I/O external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O port instruction and decide whether it is an Input or an Output operation and execute the instruction. An external signal (CL) will asynchronously clear the output register during normal operation.

All internal flip flops (including the output register) will be reset when the RESET line goes low (VDD).

I/O Options

Each I/O pin on each ROM can be uniquely chosen to be either an input or output line by metal option. Also each input or output can either be inverted or direct. When the pin is chosen as an input it may have an on-chip resistor connected to either VDD or VSS.

Instruction Execution

The 4001 responds to the following instructions.

SRC Instruction (Send address to ROM and RAM)

When the CPU executes an SRC instruction it will send out 8 bits of data during X2 and X3 and will activate the CM-ROM and one CM-RAM line at X2. Data at X2, (representing the contents of the first register of the register pair addressed by the SRC instruction) with simultaneous presence of CM-ROM, is interpreted by the 4001 as the chip number of the unit that should later perform an I/O operation. Data at X3 is ignored.

2 WRR - Write ROM Port

The content of the accumulator is transferred to the ROM output port of the previously selected ROM chip. The data is available on the output pins until a new WRR is executed on the same chip. The ACC content and carry/link are unaffected. (The LSB bit of the accumulator appears on I/O₀.) No operation is performed on I/O lines coded as inputs.

RDR - Read ROM Port

The data present at the input lines of the previously selected ROM chip is transferred to the accumulator.

If the I/O option has both inputs and outputs within the same 4 I/O lines, the user can choose to have either "0" or "1" transferred to the accumulator for those I/O pins coded as outputs, when an RDR instruction is executed. For example, given a port with the I/O lines coded with 2 inputs and 2 outputs, when RDR is executed, the transfer is as shown below:

Timing Consideration

In the ROM mode of operation the 4001 will receive an 8 bit address during A₁ and A₂ times of the instruction cycle and a chip number, together with CM-ROM, during A3 time. When CM-ROM is present, only the chip whose metal option code matches the chip number code sent during A3 is allowed to send data out during the following two cycles: M₁ and M₂. The activity of the 4001 in the ROM mode ends at M_2 .



The 4001 can have a chip number via the metal option from 0-15.

In the I/O mode of operation, the selected 4001 (by SRC), after receiving RDR will transfer the information present at its I/O pins to the data bus at X_2 . If the instruction received was WRR, the data present on the data bus at $X_2 \cdot \phi_2$ will be latched on the output flip-flops associated with the I/O lines.

Ordering Information

When ordering a 4001, the following information must be specified:

- 1. Chip number
- 2. All the metal options for each I/O pin.
- 3. ROM pattern to be stored in each of the 256

A blank customer truth table is available upon request from Intel. A copy of this table is shown and blank copy can be found following the detailed 4001 characteristics.

EXAMPLES — DESIRED OPTION/CONNECTIONS RE-OUIRED

- Non-inverting output (negative logic output) 1 and 3 are connected.
- 2 Inverting output (positive logic output) 1 and 4 are connected.
- Non-inverting input (no input resistor negative logic input) - only 5 is connected.
- Inverting input (input resistor to V_{SS} positive logic input) 2, 6, 7, and 9 are connected.
- 5. Non-inverting input (input resistor to V_{DD} negative logic input) 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either VDD or VSS (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and 2 non-inverting outputs the


connection would be made as follows:

Inputs – 2 and 6 are connected Outputs – 1, 3, 8 and 9 are connected or 1, 3, 8 and 10 are connected

If the pins on a port are all inputs or all outputs, the internal resistors do not have to be connected.

It should be noted that all internal logic and processing is performed in negative logic, i.e., "1" equals VDD and "0" equals VSS. For positive logic conversion, the inverted options should be selected.

TTL compatibility is obtained by V_{DD} = -10V ±5% and V_{SS} = 5V ± 5%. An external 12K resistor should be used on all outputs to insure the logic "0" state (V_{OL}).



4001 Available Metal Option for Each I/O Pin.

Absolute Maximum Ratings*

Ambient Temperature Under Bias 0°C to 70°C Storage Temperature -55°C to + 125°C Input Voltages and Supply Voltage with respect to Vss +0.5V to -20V Power Dissipation 1.0 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. and Operating Characteristics


 $T_A = 0^{\circ} C$ to $70^{\circ} C$; $V_{SS} - V_{DD} = 15 V \pm 5\%$; $t_{\phi PW} = t_{\phi D1} = 400$ nsec; $t_{\phi D2} = 150$ nsec; Logic "0" is defined as the more positive voltage (V_{IH} , V_{OH}); Logic "1" is defined as the more negative voltage (V_{IL} , V_{OL}); Unless Otherwise Specified.

SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I _{DD}	Average Supply Current		15	30	mA	T _A = 25°C
	IARACTERISTICS – ALL INPUTS EXCEPT I/O P	PINS				
I _{LI}	Input Leakage Current			10	μА	V _{IL} = V _{DD}
V _{IH}	Input High Voltage (Except Clocks)	V _{SS} -1.5		V _{SS} +.3	V	
VIL	Input Low Voltage (Except Clocks)	V _{DD}		V _{SS} -5.5	V	
V _{IHC}	Input High Voltage Clocks	V _{SS} -1.5		V _{SS} +.3	V	
VILC	Input Low Voltage Clocks	V _{DD}		V _{SS} -13.4	V	
	CHARACTERISTICS - ALL OUTPUTS EXCEPT					
I _{LO}	Data Bus Output Leakage Current			10	μА	V _{OUT} = -12V
VoH	Output High Voltage	V _{SS} 5V	V _{SS}		V	Capacitive Load
loL	Data Lines Sinking Current	8	15		mA	V _{OUT} = V _{SS}
VOL	Output Low Voltage, Data Bus, CM, SYNC	V _{SS-12}		V _{SS} -6.5	V	I _{OL} = 0.5mA
ROH	Output Resistance, Data Line "0" Level		150	250	Ω	V _{OUT} = V _{SS} 5V
I/O INPU	CHARACTERISTICS					ivas James III. 1999
ILI	Input Leakage Current			10	μΑ	
V _{IH}	Input High Voltage	V _{SS} -1.5		V _{SS} +.3	V	1983 (1985) 1982 - 1983 (1985) 1983
V _{IL}	Input Low Voltage, Inverting Input	V _{DD}		V _{SS} -4.2	V	
V _{IL}	Input Low Voltage, Non-inverting Input	V _{DD}	e degre co	V _{SS} -6.5	V	
V_{IL}	CL Input Low Voltage	V _{DD}		V _{SS} -4.2	V	
RI	Input Resistance, if Used	10	18	35	kΩ	R_1 tied to V_{SS} ; $V_{IN} = V_{SS} - 3V$
R ₁ ^[1]	Input Resistance, if Used	15	25	40	kΩ	R_1 tied to V_{DD} ; $V_{IN} = V_{SS} - 3V$
I/O OUTP	UT CHARACTERISTICS				1	see, West :
V _{OH}	Output High Voltage	V _{SS} 5V		A STATE OF THE STATE OF	V	I _{OUT} = 0
R _{OH}	I/O Output "0" Resistance		1.2	2	kΩ	V _{OUT} = V _{SS} 5V
loL	I/O Output "1" Sink Current	2.5	5		mA	V _{OUT} = V _{SS} 5V
loL ^[2]	I/O Output "1" Sink Current	0.8	3		mÀ	V _{OUT} = V _{SS} -4.85\
VOL	I/O Output Low Voltage	V _{SS} -12		V _{SS} -6.5	٧	I _{OUT} = 50μA
CAPACIT	ANCE	a commence de la comm				30046 Mil
C_{ϕ}	Clock Capacitance		8	15	pF	VIN = VSS
C _{DB}	Data Bus Capacitance		9.5	15	pF	V _{IN} = V _{SS}
CIN	Input Capacitance	Çarı eğ ar teğa cere		10	pF	V _{IN} = V _{SS}
C _{OUT}	Output Capacitance		training program	10	рF	V _{IN} = V _{SS}

Notes: 1. R_I is large signal equivalent resistance to (V_{SS}-12) V.

^{2.} For TTL compatibility, use $12k\Omega$ external resistor to V_{DD} .



OUTPUT VOLTAGE (V)

A.C. Characteristics $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{SS} - V_{DD} = 15V \pm 5\%$

		1.35 (Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
t _{CY}	Clock Period	1.35		2.0	μsec	
$t\phi_{R}$	Clock Rise Time			50	ns	
$t\phi_{F}$	Clock Fall Times		**************************************	50	ns	
t ϕ_{PW}	Clock Width	380		480	ns	
tφ _{D1}	Clock Delay ϕ_1 to ϕ_2	400		550	ns	
tφ _{D2}	Clock Delay ϕ_2 to ϕ_1	150		1000	ns	
t _W	Data-In, CM, SYNC Write Time	350	100		ns	
t _H [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos ^[2]	Set Time (Reference)	0		5393.52	ns	
tACC	Data-Out Access Time					C _{OUT} =
	Data Lines	A. T. E. System		930	ns	500pF Data Lines
	SYNC			930	ns	500pF SYNC
	CM-ROM			930	ns	160pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
toH	Data-Out Hold Time	50	150		ns	C _{OUT} = 20pF
t _{IS}	I/O Input Set-Time	50			ns	
t _{IH}	I/O Input Hold-Time	100		7-20-22	ns	
t _D	I/O Output Delay			1500	ns	C _{OUT} = 100pF
t _C [4]	I/O Output Lines Delay on Clear			1500	ns	C _{OUT} = 100pF

Notes: 1. t_H measured with $t_{\phi R}$ = 10nsec.

- 2. T_{ACC} is Data Bus, SYNC and CM-line output access time referred to the ϕ_2 trailing edge which clocks these lines out. t_{OS} is the same output access time referred to the leading edge of the next ϕ_2 clock pulse.
- 3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M₂ and X₂ always enter a float state until the 4004/4040 takes over the data bus at X₁ and X₃ time. Therefore the t_H requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.
- 4. CL on the 4001 is used to asynchronously clear the output flip-flops associated with the I/O lines.






Figure 1. Timing Diagram




Figure 2. Timing Detail

Programming Instructions

To insure optimum handling of ROM programs and avoid delays, programs should be specified in the following format.

Paper Tape Format*

A 1" wide paper tape using 8 bit ASCII code, such as a model 33ASR teletype produces:

A. Preamble

- Preceding the first word field and following the last word field, there should be a leader/trailer length of at least 25 characters. This should consist of rubout punches.
- Included in the tape before the leader, and preceded by another leader, should be the customer's complete telex or twx number and if more than one pattern is being transmitted, the ROM pattern number.
- The first ROM pattern preamble field is the device type number or ROM number. The field should be framed by an "I" and "-"

14001-

This should be followed by the chip select information encoded in decimal (two digits), and enclosed by "C" and "S", as in

"ChhS"

The valid select digits for the 4001 are 0-15 "C0S" - "C15S"

Finally, the I/O options would be specified on a port-by-port basis with the connections to be made separated by commas, and enclosed in parentheses:

"(n1, n2, n3 . . .)".

where (n1, n2...) are the option numbers associated with one I/O line. Hence, for a 4001 there will be four bracketed collections of I/O options. Each I/O pin has a series of 10 possible connections. These connections are consecutively numbered from 1-10. It is these numbers that should be in parentheses for each I/O pin.

Example:

"()" indicates no connection

"(1)" indicates only #1

"(2,5,7)" indicates connections

#2, 5 and 7.

I/O options should be placed on the tape sequentially for the 4001 from I/O0-I/O3(4). Always avoid illegal combinations.


*NOTE: Cards may also be submitted.

B ROM Code

The format requirements are as follows:

- All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly N word fields for the N x 8 ROM organization.
- Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F. Within the word field, a P results in a high level output (V_{SS} or logic 0 for MCS-40 CPUs) and a N results in a low level output (V_{DD} or logic 1 for MCS-40 CPUs).

Example of 256 x 8 format (N=256):



- 3. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may be helpful to insert the word number (as a comment) at least every four word fields.
- 4. Within the ROM pattern words a character, "X", may be used. Where "P" and "N" indicate a "0" and "1" setting respectively, an "X" will indicate a single bit "Don't Care" setting. This allows the optimum default bit values to be selected by Intel. The bit value will be fixed to allow for testing. The values will be specified to the user on the Verification Listing tape.

In the place of a standard BPNF word, a "B*nF" word may be used. This indicates that the data in the last BPNF word encountered is to be repeated for the next n words (1 \leq n \leq 1023). Note that if a repeat count of 4 is given in word position 10, then words 10, 11, 12, and 13 will be repeats of word 9 (except for Don't Care bits which might conceivably have different assigned values).

To indicate that an entire block (such as the remainder of a ROM) is not used (i.e., Don't Care), a word of Don't Care data can be followed by the remaining word count in a repeat count form.



c

MCS® CUSTOM ROM ORDER FORM

4001 ROM


CUSTOMER	
P.O. NUMBER	
For In	itel use only PPPP
STD	ZZ
APP	DATE

All custom 4001 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

MARKING

The marking as shown at the right must contain the Intel logo, the product type (P4001), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 6 characters or spaces).

CUSTOMER NUMBER _



MASK OPTION SPECIFICATIONS

A. CHIP NUMBER _

(Must be specified—any number from 0 through 15—DD).

B. I/O OPTION — Specify the connection numbers for each I/O pin (next page). Examples of some of the possible I/O options are shown below:

EXAMPLES - DESIRED OPTION/CON-NECTIONS REQUIRED

- Non-inverting output 1 and 3 are connected.
- Inverting output 1 and 4 are connected.
- Non-inverting input (no input resistor) only 5 is connected.
- 4. Inverting input (input resistor to VSS)
 2, 6, 7, and 9 are connected.

- Non-inverting input (input resistor to V_{DD}) - 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either VDD or VSS (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and two non-inverting outputs, the connection would be made as follows:

Inputs — 2 and 6 are connected Outputs — 1, 3, 8, and 9 are connected or

1, 3, 8, and 10 are connected

If the pins on a port are all inputs or all outputs, the internal resistors do not have to be connected.

C. 4001 CUSTOM ROM PATTERN — Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. Based on the particular customer pattern, the characters should be written as a "P" for a high level output = V_{SS} (negative logic "O") or an "N" for a low level output = V_{DD} (negative logic "1").


Note that:

NOP = BPPPP PPPPF = 0000 0000

MCS 4/40

MCS A/AU


4001 I/O Options



1/0_o (PIN 16)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{DD}^-=-10V~\pm5\%,~V_{SS}^-=+5V~\pm5\%$
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).



I/O₁ (PIN 15)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{OD}^-=-10V$:5%. $V_{SS}^-=+5V$:5%
- b. If non-inverting input option is used, $V_{LL} = -6.5$ Volts maximum (not TTL).



1/O2 (PIN 14)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{OD}=-10V$ ±5%. VSS = +5V ±5%
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).



I/O₃ (PIN 13)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{DD}^-=-10V\pm5\%$. $V_{SS}^-=+5V\pm5\%$
- b. If non-inverting input option is used, V_{II} = -6.5 Volts maximum (not TTL).