

2764 64K (8K x 8) UV ERASABLE PROM

- 200 ns (2764-2) Maximum Access Time ... HMOS*-E Technology
- Compatible with High-Speed 8mHz **IAPX 186...Zero WAIT State**
- Two Line Control
- Pin Compatible to 27128 EPROM

- inteligent Programming™ Algorithm
- Industry Standard Pinout . . . JEDEC Approved
- Low Active Current...100mA Max.
- TTL Compatible


The Intel 2764 is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 2764 access time is 250 ns with speed selection available at 200 ns. The access time is compatible with highperformance microprocessors such as Intel's 8 mHz iAPX 186. In these systems, the 2764 allows the microprocessor to operate without the addition of WAIT states. The 2764 is also compatible with the 12 MHz 8051 family.

An important 2764 feature is the separate output control, Output Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2764 has a standby mode which reduces power consumption without increasing access time. The maximum active current is 100 mA, while the maximum standby current is only 40 mA. The standby mode is selected by applying a TTLhigh signal to the CE input.

±10% V_{CC} tolerance is available as an alternative to the standard ±5% V_{CC} tolerance for the 2764. This can allow the system designer more leeway with regard to his power supply requirements and other system parameters.

The 2764 is fabricated with HMOS*-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.



27256	27128	2732A	91.22	
Vpp	Vpp			
A12	A12			
A ₇	ΑŢ	A ₇	A ₇	
As '	A6	As	Λ6	
A ₅	A5	As I	A ₅	
A ₄	A	A4		
A ₃	A ₃	A ₃	A ₃	
A ₂	A ₂	A ₂	A ₂	1
A ₁	A ₁	A ₁	A ₁	ì
^ 0	۸۰ ا	A0	1 ♦	
Og	00	D _O	00	
A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd	4 4 4 4 4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6	4 5 4 2 4 4 6 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	47 As	l
02	02	02	02	
Gnd	Gnd	Gnd	Gnd	l

V _{PP} 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 3 4 5 6 7	26 D A ₁ 26 D A ₂ 27 D A ₂ 28 D A ₃ 28 D A
- A 9	5	24 P A
9	•	ᆲ
	7	
		TH X
^ ' \		"E "
à j	10	19E 2
∘ , d	11	18E) 04
아무	12	17 P 0,
o, d	13	16 🖸 🔾
OND C	14	15 0,

2764

2716	2732.A	27128	957.2
YGC 49 49 PP DE 470E 67 65 65 65 67 67	VCC As An An OEVPP A10 CE O7 O6 O5 O4 O3	VE A 4 4 4 4 1 世 4 2 世 4 6 5 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	VCC A14 A13 A 49 ATE A18 O 70 O 50 O 50

INTEL "UNIVERSAL SITE"-COMPATIBLE EPROM PIN CONFIGURATIONS ARE SHE BLOCKS ADJACENT TO THE 2764 PMS

MODE SELECTION

PHIS SIGNE	ĈE (20)	(22)	(17)	(36)	W _P	V _{CC}	Outputs (11-13, 15-19)
Read	V _I L	Vil	Уιн	х	Vcc	VCC	DOUT
Output Disable	Y _{IL}	V _{IH}	Ygs	×	Voc	Vœ	High Z
Standby	V _{tH}	×	×	х	Vcc	Ycc	High Z
Program	V _I L	ViH	VIL	_ X	Yes	VCC.	D _{IN}
Verify	Υ _{IL}	٧L	Ville	×	Vpp	Vcc	DOUT
Program Inhibit	Υін	×	X	×	Vpp	Vcc	High Z
inteligent Identifier	V _t	- VL	V _{IH}	у,	Vcc	Vcc	Code
inteligent Programming	٧ _{١٤}	VIH	Vel	×	Ver	Vcc	D _{IN}

^{1.} X can be V_{HH} or V_{IL} 2. $V_{H} \approx 12.0V \pm 0.5V$

Figure 2. Pin Configurations

PIN NAMES

A ₀ -A ₁₂	ADDRESSES
Œ	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
O ₆ -O ₇	OUTPUTS
PGM	PROGRAM
N.C.	NO CONNECT

^{*}HMOS is a patented process of Intel Corporation.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	65°C to +125°C
All Input or Output Voltages with	
Respect to Ground	+7.0V to -0.6V
Voltage on Pin 28 with	
Respect to Ground+	-13.5V to -0.6V
Vpp Supply Voltage with Respect to	
Ground During Programming	. +22V to -0.6V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2764-2	2764	2764-3	2764-4	2764-25	2764-30	2764-45
Operating Temperature Range	0°C-70°C						
V _{CC} Power Supply ^{1,2}	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%
V _{PP} Voltage ²	VPP = VCC	Ver = Vcc					

READ OPERATION

D.C. CHARACTERISTICS

Symbol	Parameter	Min	Typ ³	Max	Unit	Conditions
I _{LI}	Input Load Current			10	μΑ	VIN = 5.5V
LO	Output Leakage Current			10	μΑ	V _{OUT} = 5.5V
PP12	V _{PP} Current Read			5	mA	V _{PP} = 5.5V
ICC12	V _{CC} Current Standby			40	mA	CE = VIH
I _{CC2} ²	V _{CC} Current Active		70	100	mA	CE = OE = VIL
VIL	Input Low Voltage	1		+.8	٧ .	·
ViH	Input High Voltage	2.0		V _{CC} +1	٧	
VOL	Output Low Voltage			.45	٧	I _{OL} = 2.1 mA
VoH	Output High Voltage	2.4			V	$l_{OH} = -400 \mu A$

A.C. CHARACTERISTICS

Symbol		2764-2 Limits		2764-25 & 2764 Limits		2764-30 & 2764-3 Limits		2764-45 & 2764-4 Limits			Test
	Parameter	Min	Max	Min	Max	Min	Max	Min.	Max	Unit	Conditions
ACC	Address to Output Delay		200		250		300		450	ns_	CE=OE=VIL
CE	CE to Output Delay		200		250		300		450	ns	OE=VIL
¹ OE	OE to Output Delay		75		100		120		150	ns	CE=V _{IL}
1DF	OE High to Output Float	0	60	0	60	0	105	0	130	ns	CE=VIL
^t oн	Output Hold from Addresses. CE or OE Whichever Occurred First	0		0		0		0		ns	CE = OE = VIL

NCTES: 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.


- 2. V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1} .
- 3. Typical values are for $t_{\mbox{\tiny A}}=25^{\circ}\mbox{C}$ and nominal supply voltages.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram




CAPACITANCE (TA = 25°C, f = 1MHz)

Symbol	Parameter	Typ. 1	Max.	Unit	Conditions
C _{IN} ²	Input Capacitance	4	6	pF	V _{IN} =0V
Соит	Output Capacitance	8	12	рF	V _{0UT} = 0V


A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

- 2. This parameter is only sampled and is not 100% tested.
- 3. OE may be delayed up to $t_{acc} t_{oe}$ after the falling edge of \overline{CE} without impact on t_{acc} .

 4. t_{oe} is specified from \overline{OE} or \overline{CE} , whichever occurs first. Output float is defined as the point where data is no longer driven.



STANDARD PROGRAMMING

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}C$, $V_{cc} = 5V \pm 5\%$, $V_{pp} = 21V \pm 0.5V$ (see Note 1)

Symbol			Limits		
	Parameter	Min.	Max.	Unit	Test Conditions
11_1	Input Current (All Inputs)		10	μΑ	VIN = VIL or VIH
ViL	Input Low Level (All Inputs)	-0.1	0.8	٧	
ViH	Input Hight Level	2.0	V _{CC} +1	. V	
VOL	Output Low Voltage During Verify	-	0.45	ν	loL = 2.1 mA
Vон	Output High Voltage During Verify	2.4		٧	$I_{OH} = -400 \mu\text{A}$
ICC2	V _{CC} Supply Current (Program & Verify)		100	m A	
IPP2	Vpp Supply Current (Program)		30	mA	CE = VIL = PGM
VID	Ag for inteligent Identifier Voltage	11.5	12.5	٧	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

			Ц			
Symbol	Perameter	Min.	Тур.	Max.	Unit	Test Conditions*
t _{AS}	Address Setup Time	2			μS	
toes	OE Setup Time	2			μѕ	
tos	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μS	
t _{DH}	Data Hold Time	2			μ\$	
t _{DFP} ²	Output Enable to Output Float Delay	0		130	ns	
t _{vs}	V _{PP} Setup Time	2			μs	
t _{PW}	PGM Pulse Width During Programming	45	50	55	ms	
t _{CES}	CE Setup Time	2			μS	
tos	Data Valid from OE			150	ns	

***A.C. CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%)	. 20 ns
Input Pulse Levels	o 2.4V
input Timing Reference Level0.8V an	d 2.0V
Output Timing Reference Level 0.8V and	d 2.0V


HOTES

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram



STANDARD PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 2764 are such that erasure begins to occur upon exposure to light with wavelengths shorler than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2764 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2764 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 2764 window to prevent unintentional erasure.

The recommended erasure procedure for the 2764 is exposure to shortwave ultraviolet light which has a wavelength of

2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The 2764 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a 2764 can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μ W/cm²). Exposure of the 2764 to high intensity UV light for long periods may cause permanent damage.

DEVICE OPERATION

The eight modes of operation of the 2764 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on A9 for intelligent Identifier mode.



Table 1. MODE SELECTION	Table	1. N	ODE	SEL	ECT	ON
-------------------------	-------	------	-----	-----	-----	----

PINS	ČĒ (20)	ŌĒ (22)	PGM (27)	Ag (24)	V PP (1)	V _{CC} (28)	Outputs (11–13, 15–19)
Read	ViL	VIL	V _{IH} _	х	Vcc	Vcc	DOUT
Output Disable	VIL	۷ін	VIH	x	VCC	vcc	High Z
Standby	ViH	х	х	х	Vçc	VCC	High Z
Program	VIL	Viн	VIL	х	Vpp	vcc	DIN
Verify	VIL	VIL	ViH	х	Vpp	Vcc	DOUT
Program Inhibit	V _{IH}	x	x _	X	Vpp	Vcc	High Z_
inteligent Identifier	VIL	VIL	νн	VH	Vcc	Vcc	Code
int _e ligent Programming	VIL	ViH	V _I լ	х	V _{PP}	Vcc	D _{IN}

NOTES:

- 1. X can be ViH or ViL
- 2. $V_H = 12.0V \pm 0.5V$

READ MODE

The 2764 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs after a delay of t_{OE} from the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC}— t_{DE}.

STANDBY MODE

The 2764 has standby mode which reduces the maximum active current from 100 mA to 40 mA. The 2764 is placed in the standby mode by applying a TTL-high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

Output OR-Tieing

Because EPROMs are usually used in larger memory arrays. Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently. \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This assures that all descreted memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of HMOS-E EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of interest to the system designer — the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AP-72, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between VCC and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC boardtraces

PROGRAMMING MODES

Caution: Exceeding 22V on pin 1 (V_{pp}) will permanently damage the 2764.

"1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2764 is in the programming mode when Vpp input is at 21V and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Standard Programming

For programming, \overline{CE} should be kept TTL-low at all times while Vpp is kept at 21V. When the address and data are stable, a 50 msec, active-low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

Programming of multiple 2764s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2764s may be connected together when they are programmed with the same data. A low-level TTL pulse applied to the PGM input programs the paralleled 2764s.

Program Inhibit

Programming of multiple 2764s in parallel with different data is also easily accomplished by using the Program inhibit




Figure 3. 2764 inteligent Programming™ Flowchart

mode. A high-level \overline{CE} or \overline{PGM} input inhibits the other 2764s from being programmed. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel 2764s may be common. A TTL low-level pulse applied to a 2764 \overline{CE} and \overline{PGM} input with Vpp at 21V will program that 2764.

Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with \overline{CE} and \overline{OE} at V_{IL} , \overline{PGM} at V_{IH} and V_{PP} at 21V.

inteligent Programming[™] Algorithm

The 2764 inteligent Programming Algorithm is the preferred programming method since it allows Intel 2764s to be programmed in a significantly faster time than the standard 50 msec per-byte programming routine. Typical programming times for 2764s are on the order of a minute and a half, which is a five-fold reduction in programming time from the standard method. This fast algorithm results in improved reliability characteristics compared to the standard 50 msec algorithm. A flowchart of the inteligent Programming Algorithm is shown in Figure 3. This is compatible with the 27128 inteligent Programming Algorithm.



This fast algorithm results in high reliability characteristics through the "closed loop" technique of margin checking. To ensure reliable program margin the inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 4X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular 2764 location, before a correct

verify occurs. Up to 15 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$ and $V_{PP} = 21.0V$. When the intelligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 5.0V$.

inteligent Programming™ Algorithm

D.C. PROGRAMMING CHARACTERISTICS: TA = 25 ±5°C, V_{CC} = 6.0V ±0.25V, V_{PP} = 21V ±0.5V (see Note 1)

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
ILI	Input Current (All Inputs)		10	μА	VIN = VIL or VIH
VIL	Input Low Level (All Inputs)	-0.1	0.8	V	
VIH	Input High Level	2.0	V _{CC}	٧	
VOL	Output Low Voltage During Verify		0.45	V	I _{OL} = 2.1 mA
VOH	Output High Voltage During Verify	2.4		V	l _{OH} = -400 μA
ICC2	V _{CC} Supply Current (Program & Verify)		100	mA	
PP2	V _{PP} Supply Current (Program)		30	mA	CE = VIL = PGM
V _{ID}	Ag for inteligent Identifier Voltage	11.5	12.5	V	

A.C. PROGRAMMING CHARACTERISTICS: T_A = 25 ±5°C, V_{CC} = 6.0V ±0.25V, V_{PP} = 21V ±0.5V (see Note 1)

Symbol			Lin	nits		
	Parameter Min. Typ. Max. L		Unit	Test Conditions*		
1AS	Address Setup Time	2			μS	
OES	OE Setup Time	2			μs	
†DS	Data Setup Time	2			μS	
¹ AH	Address Hold Time	0			μs	
^t DH	Data Hold Time	2			μs	(see Note 4)
[†] DFP	OE High to Output Float Delay	0		130	ns	
lvps	V _{PP} Setup Time	2			μs	
tvcs	V _{CC} Setup Time	2			μs	
tpw	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms	(see Note 3)
lopw	PGM Overprogram Pulse Width	3.8		63	ms	(see Note 2)
tCES	CE Setup Time	2			μз	
^t OE	Data Valid from OE			150	ns	


*A.C. CONDITIONS OF TEST

NOTES:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- The length of the overprogram pulse will vary from 3.8 msec to 63 msec as a function of the iteration counter value X.
- 3. Initial Program Pulse width tolerance is 1 msec ±5%.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram

intel

int_eligent Programming™ WAVEFORMS





inteligent Identifier™ Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the 2764. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during integent identifier Mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel 2764, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0₇) defined as the parity bit.

During 1982, Intel will begin manufacturing 2764s that will contain the inteligent Identifier feature. Earlier generation devices will not contain identifier information, and if erased, will respond with a "one" (V_{OH}) on each data line when operated in this mode. Programmed, pre-identifier mode 2764s will respond with the current data contained in locations 0 to 1 when subjected to the inteligent Identifier operation.

Table 2. 2764 inteligent Identifier™ Bytes

Pins Identifier	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	VIL	1	0	0	0	1	0	0	1	89
Device Code	VIH	0	0	0	0	0	0	- 1	0	02