

2732A 32K (4K × 8) UV ERASABLE PROM

- 200ns (2732A-2) Maximum Access Time . . . HMOS*-E Technology
- Compatible to High Speed 8mHz 8086-2 MPU . . .Zero WAIT State
- Two Line Control

- Pin Compatible to 2764 EPROM
- Industry Standard Pinout . . . JEDEC Approved
- Low Standby Current . . . 35mA Max.

The Intel 2732A is a 5V only, 32,768 bit ultraviolet erasable and electrically programmable read-only memory (EPROM). It is pin compatible to Intel's 450ns 2732. The standard 2732A's access time is 250ns with speed selection (2732A-2) available at 200ns. The access time is compatible to high performance microprocessors, such as the 8mHz 8086-2. In these systems, the 2732A allows the microprocessor to operate without the addition of WAIT states.

An important 2732A feature is the separate output control, Output Enable (\overline{OE}), from the Chip Enable control (\overline{CE}). The \overline{OE} control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the \overline{OE} and \overline{CE} controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2732A has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150mA, while the maximum standby current is only 35mA, a 75% saving. The standby mode is achieved by applying a TTL-high signal to the \overline{CE} input.

The 2732A is fabricated with HMOS*-E technology, Intel's high speed N-channel MOS Silicon Gate Technology.

2764 PIN CONFIGURATION 2732A PIN CONFIGURATION 28 VCC 27 PGM 26 N.C.II Vpp A12 🗀 A7 🗖 24 H Vcc 23 A8 A6 🗀 25 A8 22 A9 24 🗖 A9 23 A11 22 OE 21 A10 A₄C 21 A11 20 0 OE/Vpp A4 [A3 ☐ 19 A10 A2 🗔 A₂d A, [18 **□**ĈĒ 20 🗖 CE **4₀**□ 17 07 Ao 🗆 19 🔲 07 10 0₀ [16 🗅 06 ∞⊏ 18 🗀 06 ᇬ 0,0 15 05 17 05 10 12 14 04 **□** 04 ᅄ 02 GND 🛚 12 13 03 GND T 03

[1]For total compatibility from 2732A provide a trace to pin 26


PIN NAMES

A ₀ -A ₁₁	ADDRESSES
ĈĒ	CHIP ENABLE
OE .	OUTPUT ENABLE
00-07	OUTPUTS

MODE SELECTION

PINS	CĒ (18)	OE/V _{PP} (20)	V _{CC} (24)	OUTPUTS (9-11,13-17)
Read	VIL	VIL	+5	Dout
Standby	VIH	Don't Care	+5	High Z
Program	VIL	Vpp	+5	D _{IN}
Program Verify	VIL	VIL	+5	D _{OUT}
Program Inhibit	V _{IH}	Vpp	+5	High Z

BLOCK DIAGRAM



^{*}HMOS is a patented process of Intel Corporation.

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

Absolute Maximum Ratings*

 *COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Conditions During Read

	2732A	2732A-2	2732A-3
Operating Temperature Range	0°C — 70°C	0°C — 70°C	0°C — 70°C
V _{CC} Power Supply	5V ± 5%	5V ± 5%	5V ± 5%

READ OPERATION

D.C. and Operating Characteristics

O	0		Limits		1:-14	Conditions	
Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit		
L	Input Load Current			10	μА	V _{IN} = 5.25V	
0	Output Leakage Current			10	μА	V _{OUT} = 5.25V	
CC1	V _{CC} Current (Standby)			35	mA	CE = V _{IH} , OE = V _{IL}	
CC2	V _{CC} Current (Active)			150	mA	OE = CE = V _{IL}	
/IL	Input Low Voltage	-0.1	-	0.8	٧		
′ін	Input High Voltage	2.0		V _{CC} + 1	٧	4.6	
/ _{OL}	Output Low Voltage			0.45	٧	I _{OL} = 2.1 mA	
/ _{ОН}	Output High Voltage	2.4			٧	$I_{OH} = -400 \mu A$	

NOTES: 1. Typical values are for $T_A = 25$ °C and nominal supply voltages.

A.C. Characteristics

Symbol	Parameter		2732A Limits		2732A-2 Limits		2732A-3 Limits				Test	
	T didinotor	Min	Typ ^[1]	Max	Min	Typ[1]	Max	Min	Typ[1]	Max	Unit	Conditions
tACC	Address to Output Delay			250			200			300	ns	CE = OE = VII
t _{CE}	CE to Output Delay			250			200			300	ns	OE = V _{II}
t _{OE}	Output Enable to Output Delay	10		100	10		70	10		150	ns	CE = V _{IL}
t _{DF}	Output Enable High to Output Float	0		90	0		60	0		130	ns	CE = V _{IL}
t _{OH}	Output Hold from Addresses, CE or OE Whichever Occurred First	0			0			0			ns	CE = OE = V _{IL}


CAPACITANCE [1] TA = 25°C, f = 1MHz

Symbol	Parameter	Тур.	Max.	Unit	Conditions
Cin1	Input Capacitance Except OE/Vpp	4	6	рF	V _{IN} = 0V
C _{IN2}	OE/V _{PP} Input Capacitance		20	ρF	VIN = OV
Соит	Output Capacitance		12	pF	Vout = 0V

A.C. TEST CONDITIONS

Output Load: 1 TTL gate and CL = 100pF Input Rise and Fall Times: ≤ 20ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V

A. C. Waveforms



- NOTE: 1. Typical values are for $T_A = 25\,^{\circ}\text{C}$ and nominal supply voltages.
 - 2. This parameter is only sampled and is not 100% tested.
 - 3. $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}}-t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .

 4. t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

PROGRAMMING[1]

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5$ °C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

			Limits	3			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
Į _{LI}	Input Current (All Inputs)			10	μΑ	$V_{IN} = V_{IL}$ or V_{IH}	
V _{OL}	Output Low Voltage During Verify			0.45	V	I _{OL} = 2.1 mA	
V _{OH}	Output High Voltage During Verify	2.4			V	I _{OH} = - 400 μA	
lcc	V _{CC} Supply Current		85	150	mA		
V _{IL}	Input Low Level (All Inputs)	- 0.1		0.8	V		
V _{IH}	Input High Level (All Inputs Except OE/V _{PP})	2.0		V _{CC} +1	V		
l _{pp}	V _{PP} Supply Current	İ		30	mA	CE = VIL. OE = VPP	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5$ °C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t _{AS}	Address Setup Time	2			μS	
toes	OE Setup Time	2			μS	
t _{DS}	Data Setup Time	2			μS	
t _{AH}	Address Hold Time	0			μS	
toeh	OE Hold Time	2			μS	
t _{DH}	Data Hold Time	2			μS	
t _{DF}	Chip Enable to Output Float Delay	0		130	ns	
t _{DV}	Data Valid from CE			1	μS	CE = VIL, OE = VIL
t _{PW}	CE Pulse Width During Programming	45	50	55	ms	
t _{PRT}	OE Pulse Rise Time During Programming	50			ns	
t _{VR}	V _{PP} Recovery Time	2			μS	

NOTE: 1. When programming the 2723A, a $0.1\mu F$ capacitor is required across \overline{OE}/V_{PP} and ground to suppress spurious voltage transients which may damage the device.

*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	.20 ns
Input Pulse Levels	o 2.2V
Input Timing Reference Level 1V a	and 2V
Output Timing Reference Level	and 2V

ERASURE CHARACTERISTICS

The erasure characteristics of the 2732A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2732A in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2732A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2732A window to prevent unintentional erasure.

The recommended erasure procedure for the 2732A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000µW/cm² power rating. The 2732A should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The five modes of operation of the 2732A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\overline{OE/V_{PP}}$ during programming. In the program mode the $\overline{OE/V_{PP}}$ input is pulsed from a TTL level to 21V.

TABLE 1. Mode Selection

MODE	CE (18)	OE/V _{PP} (20)	V _{CC} (24)	OUTPUTS (9-11,13-17)
Read	V _{IL}	V _{IL}	+5	D _{OUT}
Standby	VIH	Don't Care	+5	High Z
Program	V _{IL}	V _{PP}	+5	D _{IN}
Program Verify	VIL	VIL	+5	D _{OUT}
Program Inhibit	V _{IH}	V _{PP}	+5	High Z

Read Mode

The 2732A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

Standby Mode

The 2732A has a standby mode which reduces the active power current by 75%, from 150mA to 35mA. The 2732A is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

not occur.

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connection. The two line control function allows for:

- a) the lowest possible memory power dissipation, and b) complete assurance that output bus contention will
- To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 18) be decoded and used as the primary device selecting function, while \overline{OE} (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING (See Programming Instruction Section for Waveforms.)

Programming is the same as Intel's 450ns 2732 except for the programming voltage. In the program mode the $2732A \overline{OE}/V_{PP}$ input is pulsed from a TTL low level to 21V (25V for the 2732). *Exceeding 21.5V will damage the* 2732A.

Initially, and after each erasure, all bits of the 2732A are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2732A is in the programming mode when the \overline{OE}/V_{PP} input is at 21V. It is required that a $0.1\mu F$ capacitor be placed across \overline{OE}/V_{PP} and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50msec, active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55msec. The 2732A must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming of mulitple 2732As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732As may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input programs the paralleled 2732As.

Program Inhibit

Programming of mulitple 2732As in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel 2732As may be common. A TTL level program pulse applied to a 2732A's \overline{CE} input with \overline{OE}/V_{PP} at 21V will program that 2732A. A high level \overline{CE} input inhibits the other 2732As from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{OE}/V_{pp} and \overline{CE} at V_{ll} . Data should be verified t_{DV} after the falling edge of \overline{CE} .