

Microcomputer Memory – Silicon Gate MOS

4702A REPROGRAMMABLE 2K PROM

The 4702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 4702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 4702A is packaged in a 24 pin dual-in-line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 4702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 1302A, is ideal for large volume production runs of systems initially using the 4702A.

The 4702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

- Access Time 1.7 μsec Max.
- Fast Programming 2
 Minutes for all 2048 Bits
- Ultraviolet Erasable and Electronically Reprogrammable
- Fully Decoded, 256 x 8 Organization
- Static MOS No Clocks Required
- Inputs and Outputs TTL Compatible
- Three State Output OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead

PIN CONFIGURATION v_{cc} *DATA OUT 1 4 (LSB) *DATA OUT 2 *DATA OUT 3 4702A *DATA OUT 4 18 *DATA OUT 5 17 DATA OUT 6 16 *DATA OUT 7 15 *DATA OUT 8 ∃cs 11 (MSB) 14 PROGRAM



DATA OUT 1 DATA OUT 8 CS OUTPUT BUFFERS PROGRAM PROM MATRIX (256 X 8) DECODER INPUT DRIVERS A0 A1 A7

PIN NAMES

| A ₀ .A ₇ | ADDRESS INPUTS |
|---------------------------------|-------------------|
| CS | CHIP SELECT INPUT |
| DO ₁ DO ₈ | DATA OUTPUTS |

PIN CONNECTIONS

The external lead connections to the 8702A differ, depending on whether the device is being programmed⁽¹⁾ or used in read mode. (See following table.)

| PIN | 12 (V _{CC}) | 13 (Program) | 14 (CS) | 15 (V _{BB}) | 16 (V _{GG}) | 22 (V _{CC}) | 23 (V _{CC}) |
|-------------|--------------------------|-----------------|------------|--------------------------|---|--------------------------|--------------------------|
| Read | V _{cc} | V _{CC} | GND | V _{CC} | V_{GG} | V _{cc} | V _{cc} |
| Programming | GND | Program Pulse | GND | V _{BB} | Pulsed V _{GG} (V _{IL4P}) | GND | GND |

ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias 0°C to +70°C |
|--|
| Storage Temperature65°C to +125°C |
| Soldering Temperature of Leads (10 sec) +300°C |
| Power Dissipation 2 Watts |
| Read Operation: Input Voltages and Supply |
| Voltages with respect to V _{CC} +0.5V to -20V |
| Program Operation: Input Voltages and Supply |
| Voltages with respect to V _{CC} |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = -10\text{V} \pm 5\%$, $V_{GG}^{(2)} = -10\text{V} \pm 5\%$, unless otherwise noted.

| SYMBOL | TEST | MIN. | TYP! | MAX. | UNIT | CONDITIONS | |
|------------------|---|--------------------|------|----------------------|------|--|------------|
| I _{L.1} | Address and Chip Select Input Load Current | | | 10 | μA | V _{IN} = 0.0V | |
| I _{LO} | Output Leakage Current | | | 10 | μA | $V_{OUT} = 0.0V, \overrightarrow{CS} = V_{CC} - 2$ | |
| I _{DDO} | Power Supply Current | | 6 | 14 | mA | $V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C}$ | |
| I _{DD1} | Power Supply Current | | 39 | 54 | mA | CS =V _{CC} -2 I _{OL} =0.0mA, T _A = 25°C | |
| I _{DD2} | Power Supply Current | | 36 | 50 | mA | CS=0.0 I _{OL} =0.0mA, T _A = 25°C | Continuous |
| I _{DD3} | Power Supply Current | | 43 | 63 | mA | $\frac{\overline{CS}=V_{CC}-2}{I_{OL}=0.0\text{mA}}$, $T_{A}=0^{\circ}C$ | Operation |
| I _{CF1} | Output Clamp Current | | 8 | 14 | mA | $V_{OUT} = -1.0V, T_A = 0^{\circ}C$ | |
| I _{CF2} | Output Clamp Current | | | 13 | mA | $V_{OUT} = -1.0V, T_A = 25^{\circ}C$ | <u>J</u> |
| I _{GG} | Gate Supply Current | | | 10 | μΑ | | |
| V _{IL1} | Input Low Voltage for TTL Interface | -1.0 | | 0.65 | ٧ | | |
| V _{IL2} | Input Low Voltage for MOS Interface | V _{DD} | | V _{CC} -6 | V | | |
| V _{irt} | Address and Chip Select Input High Voltage | V _{CC} -2 | | V _{CC} +0.3 | V | | |
| lol | Output Sink Current | 1.6 | 4 | | mA | V _{OUT} 0.45V | |
| Vor | Output Low Voltage | | .7 | 0.45 | V | I _{OL} = 1.6mA | |
| V _{OH} | Output High Voltage | 3.5 | | | ٧ | Ι _{ΟΗ} =100 μΑ | |

Note 1: In the programming mode, the data inputs 1-8 are pins 4-11 respectively. CS = GND.

Note 2. VGG may be clocked to reduce power dissipation. In this mode average IDD increases in proportion to VGG duty cycle. (See p. 5)

Note 3 Typical values are at nominal voltages and $T_A \approx 25^{\circ}C$.

A.C. CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C, V_{CC} = +5 V \pm 5\%, V_{DD} = -10 V \pm 5\%, V_{GG} = -10 V \pm 5\% \text{ unless otherwise noted}$

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT |
|-------------------|--|---------|-------------|---------|------|
| Freq. | Repetition Rate | | | 1 | MHz |
| t _{OH} | Previous read data valid | | | 100 | ns |
| ^t ACC | Address to output delay | | | 1.7 | μs |
| t _{DVGG} | Clocked V _{GG} set up | 1.0 | | | μs |
| t _{CS} | Chip select delay | | | 800 | ns |
| tco | Output delay from CS | | | 900 | ns |
| t _{OD} | Output deselect | | | 300 | ns |
| t _{OHC} | Data out hold in clocked V _{GG} mode (Note 1) | | | 5 | μs |

Note 1. The output will remain valid for t_{OHC} as long as clocked V_{GG} is at V_{CC}. An address change may occur as soon as the output is sensed (clocked V_{GG} may still be at V_{CC}). Data becomes invalid for the old address when clocked V_{GG} is returned to V_{GG}.

CAPACITANCE* $T_{\Delta} = 25^{\circ}C$

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS |
|------------------|---|---------|---------|---------|------|---|
| CIN | Input Capacitance | | 8 | 15 | рF | VIN = VCC AII |
| C _{OUT} | Output Capacitance | | 10 | 15 | pF | CS = V _{CC} unused pin |
| C _{VGG} | V _{GG} Capacitance (Clocked V _{GG} Mode) | | | 30 | pF | $V_{OUT} = V_{CC}$ are at A.C. $V_{GG} = V_{CC}$ ground |

* This parameter is periodically sampled and is not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes: 0 to 4V; t_R, t_F ≤50 ns.

- a) For output load = 1 TTL gate; measurements made at output of TTL gate (t_{PD} ≤15 ns)
- b) For pure capacitive load of 75pf.

A) Constant V_{GG} Operation



B) Clocked V_{GG} Operation





NOTE 1. The output will remain valid for t_{OHC} as long as clocked V_{GG} is at V_{CC} . An address change may occur as soon as the output is sensed colocked V_{GG} may still be at V_{CC} . Data becomes invalid for the old address when clocked V_{GG} is returned to V_{GG} .

NOTE 2. If CS makes a transition from $V_{I\downarrow}$ to V_{IH} while clocked V_{OO} is at V_{GG} , then deselection of output occurs at t_{OO} as shown in static operation with constant V_{GG} .


TYPICAL CHARACTERISTICS


IDD CURRENT VS. TEMPERATURE - +5V - 10V - 10V v_{cc} 37 V_{DD} V_{GG} = -10V INPUTS = V_{CC} OUTPUTS ARE OPEN 35 CURRENT (mA) 34 33 32 31 2 29 27 40 100 120 AMBIENT TEMPERATURE (°C)







OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE





ACCESS TIME VS. LOAD CAPACITANCE





ACCESS TIME VS.

TEMPERATURE

30 40 50 60 70

80

900

PROGRAMMING OPERATION

D.C. AND OPERATING CHARACTERISTICS FOR PROGRAMMING OPERATION

 $T_A = 25^{\circ} C$, $V_{CC} = 0V$, $V_{BB} = +12V \pm 10\%$, $\overline{CS} = 0V$ unless otherwise noted

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
|-----------------------------------|---|------|------|------|------|---|
| I _{LI1P} | Address and Data Input Load Current | | | 10 | mA | V _{IN} = -48V |
| I _{L12P} | Program and V _{GG} Load Current | | | 10 | mA | V _{IN} = -48V |
| l _{BB} | V _{BB} Supply Load Current | | .05 | | mA | |
| I _{D D P} ⁽¹⁾ | Peak I _{DD} Supply Load Current | | 200 | | mA | $V_{DD} = V_{proy} = -48V$ $V_{GG} = -35V$ |
| VIHP | Input High Voltage | | | 0.3 | V | |
| V _{IL1P} | Pulsed Data Input Low Voltage | -46 | | -48 | V | |
| V _{IL2P} | Address Input Low Voltage | -40 | | -48 | V | |
| V _{IL3P} | Pulsed Input Low V _{DD} and Program Voltage | -46 | | -48 | ٧ | |
| V _{IL4P} | Pulsed Input Low V _{GG} Voltage | -35 | | -40 | V | |

Note 1: IDDP flows only during VDD, VGG on time. IDDP should not be allowed to exceed 300 mA for greater than 100 µsec. Average power supply current IDDP is typically 40 mA at 20% duty cycle.

A.C. CHARACTERISTICS FOR PROGRAMMING OPERATION

 $T_{AMBIENT}$ = 25°C, V_{CC} = 0V, V_{BB} = + 12V \pm 10%, \overline{CS} = 0V unless otherwise noted

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
|---------------------------------|---|------|------|------|------|---|
| | Duty Cycle (V _{DD} , V _{GG}) | | | 20 | % | |
| t _{oPW} | Program Pulse Width | | | 3 | ms | $V_{GG} = -35V, V_{DD} = V_{prog} = -48V$ |
| t _{DW} | Data Set Up Time | 25 | | | μs | |
| ^t DH | Data Hold Time | 10 | | | μs | |
| t _{VW} | V _{DD} , V _{GG} Set Up | 100 | | | μs | |
| t _{VD} | V _{DD} , V _{GG} Hold | 10 | | 100 | μs | |
| t _{ACW} (2) | Address Complement Set Up | 25 | | | μs | |
| ^t ACH ⁽²⁾ | Address Complement Hold | 25 | | | μs | |
| ^t ATW | Address True Set Up | 10 | | | μs | |
| t _{ATH} | Address True Hold | 10 | | | μs | |

Note 2. All 8 address bits must be in the complement state when pulsed V_{DD} and V_{GG} move to their negative levels. The addresses (0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times,


SWITCHING CHARACTERISTICS FOR PROGRAMMING OPERATION

PROGRAM OPERATION

Conditions of Test:

Input pulse rise and fall times $\leq 1\mu$ sec $\overline{CS} = 0V$

PROGRAM WAVEFORMS



PROGRAMMING OPERATION OF THE 4702A

| | | | ADDRESS | | | | | | | | |
|---|---|----------------|----------------|----------------|----------------|----|----------------|----------------|----------------|---|--|
| When the Data Input for the Program Mode is: Then the Data Output during the Read Mode is: | WORD | A ₇ | A ₆ | A ₅ | A ₄ | Α3 | A ₂ | A ₁ | A ₀ | | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| VILIP = ~-48V pulsed | Logic 1 = VOH = 'P' on tape | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| AIFIb40 A baised | Logic 1 VOH 1 on tope | 1 | | 1 | 1 | 1 | 1 | 1 | 0 | | |
| | 1 | 1 | l | ı | - | 1 | i | 1 | 1 | | |
| $V_{\text{IHP}} = \sim 0V$ | V _{IHP} = ~ 0V Logic 0 - V _{OL} - 'N' on tape | 255 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |

Address Logic Level During Read Mode:

Logic 0 = V_{IL} (~.3V)

Logic 1 = V_{1H} (\sim 3V) Address Logic Level During Program Mode: Logic 0 = V_{1L2P} (\sim -40V) Logic 1 = V_{1HP} (\sim 0V)

PROGRAMMING INSTRUCTIONS FOR THE 4702A

I. Operation of the 4702A in Program Mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 6 for logic levels). All 8 address bits must be in the binary complement state when pulsed V_{DD} and V_{GG} move to their negative levels. The addresses must be held in their binary complement state for a minimum of 25 μ sec after V_{DD} and V_{GG} have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10 μ sec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 6). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, V_{GG} , V_{DD} and the Program Pulse are pulsed signals.

II. Programming of the 4702A Using Intel Microcomputers

Intel provides low cost program development systems which may be used to program its electrically programmable ROMs. Note that the programming specifications that apply to the 4702A are identical to those for Intel's 1702A.

A. Intellec 4

The Intellec 4 program development system is used as a program development tool for the 4004 microprocessor. As such, it is equipped with a PROM programmer card and may be used to program Intel's electrically programmable and ultraviolet erasable ROMs.

An ASR-33 teletype terminal is used as the input device. Through use of the Intellec software system monitor, programs to be loaded into PROM may be typed in directly or loaded through the paper tape reader. The system monitor allows the program to be reviewed or altered at will prior to actually programming the PROM. For more complete information on this program development system, refer to the Intel Microcomputer Catalog or the Intellec Specifications.

B. Users of the SIM4 microcomputer programming systems may also program the 4702A using the MP7-03 programmer card and the appropriate control ROMs: SIM8 system—Control ROMs A0540, A0541 and A0543.


III. 4702A Erasing Procedure


The 4702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537A. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm². Examples of ultraviolet sources which can erase the 4702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 4702A to be erased should be placed about one inch away from the lamp tubes.

7

PACKAGING INFORMATION

24-LEAD CERAMIC DUAL IN-LINE PACKAGE OUTLINE (C)





ORDERING INFORMATION

Intel Products may be ordered from either your local Intel sales office or stocking Intel distributor. To specify the desired package type, place the package letter designator in front of the part type.

C 4702A

Ceramic Package



Intel Corporation

3065 Bowers Avenue Santa Clara, California 95051

Tel: (408) 246-7501 TWX: 910-338-0026 Telex: 34-6372

West:

1651 E. 4th St. Suite 228

Santa Ana, California 92701

Tel: (714) 835-9642 TWX: 910-595-1114

Mid-America:

6350 L.B.J. Freeway

Suite 178

Dallas, Texas 75240 Tel: (214) 661-8829

TWX: 910-860-5487

Great Lakes Region:

856 Union Rd.

Englewood, Ohio 45322

Tel: (513) 836-2808

East:

2 Militia Drive

Suite 4

Lexington. Massachusetts 02173

Tel: (617) 861-1136 TELEX: 92-3493

Mid-Atlantic:

30 S. Valley Rd.

Suite 108

Paoli, Pennsylvania 19301

Tel: (215) 647-2615 TWX: 510-668-7768

_

Europe:

216 Avenue Louise Brussels B1050

Diussels Bioso

Tel: 49-02-03

Orient:

Intel Japan Corporation

Kasahara Bidg.

1-6-10. Uchikanda

Chiyoda-ku

Tokyo 101

Tel: 03-354-8251

TELEX: 781-28426

 $\mathcal{I}_{\mathcal{I}}$