# HN48016P

# 2048-word × 8-bit Electrically Erasable and Programmable ROM

This device operates from a single power supply and features fast single address location programming. All the words are erased by one TTL level pulse. Erasing the bit pattern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to validable at no bettern and programming new more point to be at no bettern and pr pattern can be made within 42 seconds.

#### FEATURES

Single Power Supply . . . . . +5V ±5%

Simple Programming . . . . . Program voltage: +25V D.C.

Program with one 20ms pulse.

Electrically Erasing . . . . . Erase Voltage: +25V D.C.

Erase all words with one 200ms pulse.

Fully Static . . . . . . . No clocks required.

Inputs and Outputs TTL compative during read, program and erase mode.

Fully Decoded ..... On-Chip Address Decode.


Access Time .......... 350ns Max.

Low Power Dissipation . . . . 300mW Max.

Three State Output . . . . . OR-Tie Capability


Pin-out Compatible with Intel 2716.

## ■ BLOCK DIAGRAM





#### PIN. ARRANGEMENT



#### **MODE SELECTION**

Pins	PGM (18)	CS (20)	V <sub>PP</sub> (21)	(24)	Outputs (8~11, 13~17)
Read	VIL	VIL	+5	+5	Dout
Deselect	Don't Care	VIH	+5	+5	High Z
Program	Pulsed VIL to VIH	VIH	+25	+5	Din
Program Verify	VIL	VIL	+25	+5	Dout
Program Inhibit	Vil	ViH	+25	+5	High Z
Erase	Pulsed VIL to VIH	VIL	+25	+5	High Z

#### **MASSOLUTE MAXIMUM RATINGS**

Item VI	Symbol	Rating	Unit
All Input and Output Voltage	VIN, Vout	$-0.3$ to $V_{cc} + 0.3$ or $V_{PP} + 0.3$	V
Vcc Voltage	$V_{cc}$	-0.3 to +7.0	V
V <sub>PP</sub> Voltage	$V_{PP}$	-0.3 to +28	V
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-55 to +125	°C

#### READ OPERATION

# • DC AND OPERATING CHARACTERISTICS ( $V_{cc}=5$ V $\pm5\%$ , $V_{PP}=V_{cc}\pm0.6$ V,\* Ta=0 to $+70^{\circ}$ C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	ILI	$V_{IN} = 5.25 \text{ V}$	_	-	10	μΑ
Output Leakage Current	ILO	V <sub>OUT</sub> =5.25 V			10	μΑ
Vcc Current	Icc1	$\overline{\mathrm{CS}} = V_{IH}/V_{IL}$	_	32	50	m A
V <sub>PP</sub> Current	$I_{PP1}$	V <sub>PP</sub> =5.85 V		4	7	m A
84	VIL	543	-0.1		0.8	V
Input Voltage	$V_{IH}$	net lan	2.0	-	8 <b>=</b> T	V
80 001 00	Vol	$I_{OL} = 1.6 \mathrm{mA}$	- <u>xal=0</u>	salf-buta	0.4	V
Output Voltage	Von	$I_{OH} = -100 \mu\text{A}$	2.4	or Payary	100 at 10	V

\* The tolerance of 0.6V allows the use of a driver circuit for switching the  $V_{PP}$  supply pin from  $V_{CC}$  in read to 25V for programming.

#### • AC CHARACTERISTICS ( $V_{cc}=5V\pm5\%$ , $V_{PP}=V_{cc}\pm0.6V$ , $T_a=0$ to $+70^{\circ}$ C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address to Output Delay	tacc	$PGM = \overline{CS} = V_{IL}$		200	350	ns
Chip Select to Output Delay	tco	$PGM = V_{IL}$		70	150	ns
Chip Deselect to Output Float	tor	The state of the same of the s	0	40	100	ns
Address to Output Hold	toн	$PGM = \overline{CS} = V_{IL}$	10		-	ns

## • TEST CONDITION

Input pulse levels:

Input rise and fall time:


Output load:

Reference level for Measuring Timing:

0.8V to 2.0V

≦ 20ns 1800 or a of 1 and 5

1TTL Gate + 100 pF Inputs 1V and 1.8V Outputs 0.8V and 2.0V



#### • CAPACITANCE ( $Ta=25^{\circ}C$ , f=1MHz)

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0 \text{ V}$	-	7.5	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$		15	pF

#### **■ PROGRAM OPERATION**

## • DC PROGRAMMING CHARACTERISTICS ( $V_{CC}=5V\pm5\%$ , $V_{PP}=25V\pm1V$ , $T_a=0$ to $+70^{\circ}$ )

Parameter	3.30 8	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	0.0-0	ILI	$V_{IN} = 5.25 \mathrm{V}$			10	μΑ
Vcc Supply Current	8,0-	Iccz	100	_	32	50	m A
VPP Supply Current	0	$I_{PP2}$	Mark Mark		10	20	m A
7 12 1	32-	$V_{IL}$	7.00	-0.1	Ruger	0.8	V
Input Voltage		$V_{IH}$		2.0	_	_	V

# ● AC PROGRAMMING CHARACTERISTICS (Vcc=5V±5%, VPP=25V±1V, Ta=0 to +70℃)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setap Time	tas	V25 2-27 U	2	100	Start Cura	μs
CS Setup Time	tcss	Village State of Control of Contr	2		- Day Can	μs
Data Setup Time	tos	100 (S = Par Va	2	-	109	μs
Address Hold Time	tan	Valle, Stranger Sale V	2*	_	200	μs
CS Hold Time	tcsH	N.	7	-	_	μs
Data Hold Time	t <sub>DH</sub>	No.	2	_	_050.1	μs
Chip Deselect to Output Float Delay	tor	Voc Local Sun	0	40	100	ns
Chip Select to Output Delay	tco	Au 401	-	70	150	ns
Program Pulse Width	tew	of our gridation to hereo	15	20	25	ms
Program Pulse Rise Time	tPRT		5	_	_	ns
Program Pulse Fall Time	tpfT		5	_	_	ns
VPP Setup Time	+ otps	1 ± 5 %, Ver = Vec ± 0, 6	10	BOIT IA	STO <del>AN</del> AH	μs
VPP Hold Time	t <sub>PH</sub>		10			μs
CS to Program Mode Time	tvs	NO 1	10	- 192	E116 1 4 1	μs
VPP Read Mode Time	t vH	14 - 6 J - 15 C - 5 C -	10	- Kinar	Tadasso es	μs
		the same of the sa			-	

<sup>\*</sup> If the mode changes from program mode to program verify mode sequentially (in the same address),  $t_{MI}$  must be larger than  $t_{CSI} + t_{CO}$ .

## • TEST CONDITION

**Test Condition** 

Input pulse levels: Input rise and fall time:


Reference level for Measuring Timing:

0.8V to 2.0V

20ns (10% to 90%)

Input; 1V and 1.8V

Output: 0.8V and 2.0V



#### **ERASE OPERATION**

## • DC ERASING CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ , $V_{PP} = 25V \pm 1V$ , $T_a = 0$ to +70%)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	ILI	$V_{IN} = 5.25 \mathrm{V}$			10	μΑ
Vcc Supply Current	Iccs		138979 - 1447	32	50	m A
VPP Supply Current	I <sub>PP3</sub>		(c)((i) ) 10	10	20	m A
7 . 77 1.	VIL	- lancon	-0.1		0.8	V
Input Voltage	VIH		2.0	7	-	V

## • AC ERASING CHARACTERISTICS ( $V_{cc}=5V\pm5\%$ , $V_{PP}=25V\pm1V$ , $T_a=0$ to +70°C)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
CS Setup Time	tecss		2	6069		μs
PGM to Output Delay	tEO		7	-		μs
Erase Pulse Width	tew		190	200	210	ms
Erase Pulse Rise Time	tert		5	-	-	ns
Erase Pulse Fall Time	teft		5	-	BLISATTE BE	ns
VPP Setup Time	tes	-boon 947 Vd	10	GS18GO XIZ	88H 210 F U	μs
VPP Hold Time	t <sub>EH</sub>	etiny , Apodo	10	M ddA Ar	S, ,batcele	μs
Erase Program Time tep	t <sub>EP</sub>	data, keep tha	10	if ibazzną d	1 (820)6 1	μs
Program Enase Time tpE	t PE	bns eroted au	10 10	1.6 10 <sup>1</sup> "W	m' = ME	μs

#### • TEST CONDITION

**Test Condition** 

Input pulse levels:

Input rise and fall time:

Reference level for Measuring Timing:

0.8V to 2.0V 20ns (10% to 90%)

Input; 1V and 1.8V
Output; 0.8V and 2.0V

#### POWER SUPPLY SEQUENCE PRECAUTIONS

To protect the written data, power supply to the HN48016P should be turned on and off in the following order:

## Power On-Off Order and Input Level Limitation for CS and PGM Terminals

Table 1 shows the relationship between the order in which power supply for the HN48016P should be turned on and off and the input levels of the  $\overline{\text{CS}}$  and PGM terminals.

- (1) For the 5V V<sub>PP</sub> and V<sub>CC</sub>, there is no limitation as to the order in which power is turned on and off the state of the input terminals CS and PGM.
- (2) When turning on and off power supply for the 25V Vpp, keep V<sub>CC</sub> at between 4.5V and 7V, and PGM at "Low."
- (3) When turning on and off power supply for the 5V V<sub>CC</sub> while V<sub>PP</sub> equals 25V ± 1V (this being a rare case for the HN48016P), make sure to keep PGM at "Low."

Fig. 1 shows the timing order in which power is a bound and the state of the state


## Table 1. Power On-Off Order for HN48016P

Input	Level	evel Power On-Off		
PGM	CS	5V- V <sub>PP</sub> - V <sub>CC</sub>	25 V- V <sub>PP</sub>	
$V_{IL}$	VIL	Possible	Possible only when	
VIL	$V_{IH}$	Possible	$V_{cc} = 4.5 \sim 7 \text{V}^{*2}$	
$V_{IH}$	VIL	Possible	impossible*2	
VIH	VIH	Possible	impossible	

- Note 1. If Power for the 25V Vpp were turned on or off while V<sub>CC</sub> = -0.3V to +4.5V, the data holding characteristic would probably deteriorate.
- Note 2. If the 25V Vpp were operated to choose a "write" or "erase" mode while PGM = "V<sub>IH</sub>," contents of ROM would probably change.

## Example of Standard Power Supply Sequence

The following is an example of standard power supply sequence:



#### Inter-mode Timing

The HN48016P has six operating modes, 5V V<sub>PP</sub> readout, non-selected, 25V V<sub>PP</sub> write, write check, write inhibit, and erase. To protect the written data, keep the terminal PGM at "Low" for a period of 10µs before and after turning the terminal V<sub>PP</sub> from 5V to 25V and vice versa.

The following describes the inter-mode timing for a system that uses the HN48016P.

#### ■ Readout → Write → Readout

Before turning the terminal V<sub>PP</sub> to 25V, keep the terminal PGM at "Low" for a period of 10µs minimum (as indicated by t<sub>VS</sub>). After the terminal V<sub>PP</sub> has been turned to 25V, keep the terminal CS at "Low" for a period of 10µs minimum (as indicated by t<sub>PS</sub>). Before turning the terminal V<sub>PP</sub> to 5V, keep the terminal CS at "Low" for a period of 10µs minimum (as indicated by t<sub>PH</sub>). After the terminal V<sub>PP</sub> has been turned to 5V, keep the terminal PGM at "Low" for a period of 10µs minimum (as indicated by t<sub>VH</sub>).

## ● Readout → Erase → Readout

This timing sequence is shown in Fig. 3. After turning the terminal  $V_{PP}$  to 25V, keep the terminal PGM at "Low" for a period of 10 $\mu$ s minimum (as indicated by tes). Keep the terminal PGM at "Low" for a period of 10 $\mu$ s minimum (as indicated by teh) before turning the terminal  $V_{PP}$  to 5V, as well.

#### ● Erase → Write → Erase

This timing sequence is shown in Fig. 4. Before turning the terminal  $\overline{CS}$  to "High (write mode)," keep the terminal.

PGM at "Low" for a period of  $10\mu s$  minimum (as required indicated by  $t_{EP}$ ). Before turning from "write" to "erase," keep the terminal  $\overline{CS}$  at "Low" for a period of  $10\mu s$  minimum (as indicated by  $t_{PE}$ ).




Fig. 1. Power on-off timing sequence.




Fig. 2. "Readout → Write → Readout" timing




Fig. 3. "Readout → Erase → Readout" timing.




Fig. 4. "Erase→Write→Erase" timing.

