FUJITSU MICROELECTRONICS

FLOPPY DISK FORMATTER/CONTROLLER (FDC)

JULY 1982

MB8876A

MB8877A

DESCRIPTION

The Fujitsu MB8876A and MB8877A are one-chip Floppy Disk Formatter/Controllers (FDC) which are fabricated with N-channel E/D MOS technology. They can be applied to any single density floppy disk, double density floppy disk and mini floppy disk.

The IBM3740 format and the frequency modulation (FM) recording are used for the single density

FEATURES

- Interface to 8-bit Microprocessor MB8876A: Negative-logic 8-bit Data Bus MB8877A: Positive-logic 8-bit Data Bus
- Single +5V Power Supply
- IBM Compatible Sector Format
- Automatic Track Seeking and Verification
- Both Single and Double Density Formats
 - a) Single Density in IBM3740 Format and FM Recording
 - b) Double Density in IBM System-34 Format and MFM Recording
- Programmable Single Sector/ Multiple Sectors/Entire Track Read Operation
- Programmable Single Sector/ Multiple Sectors/Entire Track Write Operation
- Programmable Side Compare Function
- Programmable Sector Length
- Programmable Head Step Rate

storage, and the IBM System-34 format and the modified frequency modulation (MFM) recording are used for the double density storage.

The MB8867A and MB8877A interface with an 8-bit parallel microprocessor to control data transfer and mechanical operation. They are packaged in a standard 40-pin dual in-line package.

 Programmable Head Engage/Head Settle Time

- Double Buffered Data I/Q
- DMA Data Transfer Capability
- Write Precompensation Capability
- All TTL Compatible I/O
- N-Channel E/D MOS Technology
- MB8876A Upward Compatible with Western Digital FD19971-02
- MB8877A Upward Compatible with Western Digital FD1793-02



FUJITSU reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of FUJITSU LTD, or others.

PIN DESCRIPTIONS

Pin No.	Symbol	Pin Name	I/O	Description
20	VSS	Dawar Swaalu		Ground (GND)
21	Vcc	Power Supply	1	+5V DC supply
24	CLK	Clock	1	2-MHz fixed frequency clock signal (1-MHz for mini-floppy disk).
19	MR	Master Reset	1	Signal for resetting the FDC.
22	TEST	Test	1	Signal for setting the FDC into a test mode.
1, 40	NC	Non Connection	-	These pins are not used.

MPU INTERFACE PINS

	the second s			
37	DDEN	Double Density	1	Signal <u>for selecting a FDC</u> operation mode: When <u>DDEN</u> = 0, the double density mode is selected. When <u>DDEN</u> = 1, the single density operation mode is selected. This input must be fixed while the FDC is in busy state.
3		Chip Select	1	Signal for controlling the DALs: When $\overline{CS} = 0$, the DALs are activated and data transfer between the FDC and the MPU is enabled. When $\overline{CS} = 1$, the DALs are in high impedance state and data transfer is inhibited. (i.e., RE and WE are ignored.)
4	RE	Read Enable		Strobe signal provided when data is read from internal registers: When $\overline{CS} = \overline{RE} = 0$, data can be read from internal registers.
2	WE	Write Enable		Strobe signal provided when data is written into internal registers: When $\overline{\text{CS}} = \overline{\text{WE}} = 0$, data can be written internal registers.
5, 6	A ₀ , A ₁	Register Select Line	1	Signal for addressing an internal register among Command Register (CR), Status Register (STR), Track Register (TR), Sector Register (SCR) and Data Register (DR): Refer to table of REGISTER SELECTION (p. 6).
7 ~ 14	DALO ~ DAL7 DALO ~ DAL7	Data Access Line	1/0	8-bit bidirectional bus for transferring 8-bit data between the FDC and the MPU. MB8876A: negative logic/MB8877A: positive logic.
38	DRQ	Data Request	0	Signal for informing the MPU of a DR status: Read operation: DRQ = 1 shows the DR is filled with a 8-bit data from a disk, and the FDC is requesting for the MPU to read the data. Write opera- tion: DRQ = 1 shows the DR is empty, and the FDC is requesting for the MPU to write the next data into the DR.
39	IRQ	Interrupt Request	0	Interrupt signal to the MPU: IRQ is set when a Command is com- pleted or the TYPE IV Command is executed. IRQ is reset when the next Command is written or the STR is read.

FLOPPY DISK INTERFACE PINS Disk Head Control Signal

15	STEP	Step Move	0	Step pulse signal for moving a disk head.
16	DIRC	Direction	0	Signal for indicating a direction of disk head moving to the FDD: DIRC = 0 shows the head moves toward outside. DIRC = 1 shows the head moves toward inside.
28	HLD	Head Load	0	Signal for loading a disk head: When HLD = 1, the head is engaged on the disk. When HLD = 0, the head is released from the disk.

Disk Head Control Signal 09 (Continued)

Pin No.	Symbol	Pin Name	1/0	Description			
23	HLT	Head Load Timing	1	Signal for informing a disk head status: $HLT = 1$ shows a disk head is in an enagaged state. HLT is set when a disk head has been settled or a head settle time pre-determined by one shot cir- cuit has elapsed after $HLD = 1$.			
34	TRoo	Track 00	ł	Signal for informing whether a disk head is positioned on Track No. 00 or not: TR00 = 0 shows Track No. 00 is detected during track seaking operation.			
32	READY	Ready	1	Signal for informing the FDC of a disk drive status: READY = 1 shows the disk drive is ready for operation, and only when READY = 1, read/write operation for disk can be executed. READY = 0 shows the disk drive is not ready, and neither read/write operation cannot be executed. However, seek operation is ex- ecuted recardless of this signal.			
35	iP	Index Pulse	1	Signal for informing the FDC of an index hole of disk being detected in the FDD.			

Disk Read Operation Signal

25	RG	Read Gate	0	Signal for informing synchronization between RCLK and RAWREAD to an external VFO circuit: RG = 1 show the FDC has found out a SYNC byte during disk reading operatin.
26	RCLK	Read Clock	1	A data window signal which is generated in an external VFO circuit out of Read Data.
27	RAWREAD	Raw Read	1	A raw read data signal transferred from the FDD.

Disk Write Operation Signal

30	WG	Write Gate	0	Signal for indicating data is being written into a disk.
17	EARLY	Early Shift	0	Signal for indicating early pre-compensation of data write timing to a disk: EARLY = 1 shows a serial data to be transmitted via the WD pin to a disk must be shifted earlier.
18	LATE	Late Shift	0	Signal for indicating later pre-compensation of data write timing to a disk: LATE = 1 shows a serial data to be transmitted via the WD pin to a disk must be shifted later.
31	WD	Write Data	0	A write data signal transferred to the FDD.
29	TG43	Track Greater Than 43	0	Signal for indicating a head position of a disk: $TG43 = 1$ shows the head is located on any Track No. 44 thru 76. $TG43 = 0$ shows the head is located on any Track No. 0 thru 43.
33	WF/VFOE	Write Fault/Variable Frequency Oscil- lator Enable	I/O	Input for informing a fault is detected during write operation for a disk (during WG = 1). Output signal for informing the FDC is reading a disk (during WG = 0).
34	WPRT	Write Protect	1	Signal for inhibiting write operation for disk.

REGISTER SELECTION

Chip Select Address		Selecte	Selected Register				
CS	A ₁	Ao	Read Mode (RE = 0)	Write Mode (WE = 0)	$\frac{DAL_7 \sim DAL_0}{DAL_7 \sim DAL_0}$		
1	*	*	Deselected	Deselected	High Impedance		
0	0	0	Status Register (STR)	Command Register (CR)	Enabled		
0	0	1	Track Register (TR)	Track Register (TR)	Enabled		
0	1	0	Sector Register (SCR)	Sector Register (SCR)	Enabled		
0	1	1	Data Register (DR)	Data Register (DR)	Enabled		

*: Don't care



MICROELECTRONICS

FUNCTIONAL BLOCK DESCRIPTION

Command Register (CR)

An 8-bit write-only register, holds the command which is being executed. This register should not be loaded when the BUSY flag is set (BUSY = 1) unless the execution of the current command is to be overridden, using the Force Interrupt command.

Status Register (STR)

An 8-bit read-only register, holds the device status information. The contents of STR are automatically updated according to the status of the executing Command. After the STR is read, the IRQ output is usually reset (IRQ = 0) except for the Type IV Command.

Data Register (DR)

An 8-bit read/write used as a holding register during Disk Read and Write operations. In Disk Read operations, the serial data assembled in the Data Shift Register is transferred to the DR, where it is made available to the data bus. In Disk Write operations, parallel data from the data bus is written into the DR where it is transferred to Data Shift Register. In a Seek Command, the data written into the DR holds the address of the desired Track address.

• Data Shift Register (DSR)

An 8-bit shift register which cannot be accessed directly through the data bus. The DSR assembles serial data from the RAW READ input during Read operations and transfers the data to the DR. In Write operations, the DSR receives data from the DR and serially transfers it out through the WRITE DATA output.

Track Register (TR)

An 8-bit read/write register, holds the track number of the current disk head position for Restore, Seek, Step, Step-In and Step-Out Commands (i.e. TYPE 1 Commands), and is updated during the Command execution. The TR contents are compared with the track number (recorded in the disk's ID field) during Read, Write, and Verify operations. The TR should not be written to when the device is busy (BUSY = 1).

Sector Register (SCR)

An 8-bit read/write register, holds the address of the desired sector number. The sector number is written into the SCR prior to the Read and Write Data Command execution. It should not be written to during busy (BUSY = 1). Executing the Read Address Command causes the SCR to be loaded with the track number from the ID field.

OTHER FUNCTIONAL BLOCKS

- Cycle Redundancy Check (CRC) Logic This logic is used for checking or generating the 16-bit Cycle Redundancy Check that is in the ID and Data fields used for error detection. The polynominal is: G(X) = X16 + X12 + X5 + 1.
- Arithmetic/Logic Unit (ALU)

The ALU is a serial comparator, incrementer, and decrementer used for register comparisons and modifications with the disk record ID fields.

- Address Mark Detection (AM) Circuit
 A circuit to detect specific bit pattern data in the serial data from a disk (i.e. Index Mark, ID Address Mark, Data Address Mark).
- Data Modulator

A circuit to modulate data to be written onto a disk in the specific recording format: Single density recording format: Frequency Modulation (FM) Double density recording format: Modified Frequency Modulation (MFM)

 Programmable Logic Array (PLA) for Commands A micro-program to generate control signals (Commands) which control the FDC operation: The size of micro-program is approximately 232 x 19 bits.

BIT STRUCTURES OF COMMANDS

	MB8876A/MB8877A								
BITS									
TYPE	COMMAND	7	6	5	4	3	2	1	0
I	Restore	0	0	0	0	h	v	r۱	ro
1	Seek	0	0	0	1	h	v	[1	ro
1	Step	0	0	1	u	h	V	r1	ro
I	Step in	0	1	0	u	h	V	1	ro
1	Step Out	0	1	1	u	h	v	r1	ro
11	Read Sector	1	0	0	m	S	Е	C	0
H	Write Sector	1	0	1	m	s	Е	С	ao
111	Read Address	1	1	0	0	0	Е	0	0
111	Read Track	1	1	1	0	0	Е	0	0
IH	Write Track	1	٦	1	1	0	Е	0	0
IV	Force Interrupt	1	1	0	1	Iз	12	11	lo

NOTE: Bits shown in TRUE form.

TABLE 1. STEPPING RATES

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEN	0	1	0	1	x	X
R1 R0	TEST = 1	TEST = 1	TEST = 1	TEST = 1	TEST = 0	$\overline{\text{TEST}} = 0$
00	3 ms	3 ms	6 ms	6 ms	184µs	368µs
01	6 ms	6 ms	12 ms	12 ms	190µs	380µs
10	10 ms	10 ms	20 ms	20 ms	198µs	396µs
11	15 ms	15 ms	30 ms	30 ms	208µs	416µs

TYPE I COMMANDS	TYPE II & III COMMANDS	TYPE IV COMMAND
h = Head Load Flag (Bit 3) h = 1, Load head at beginning h = 0, Unload head at beginning	m = Multiple Record flag (Bit 4) m = 0, Single Record m = 1, Multiple Records	li = Interrupt Condition flags (Bits 3-0) 10 = 1, Not-Ready to Ready Transition 11 = 1, Ready to No-Ready Transition
V = Verify flag (Bit 2) V = 1, Verify on destination track V = 0, No verify	$a_0 f = Data Address Mark (Bit 0)$ $a_0 = 0$, FB (Data Mark) $a_0 = 1$, F8 (Deleted Data Mark)	12 = 1, Index Puise 13 = 1, Immediate Interrupt $13 - 1_0 = 0$, Terminate with no Interrupt
r_1r_0 = Stepping motor rate (Bits 1-0) Refer to Table 1 for rate summary u = Update flag (Bit 4)	E = 15 ms Delay (2MHz) $E = 1, 15 ms delay$ $E = 0, no 15 ms delay$	
u = 1, Update Track register u = 0, No update	S = Side Select Flag S = 0, Compare for Side 0 S = 1, Compare for Side 1	
	C = Side Compare Flag C = 0, diable side select compare C = 1, enable side select compare	

FUJITSU MICROELECTRONICS

STATUS REGISTER SUMMARY

Command	Status Bit											
	7	6	5	4	3	2	1	0				
All Type I	Not Ready	Write Protect	Head Loaded	Seek Error	CRC Error	Track 0	Index	Busy				
Read Sector	Not Ready	0	Record Type	Rec not Found	CRC Error	Lost Data	DRQ	Busy				
Write Sector	Not Ready	Write Protect	Write Fault	Rec not Found	CRC Error	Lost Data	DRQ	Busy				
Read Address	Not Ready	0	0	Rec not Found	CRC Error	Lost Data	DRQ	Busy				
Read Track	Not Ready	0	0	0	0	Lost Data	DRQ	Busy				
Write Track	Not Ready	Write Protect	Write Fault	0	0	Lost Data	DRQ	Busy				

STATUS DESCRIPTION FOR TYPE I COMMANDS

Bit	Name	Meaning
S7	Not Ready	This bit when set indicates the drive is not ready. When eset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6	Protected	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5	Head Loaded	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4	Seek Error	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3	CRC Error	CRC encountered in ID filed.
S2	Track 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TR00 input.
S1	Index	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0	Busy	When set command is in progress. When reset no command is in progress.

STATUS DESCRIPTION FOR TYPE II AND III COMMANDS

Bit	Name	Meaning
S7	Not Ready	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6	Write Protect	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5	Record Type/ Write Fault	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4	Record Not Found (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3	CRC Error	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2	Lost Data	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1	Data Request	This bit is a copy of the DRO output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0	Busy	When set, command is under execution. When reset, no command is under execution,

TRACK FORMAT



SECTOR FORMAT



IBM 3740 Format

This single-density (FM) format utilizes 128 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown below.





FUJITSU

MICROELECTRONICS

IBM System 34 Format

This double-density (MFM) format utilizes 256 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown below.

	Data Byte (hex)	No. of Bytes	Comments
	4E	80	Gap 5 (Post Index)
	00	12.J	
	F6	3	Writes C2
	FC	1	Index AM
	4E	ך 50	
	00	12	Gap 1
	F5	3	Writes ID AM Sync Bytes
	FE	1	ID AM
	XX	1	Track Number (00-4C)
	ox	1	Side Number (00 or 01)
	XX	1	Sector Number (01-1A)
ONE	01	1	Sector Length (256 Bytes)
SECTOR	F7	1	Causes 2-Byte CRC to be Written
	4E	22]	Gap 2 (ID Gap)
	00	12	
	F5	3	Writes ID AM Sync Bytes
	FB	1	Data AM
	40	256	Data Field
	F7	1	Causes 2-Byte CRC to be Written
L	4E	54	Part of Gap 3 (Data Gap)
	4E	598 [©]	Gap 4 (Pre Index)

Notes: 1. This pattern must be written 26 times per track. 2. Continue writing Hex 4E until FDC completes sequence and generates INTRQ interrupt.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Voltage on any pin to V _{SS}	Vcc, V _i , Vo	-0.3 to +7.0	V
Operating Temperature	TOP	0 to 70	°C
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	800	mW

Note: Permanent device damage may occur If Absolute Maximum Ratings are exceeded. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{SS})

			Value			
Parameter	Symbol	Min	Тур	Min	Unit	Operating Temperature
Supply Voltage	Vcc	4.75	5.00	5.25	v	
Suuply Voltage	VSS	_	0		V	
Input High Voltage	VIH	2.0		Vcc	V	
Input Low Voltage	VIL	-0.3		0.8	V	

DC CHARACTERISTICS

(Full Guaranteed Operating Conditions unless otherwise noted.)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage ($I_{OH} = -200 \mu A$)	VOH	2.4		-	V
Output Low Voltage (IOL = 1.8mA)	VOL			0.4	V
Three-State (Off-State) Input Current (VIN = 0.4V to 2.4)	ITSI			10	μA
Input Leakage Current (See Note 1)	liN1	-		2.5	μA
Input Leakage Current (See Note 2)	IN2	-		100	μA
Output Leakage Current for Off-State (VOH = 2.4V)	LOH	-		10	μA
Power Consumption	PC		300	350	mW

Note 1) Except for HLT, TEST, WF, WPRT, and DDEN. (VIN = 0 to 5.25V) 2) For HLT, TEST, WF, WPRT, and DDEN. (VIN = 0 to 5.25V)

AC CHARACTERISTICS

(Full Guaranteed Operating Conditions unless otherwise noted.)

MPU Read Timing (From FDC)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tSET	50	_	-	ns
Address Hold Time	tHLD	10	<u> </u>	- 1	ns
RE Puise Width (CL = 25pF)	tRE	280		-	ns
DRQ Reset Time	tDRR	-		250	ns
INTRQ Reset Time	tIRR	-	-	500	ns
Data Delay Time (CL = 25pF)	t DACC	-	_	250	ns
Data Hold Time (CL = 25pF)	tDOH -	50	-	150	ns
DRQ Service Time (RCLK Cycle = 2µs)	^t SEVR	-	-	13.5*	ns

*: These values are doubled when CLK = 1MHz.

READ TIMING



FUJITSU

MICROELECTRONICS

MPU Write Timing (To FDC)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tSET	50		-	ns
Address Hold Time	tHLD	10		-	ns
WE Pulse Width	twe	200	-	-	ns
DRQ Reset Time	t _{DRR}	-		250	ns
INTRQ Reset Time	t _{IRR}	-		500	ns
Data Setup Time	t _{DS}	250	-	-	ns
Data Hold Time	^t DH	0		-	ns
DRQ Service Time (DDEN = "L")	tsevw	-	_	11.5*	μS

*: These values are doubled when CLK = 1MHz.

WRITE TIMING



*: These values are doubled when CLK = 1MHz.

FDC Read Data Timing (From Disk)

Parameter			Value				
		Symbol	Min	Тур	Max	Unit	
RAWREAD Pulse Width		tpw	100*	_	250*	ns	
Clock Setup Time		tp	40	_		ns	
Clock Hold Time for MFM		tCD	40	-	-	ns	
Clock Hold Time for FM		tcs	40	-		ns	
RAWREAD Cycle Time	MFM	t _{BC}	-	2*, 3* or 4*		μS	
HAWILAD Oycle Time	FM		-	2* or 4*		μS	
BCI K High Pulse Width	MFM		0.8	1*	20	μS	
HOER HIgh Pulse Width	FM	۲A	0.8	2*	20	μS	
BCI K I ow Pulse Width	MFM	•	0.8	1*	20	μS	
HOLK LOW Pulse Width	FM	۱B	0.8	2*	20	μS	
PCI K Cuela Tima	MFM		-	2*	20	μS	
NOLK OYCIE TIME	FM	°C	-	4*	20	μS	

•

*: These values are double when CLK = 1MHz

READ DATA TIMING

FUJITSU

MICROELECTRONICS



FDC Write Data Timing (To Disk)

Parameter	Symbol	Conditions		Value Min Typ		,			
i alameter	Conditions		IS			Max	Max		
Write Data Bulee Width			FM	450	500	550			
White Data Pulse Width	WD	CLK = 2 MHZ	MFM	150	200	250	ns		
Write Gate To Write Data	twg**	CLK = 2 MHz	FM	-	2				
			MFM	-	1		μЗ		
Write Gate off from MD	twr**	CLK = 2 MHz	FM	-	2		μs		
White date of hom WD			MFM	1	_	2			
Early (Late) to Write Data	ts	CLK = 2 MHz	MFM	125	_	_	ns		
Early (Late) from Write Data	t _H	CLK = 2 MHz	MFM	-50*	_		ns		
WD Valid to CLK		CLK = 1 MHz	MFM	200	-				
WE Valid to CER	^t D1	101	¹ D1	CLK = 2 MHz	MFM	30	-	-	ns
MD Valid after CLK		CLK = 1 MHz	MFM	50	-				
WD Valid alter CLK	⁴ D2	CLK = 2 MHz	MFM	50	-	_	ns		
Early (Late) after CLK	THEL	CLK = 1 or 2 MHz		100	_		ns		

*: This value, -50ns (min) indicated that Early (Late) signal changes 50ns (min) before WD falls down in worst case. See DISK DATA OUTPUT TIMING.

**: All times are doubled when CLK = 1 MHz.

WRITE DATA TIMING



OTHER TIMINGS

			Value			
Parameter		Symbol	Min	Тур	Max	Unit
CLK Low Pulse Width		t _{CD1}	230	_	20000	ns
CLK High Pulse Width		t _{CD2}	200	-	20000	ns
STEP Pulse Width	MFM	tSTP	2*		-	μS
	FM		4*	_	_	μS
DIRC Setup Time		tDIR	12*	-		μS
MR Pulse Width**		t _{MR}	50*	-		μS
IP Pulse Width		t _{IP}	10*	-		μS
WF Pulse Width		tWF	10*			μS
CLK Cycle Time		tcyc		0.5*	_	μS

*: These Values are doubled when CLK = 1MHz.

**: During Master Reset, CLK of more than 10 cycles are required.

OTHER TIMINGS





FUJITSU MICROELECTRONICS

2985 Kifer Road Santa Clara, CA 95051-0867 (408) 727-1700 Telex I/II: 910-338-0190

FUJITSU MIKROELEKTRONIK

Lyoner Strasse 44-48 Arabella Center 9. OG/A 6000 Frankfurt-Niederrad 71 West Germany Phone: 0611-666-3056 TLX: 841-411-963

Printed in USA FMI 7-82 7K