

**digital**

**RX01**

**Engineering Drawings**


**Digital Equipment Corporation**

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.  
Copyright © 1975, Digital Equipment Corporation







TITLE	SHEET	OF	SIZE	CODE	NUMBER	REV
RX01 FLOPPY DISK DRIVE	2	3	B	DD	RX01-0	B





THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
	REF		X-Y COORDINATE HOLE LOCATION	KCO-M7726-B-4	1
	REF		ASSY/DRILLING HOLE LAYOUT	D-AH-M7726-B-5	2
	REF		MODULE ECO HISTORY	B-MH-M7726-B-6	3
1			ETCHED CIRCUIT BOARD	5011390	4
1	J3		RECEP 36 PIN (BENOEK)	8-MD-559 07-1	5
1	J2		I/C SOCKET, 16 PIN BOLD, LOW PROFILE	1211813-02	6
1	M37		RES 10K 1/4W 5% CC	1300479-00	7
3	C 99, C96 - C102		CAP 6.8 uF 35V 10% S.TANT	1005306-00	8
93	C1 - C93		CAP .01 uF 50V AXIAL CER	1001610-00	9
1	C95		CAP 12 PF 100V 5% CC	1002087-00	10
3	D1 - D3		DIODE 1N4004	1105796-00	11
1	D4		DIODE 1N746A 3.8V 5% CC	1104860-00	12
1	E 39		RES 100 1/2W 5% CC	1300228-00	13
3	J4		HEADBR. 2PIN (MALE)	1212204-00	14
8	E2, E4, E6, E8, E10 E12, E14, E16		RES 470 1/4W 5% CC	1300316-00	15
6	E27, E29, E31, E47, E52 E43, E41, E45		RES 390 1/4W 5% CC	1300309-00	16
5	E1, E49 - E51, E57		RES 3K 1/4W 5% CC	1300432-00	17
3	E70, E28, E30, E38 E42, E48, E46, E44, E53		RES 180 1/2W 5% CC	1301322-00	18
8	E3, E5, E7, E9, E11 E13, E15, E17		RES 820 1/4W 5% CC	1301775-00	19
1	E35		RES 300 1/4W 5% CC	1301425-00	20
3	E18 - E25		RES 2K 1/4W 5% CC	1302388-00	21
1	E34		RES 261 1/4W 1% MF	1302873-00	22
1	E33		RES 287 1/4W 1% MF	1305124-00	23
1	E41		RES 32K 1/2W 5% CC	1303179-00	24
3	E54 - E56		RES 1K 1/2W 5% CC	1300345-00	25
1	E48		TRANS 1N4148	1507205-00	26
1	E47		TRANS 1N4148	1507206-00	27
1	E45		TRANS 1N4148	1905597-00	28
5	E43		I.C. 74123	1905575-00	29
2	E42, E64		I.C. 74123	1905576-00	30
1	E73		I.C. 74123	1905580-00	31
1	E55		I.C. 74123	1905585-00	32
1	E54		I.C. 74123	1909004-00	33
3	E68, E70		I.C. 74123	1909056-00	34
3	E50, E70		I.C. 74123	1909267-00	35
5	E9, E69, E70, E79, E90		I.C. 74123	1909667-00	36
1	E39, E16		I.C. 74123	1909586-00	37
1	E 5		I.C. 74123	1909701-00	38
2	E1, E7		I.C. 8255	1909705-00	39
1	E61		I.C. 74123	1909931-00	40
3	E74, E92		I.C. 74123	1910011-00	41
4	E88, E85, E90, E9		I.C. 74123	1910015-00	42
2	E27, E37		I.C. 8255	1909934-00	43
1	E22		I.C. 74123	1910546-00	44
1	E65		I.C. 74123	1910591-00	45
1	E49		I.C. 74123	1910153-00	46
2	E11, E12		I.C. 74123	1910155-00	47
2	E97, E98		I.C. 74123	1910394-00	48
1	E50		I.C. 74123	1910408-00	49
3	E80, E81, E87		I.C. 74123	1910409-00	50
1	E42		I.C. 74123	1910432-00	51


REVISIONS		
CHK	CHANGE NO	REV

PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
2	E45, E46		I.C. 74194	1910623-00	52
8	E23, E24, E25, E26 E30, E31, E32, E36		I.C. 74161	1910650-00	53
3	E84, E85, E86		I.C. 74174	1910652-00	54
7	E53		I.C. 74227	1910878-00	55
3	E28, E38, E44		I.C. 74175	1910651-00	56
2	E10, EGG		I.C. 8240	1911459-00	57
1	E33		I.C. 2102 680 NS	2111318-02	58
					59
6	E35, E39, E62, E63 E73, E83		8PINS IC SPACER		60
1	E67		CRYSTAL OSCILLATOR 20MHZ	1811660-00	61
7	E41, E71, E93, E52		I.C. 74137	1910544-00	62
1	E51		I.C. 74144	1908057-00	63
1	E77		I.C. 74144	1908058-00	64
					65
NR			750 ANG BOLD WIRE (VCL)	310290-55	66
1	J1		CONN 40 PIN ET ANG. HDG	1209941-02	67
1	(J1)		LATCH, LEFT FOR ET ANG. HDG	1209941-03	68
1	(J1)		LATCH, RIGHT FOR ET ANG. HDG	1209941-04	69
1	E13		I.C. 256 X 4 ROM FLD0L	2311A2	70
1	E3		I.C. 256 X 4 ROM FLD0H	2311A2	71
1	E14		I.C. 256 X 4 ROM FLD1C	23257A2	72
1	E4		I.C. 256 X 4 ROM FLD1H	23258A2	73
1	E15		I.C. 256 X 4 ROM FLD1L	2311A2	74
1	E5		I.C. 256 X 4 ROM FLD2H	2311A2	75
1	E16		I.C. 256 X 4 ROM FLD3L	2311A2	76
1	E6		I.C. 256 X 4 ROM FLD3H	2311A2	77
1	E17		I.C. 256 X 4 ROM FLD4L	23259A2	78
1	E7		I.C. 256 X 4 ROM FLD4H	23260A2	79
1	E18		I.C. 256 X 4 ROM FLD5L	2312A2	80
1	E8		I.C. 256 X 4 ROM FLD5H	2312A2	81
1	R33		RES 150 1/4W 5% CC	1300250-00	82

SPARE I.C. GATES			
TYPE	LOCATION	PINS	DESCRIPTION
74104	E61	1,2	INVERTER
74104	E64	12,13	INVERTER
74104	E76	12,13	INVERTER
74104	E11	1,2,3,8,9,10	2 INPUT AND
74104	E72	1,2,3,9,5,6,8,10	2 INPUT NAND
74137	E65	8,9,10	2 INPUT NAND BUFFER
8881	E2	8,9,10	2 INPUT NAND G.C.
74110	E51	3,4,5,6	3 INPUT NAND
74140	E77	1,2,4,5,6	4 INPUT NAND BUFFER
74102	E64	4,5,6	2 INPUT NOR
8640	E66	2,6,7,11,12,13,3,5,6	2 INPUT NOR RCVR
74127	E53	1,2,12,13	3 INPUT NOR
74106	E92	4,5,6	2 INPUT XOR
74106	E74	1,2,3,4,5,6	2 INPUT XOR
74154	E73	1,2,3,4,5,6	DTYPE FLIP FLOP
741106	E50	1,2,3,4,14,15,16	J K FLIP FLOP
74123	E42	1,2,3,4,13,14,15	ONE SHOT

ALLOWABLE SUBSTITUTIONS					
PREFERRED			REPLACEMENT		
TYPE	ITEM #	P.N.	TYPE	ITEM #	P.N.
74104	48	1910396-00	3101A		1910653-00
74123	42	1910276-00	8725		1911162-00




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	FLOPPY DISK CONTROLLER (D3)	SIZE CODE	DCS	NUMBER	M7726-0-1	REV.	F
SCALE	PAGE 2 OF 9		DIST.				









THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE REPRODUCTION OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 GENERAL ELECTRIC COMPANY


1-0-9211W SCD 2

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE FLOPPY DISK CONTROLLER (D6) SIZE CODE DCS M7726-0-1 NUMBER 7 REV. F  
 SCALE 1:1 SHEET 2 OF 3 DWT.

DCS M7726-0-1

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION OF DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	FLOPPY DISK CONTROLLER (DT)	NUMBER	DCM7726-0-1	REV.	F
SCALE		SHEET	7 OF 8		

DCM7726-0-1



THIS DRAWING AND INFORMATION HEREON ARE THE PROPERTY OF BURROUGHS WELLCORP. ANY REPRODUCTION OR TRANSMISSION OF THIS DRAWING OR INFORMATION HEREON IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF BURROUGHS WELLCORP. IS STRICTLY PROHIBITED. Copyright © 1974, BURROUGHS WELLCORP.

THIS LIST GIVES THE SOURCE AND DESTINATIONS OF SIGNAL NAMES WITHIN THE M7726 PRINT SET. SIGNAL NAMES THAT DO NOT APPEAR ON THIS LIST ARE PRESENT FOR INFORMATION ONLY. THEY DO NOT INDICATE CONNECTIONS TO OTHER POINTS IN THE PRINT SET.

INTERFACE REFERS TO SIGNALS ON THE INTERFACE BUSES  
 DRIVE REFERS TO SIGNALS ON THE DRIVE BUSES  
 POWER SUPPLY REFERS TO VOLTAGES FROM THE POWER SUPPLY  
 KN11 REFERS TO SIGNALS ON J3 THE MAINTENANCE CONNECTOR

SIGNAL NAME	ORIGIN	DESTINATION			
BTP J H	D7-C1	D4-A5, D5-A6, D6-D6	OB1 (1) H	D5-D4	D7-B8
CLK BAR L	D5-C7	D4-A3	OB3 (1) H	D5-C4	D8-B6
CLK CNTR L	D5-B7	D3-B7, D8-A4	PC 0 (1) H	D6-A1	KN11
CLK CRC L	D5-C7	D7-B7	PC 1 (1) H	D6-A1	KN11
CRTP OVFLW H	D3-C5	D6-D4, D8-C6, D8-B4	PC 2 (1) H	D6-A1	KN11
CLK SEC BUS L	D5-C7	D4-B2	PC 3 (1) H	D6-A1	KN11
CLK SP ADDR REG L	D4-B3	D3-A4	PC 4 (1) H	D6-A1	KN11
CLK SR L	D5-B7	D3-B4	PC 5 (1) H	D6-A1	KN11
CUNTR L	KN11	D7-C7	PC 6 (1) H	D6-A1	KN11
CMC10 (1) H	D7-H1	DN-C6	PC 7 (1) H	D6-A1	KN11
CMC10 (1) L	D7-A1	D7-B7	PC LOAD KN L	D6-D1	D6-A8
C1 (1) AN	D3-A6	D4-B3, D5-B4, D8-D4, D8-C4	ROM OUT 0	D6-D1	D3-C8
C1 (1) L	D3-A6	D3-C5, D3-B7, D7-B8	ROM OUT 1	D6-D1	D3-C8
C0 (1) H	D3-A6	D5-D6, D7-B8, D8-D4, D8-B4	ROM OUT 2	D6-D1	D3-C8
C0 (1) L	D3-A6	D3-C7, D3-A2, D4-B1, D5-B4, D7-B8	ROM OUT 3	D6-D1	D3-C8
		D3-B2, D4-B3, D7-B8, D8-B3	ROM OUT 4	D6-D1	D3-C8
DATA I L	D8-D5	D4-A2	ROM OUT 5	D6-D1	D3-C8
DISABLE ROMS L	TEST PAD	D6-D8	ROM OUT 6	D6-D1	D3-C8
DO INTR L	D8-B4	D5-B8	ROM OUT 7	D6-D1	D3-C8
DRV BUSS H	D5-D4	D4-A4	RX DATA (1) L	D5-C1, INTERFACE	INTERFACE, D8-D8
DRV ERASE H	D5-B1	DRIVE	RX DONE L	D5-D1	INTERFACE
DRV OUT H	D5-C1	DRIVE	RX ERROR L	D5-D1	INTERFACE
DRV LOAD HEAD H	D5-A1	DRIVE	RX INIT L	INTERFACE	D8-B8
DRV STEP L	D5-C1	DRIVE	RX OUT L	D5-D1	INTERFACE
DRV INIT + PC	D8-B6	DRIVE	RX RUM L	INTERFACE	D8-D8
DRV ABOVE TK 43 H	D5-B1	DRIVE	RX SHIFT L	D5-C1	INTERFACE
DRV RAW DATA L	DRIVE	D4-A8	RX TRANSFER REQUEST	D5-D1	INTERFACE
DRV SEL CLK 1 H	DRIVE	D5-B1	RX 12 HIT L	INTERFACE	D8-D8
DRV SEL INDX H	DRIVE	D5-A1			
DRV SKL TRK 0 H	DRIVE	D5-B1	SKC BUF OVFLW H	D4-A1	D8-C6
DRV WT DATA	DRIVE	D5-B1	SKC NUF OUT (1) H	D4-C1	D5-C4, D8-B6
DRV V/T GATE H	DRIVE	D5-C1	SKC NUF H	D5-B8	D5-C4
DRV DEL WT PROT L	DRIVE	D8-C8	SFL 0 (1) H	D3-A6	D5-C8, D6-C8, D8-B6, KN11
			SEL 1 (1) H	D3-A6	D5-C8, D6-C8, D8-B6, KN11
			SEL 2 (1) H	D3-B6	D5-C8, D6-C8, D8-B6, KN11
			SEL J (1) H	D3-B6	D5-C8, D6-C8, D8-B6, KN11
			SEP CLK (1) H	D4-B4	D8-C6
			SEP DATA (1) H	D4-B5	D3-A2
			SN H	D4-B5	D4-A2, D7-A8, D8-C8
			SR LOAD H	D5-B4	D5-C4
			SR NDB (1) H	D3-B3	D3-C4
			SYN INDEX (1) H	D3-D3	D5-C4, D6-C8, D8-C6
				D5-A5	D8-C6
FLAG (1) H	D5-B3	D8-B6	TP3 H	D7-D3	D7-C6, D8-B4, D8-C5
FLD 0 L	D6-D6	D6-A3, D6-A2	TP3 L	D7-D3	D5-B8
FLD 1 L	D6-D6	D6-B1, D6-B2	TP4 H	D7-D2	D8-C3
FLD 2 L	D6-D6	D6-C3, D6-C2	TP4 L	D7-D3	D8-B2
FLD 3 L	D6-D6	D6-A6, D6-A4			
FLD 4 L	D6-D6	D6-B6, D6-B4	WRK CLK CNTR L	D8-C2	D3-B7
FLD 5 L	D6-D6	D6-C6, D6-C4	20 MHZ CLK	D7-C5	D4-C8, D4-D7
HALT H	D7-C3	KN11			
HALT L	KN11	D7-C7	GND	POWER SUPPLY	D1-A4
HIGH 1	D7-C4	D3-D6, D3-D4, D3-C6, D3-C4, D4-A3	+5V	POWER SUPPLY	D1-A4, D8-A7
		D4-B1, D5-D5, D6-A8	+7V	POWER SUPPLY	KN11
HIGH 2	D7-B4	D4-A5, D5-B7, D5-A7, D5-B4, D7-D5	+10V	POWER SUPPLY	D8-B8
		D7-D4, D7-C4, D7-C5, D8-D5, D8-B3			
HIGH 3	D7-B4	DR-A5			
HONE H	D5-H2	D4-D8, D4-C8, D4-D7, D4-D5, D8-C6			
INIT + PC A L	D8-A4	D3-C5, D3-B4, D3-A4, D3-A7, D4-B6			
INIT + PC H	D8-A4	D4-B5, D4-B8, D7-C5, D8-B2			
INIT + PC L	D8-A4	D4-D5, D4-C5, D7-D4			
INST 0 (1) H	D3-B6	D4-B3, D5-A5, D6-A8			
INST 0 (1) L	D3-B6	KN11, D8-B5			
INST 1 (1) H	D3-B6	DR-C5			
INST 1 (1) L	D3-B6	KN11			
INST DIS H	D8-B1	D8-B5			
INST DIS L	DR-H1	DR-C5			
INTERT BUSS H	D5-D4	DR-H5			
JUMP L	DR-C3	D7-B8			
I.D. RH + CLK PC L	DR-C1	DR-AH, D1-AH			
I.D. SCATCH PAD L	DR-H6	D1-D1			
MAINT DIS L	TEST PAD	D8-B1			
NIS CLK (1) L	D4-C4	D8-C8			
MUX OUT 0	D3-C7	D8-A8			
MUX OUT 1	D3-C7	D6-A8			
MUX OUT 2	D3-C7	D6-A8			
MUX OUT 3	D3-C7	D6-B8			
MUX OUT 4	D3-C7	D6-B8			
MUX OUT 5	D3-D7	D6-B8			
MUX OUT 6	D3-D7	D6-B8			
MUX OUT 7	D3-D7	D6-B8			

REVISIONS		
CHK	CHANGE NO.	REV.

D|CS M7726-0-1 F

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. **COPYRIGHT ©**

1976 DIGITAL EQUIR CORR

SIZE CODE NUMBER REV. 2 1

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
RXØ1				
PARTS LIST				
DRN <i>W. Henin</i>	DATE 18 FEB. 76	<b>digital</b> EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small> TITLE <b>FLOPPY CONTROLLER FIRMWARE</b>		
CHK'D <i>W. Henin</i>	DATE 15 FEB. 76			
ENG <i>P. K. ...</i>	DATE 2/19/76			
PROJ. ENG. <i>Charles &amp; Jones</i>	DATE 2/23/76			
PROD. <i>Jack Miller</i>	DATE 2/23/76			
NEXT HIGHER ASSEMBLY				
SCALE		SIZE CODE	NUMBER	REV.
		K SP	RXØ1-Ø-2	
SHEET 1 OF 1		DIST.		

REVISIONS	REV.
	CHANGE NO.
CHK	

4 3 2 1



/RX01 FLOPPY CONTROLLER FIRMWARE

/THIS SYMBOL TABLE REPLACES THE NORMAL PAL SYMBOL TABLE AND DEFINES  
/THE INSTRUCTIONS POSSIBLE BY THE RX01 CONTROLLER

/DO INSTRUCTIONS

0002	SET=2		
0000	CLR=0		
0072	ONE=2		
0000	ZERO=0		
0000	I0B0=0		/INTERFACE=DISK BUSS OUTPUT BUFFER
0004	I0B1=4		
0010	I0B2=10		
0014	I0B3=14		
0020	I0B4=20		
0024	I0B5=24		
0030	I0B6=30		
0000	INTERF=CLR I0B0		/I0B0 SELECTS EITHER INTERFACE OR DISK BUSS. CLR= INTERFACE
0002	DISK=SET I0B0		/SET=DISK
0004	ERR=I0B1		/INTERFACE BUFFER DEFINITIONS
0010	XREQ=I0B2		/SET TO INDICATE THAT AN RX01 ERROR HAS OCCURED
0014	I0OUT=I0B3		/SET TO REQUEST AN RX01 WORD TRANSFER
0020	DONE=I0B4		/DIRECTION FOR DATA LINE. SET=TO INTERFACE
0024	SHIFT=I0B5		/SET TO INDICATE RX01 READYNES TO ACCEPT A COMMAND
0030	SECDAT=I0B6		/SHIFT FOR DATA LINE
			/SELECTS SOURCE FOR DATA OUT OF CONTROLLER ON DATA LINE
			/SET=SECTOR BUFFER CLR=SHIFT REGISTER MOST SIG BIT
0004	WGATE=I0B1		/DISK BUFFER DEFINITIONS
0010	STPHDS=I0B2		/WRITE CURRET ENABLE WHEN SET
0014	HDOUT=I0B3		/HEAD STEP. TWO PULSES REQUIRED FOR EACH TRACK
0020	EGATE=I0B4		/DIRECTION OF HEAD MOTION
0024	LOWCUR=I0B5		/ERASE CURRENT ENABLE
			/SPECIFIES WRITE CURRENT LEVEL
0034	UNITS=34		/SELECTS ONE OF TWO DRIVES. UNIT (ZERO)(ONE)
0040	UNHD=40		/DEACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0042	LHD=42		/ACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0044	BAR=44		/SECTOR BUFFER ADDRESS REGISTER CONTROL
0001	LONG=1		/FORMAT: CLR BAR (SHORT)(LONG)
0000	SHORT=0		/SHORT PRESETS FOR COUNT OF 1024
0002	INCR=2		/LONG PRESETS FOR COUNT OF 4096
			/FORMAT: INCR BAR INCREMENT THE BUFFER ADDRESS REG.

0050	WRBUF=50		/SECTOR BUFFER WRITE CLOCK
0003	START=3		/FORMAT: (STPAT)(PIN) WRBUF
0000	FINE=0		/A 750NS MINIMUM PULSE IS REQUIRED
0054	CRC=54		/CRC REGISTER CONTROL
0057	PRECRC=57		/FORMAT: CRC (ONE)(ZERO) SPECIFIES DATA TO
0055	DATCRC=55		/BE JAMMED INTO CRC GENERATOR/CHECKER
			/PRESETS CRC REG TO ALL ONES
			/SHIFTS SEPERATED DATA INTO CRC CIRCUIT
0060	FLAG=60		/GENERAL PURPOSE FLAG CONTROL
0002	ON=2		/FORMAT: FLAG (ON)(OFF)(TOG)
0001	OFF=1		/SET FLAG
0003	TOG=3		/CLR FLAG
			/TOGGLE FLAG
0064	LSP=64		/LOAD OPEN SCRATCHPAD REG WITH CONTENTS OF SHIFT REG
0070	LCT=70		/LOAD COUNTER WITH CONTENTS OF NEXT ROM LOCATION
0071	ESP=71		/LOAD COUNTER WITH CONTENTS OF OPEN SCRATCHPAD
0073	ICT=73		/INCREMENT COUNTER
0074	ROTATE=74		/SHIFT REGISTER CONTROL
			/FORMAT: ROTATE(ONE)(ZERO)
			/SHIFTS SHIFT REG TOWARDS MOST SIGNIFICANT BIT
			/WHILE INSERTING A ONE OR ZERO INTO THE LEAST
			/SIGNIFICANT BIT
0075	LSR=75		/LOAD SHIFT REGISTER WITH CONTENTS OF COUNTER
0077	DATSR=77		/SHIFT REG TOWARDS MSB WHILE INSERTING SEPERATED
			/DATA INTO LSR



```

87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

/BRANCH INSTRUCTIONS AND CONDITIONS

0100 BR=100
      /FORMAT: BR COND (T)(F)(ONE)(ZERO)
      /IF CONDITION IS MET, A BRANCH IS MADE WITHIN
      /THE CURRENT FIELD USING THE CONTENTS OF THE
      /NEXT ROM LOCATION AS THE BRANCH ADDRESS
      /IF THE CONDITION IS NOT MET, THE NEXT ROM LOCATION
      /IS IGNORED AND THE FOLLOWING INSTRUCTION IS EXECUTED
      /FORMAT: MBR COND (T)(ONE)
      /THE COUNTER IS INCREMENTED WITH EVERY EXECUTION OF
      /THIS INSTRUCTION, THE MBR IS REPEATEDLY
      /EXECUTED UNTILL EITHER THE COUNTER OVERFLOWS OR
      /THE CONDITION IS MET. IF THE CONDITION IS MET
      /THE BRANCH IS MADE. IF THE COUNTER OVERFLOWS
      /AS EXECUTED
      /REQUIRES THE CONDITION TO BE FALSE
      /IF APPENDED TO THE JUMP, BR OR MBR INSTRUCTION,
      /CAUSES THE BRANCH ADDRESS TO BE TAKEN FROM THE
      /OPEN SCRATCHPAD RATHER THAN FROM THE NEXT ROM LOCATION

0300 WBR=300
      /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
      /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
      /IS PENDING
      /INTERF/DISK OUTPUT BUFFER BIT 3
      /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
      /DRIVE INDEX LATCH
      /SHIFT REGISTER MOST SIGNIFICANT BIT
      /OVERFLOW (ALL ONES) OF THE COUNTER
      /BIT 16 OF CRC GENERATOR/CHECKER
      /TRACK ZERO OF SELECTED DRIVE ANDED WITH HEAD
      /DIRECTION BEING OUT
      /WRITE ENABLED STATUS OF THE SELECTED DRIVE
      /SEPERATED CLOCK FROM DISK DATA
      /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
      /12 BIT WORDS RATHER THAN 8 BIT BYTES
      /SEPERATED DATA EQUAL TO SHIFT REG BIT 7
      /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
      /ADDRESS REGISTER
      /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
      /OUTPUT OF SECTOR BUFFER
      /STATE OF GENERAL PURPOSE FLAG

0000 PUNSP
      /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
      /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
      /IS PENDING
      /INTERF/DISK OUTPUT BUFFER BIT 3
      /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
      /DRIVE INDEX LATCH
      /SHIFT REGISTER MOST SIGNIFICANT BIT
      /OVERFLOW (ALL ONES) OF THE COUNTER
      /BIT 16 OF CRC GENERATOR/CHECKER
      /TRACK ZERO OF SELECTED DRIVE ANDED WITH HEAD
      /DIRECTION BEING OUT
      /WRITE ENABLED STATUS OF THE SELECTED DRIVE
      /SEPERATED CLOCK FROM DISK DATA
      /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
      /12 BIT WORDS RATHER THAN 8 BIT BYTES
      /SEPERATED DATA EQUAL TO SHIFT REG BIT 7
      /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
      /ADDRESS REGISTER
      /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
      /OUTPUT OF SECTOR BUFFER
      /STATE OF GENERAL PURPOSE FLAG

0004 IOB30T=4
0010 DATAIN=10
0014 INDX=14
0020 SR7=20
0024 COFL=24
0030 CRC16=30
0034 HOME=34
0040 WRTEN=40
0244 SEPCLK=44
0250 X11611=50
0054 DECSR7=54
0060 BAROFL=60
0064 MCEGSR=64
0070 BDATAO=70
0074 FLAGO=74

```

```

133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174

/SCRATCHPAD REGISTER SELECTION

0200 OPEL=200
      /FORMAT: OPEN X WHERE X IS ONE OF THE SCRATCHPAD REG
      /THIS INSTRUCTION MAKES THE NAMED SCRATCHPAD
      /ACCESSIBLE VIA THE LSP AND ESP COMMANDS
      /DEFINITIONS OF SCRATCHPADS BY R#

0000 R0=2
0004 R1=4
0010 R2=10
0014 R3=14
0020 R4=20
0024 R5=24
0030 R6=30
0034 R7=34
0040 R8=40
0044 R9=44
0050 R10=50
0054 R11=54
0060 R12=60
0064 R13=64
0070 R14=70
0074 R15=74

0000 CURTK=0
0004 CURTK=1
0010 ERREG=2
0014 STATR=3
0020 TARTR=4
0024 TAR=5
0030 TEMP=6
0034 TEMP=7
0040 TEMP=8
0044 TEMP=9
0050 TEMP=10
0054 TEMP=11
0060 RTH=12
0064 RTH=13
0070 RTH=14
0074 RTH=15

/DEFINITION OF SCRATCHPADS BY PNEUMONICS
/CURRENT TRACK ADDRESS OF DRIVE 0
/CURRENT TRACK ADDRESS OF DRIVE 1
/DEFINITIVE ERROR CODE IF ANY
/STATUS WORD OF RX01
/TARGET TRACK OF CURRENT DISK ACCESS
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/BIT 7 IS UNIT SELECT BIT, 0 MEANS UNIT 1
/BIT 7 IS HEAD LOADED BIT, 1 MEANS HEAD LOADED
/TEMPORARY STORAGE
/RETURN ADDRESS FOR 3RD LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 2ND LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 1ST LEVEL SUBROUTINES

```

```

175 /JUMP INSTRUCTION AND JUMP FIELD DEFINITIONS
176 JUMP#202
177
178 /ORHAT: JUMP FX (IND)
179 /CAUSES A BRANCH TO ONE OF SIX ROM FIELDS (8-5)
180 /SPECIFIED BY X, THE BRANCH ADDRESS IS TAKEN FROM
181 /THE ROM LOCATION FOLLOWING THE JUMP INSTRUCTION.
182 /IF IND IS APPENDED, THE BRANCH ADDRESS
183 /IS TAKEN FROM THE OPEN SCRATCH PAD
184
185 0000 F0#0
186 0004 F1#4
187 0010 F2#10
188 0014 F3#14
189 0020 F4#20
190 0024 F5#24

```

```

190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219

```

/TABLE OF DEFINITIVE ERROR CODES

```

0214 KXDRV#10 /DRIVE 0 FAILED TO SEE HOME ON INITIALIZE
0220 KXDRV#20 /DRIVE 1 FAILED TO SEE HOME ON INITIALIZE. DOES NOT CAUSE ERROR
0230 KXDRNG#30 /FOUND HOME WHEN STEPPING IN 18 TRACKS FOR INIT
0240 KESTRK#40 /TRIED TO ACCESS A TRACK GREATER THAN 76
0250 KHOME#50 /HOME WAS FOUND BEFORE DESIRED TRACK WAS REACHED
0260 KSELFERR#60 /SELF DIAGNOSTIC ERR
0270 KXHDR#70 /AT 52 HEADERS
0100 K#PROT#100 /WRITE FUNCTION ATTEMPTED ON A WRITE PROTECTED DISK
0110 KTIMER#110 /MORE THAN 40 MICROSECONDS AND NO SEPCLOCK SEEN
0120 KXPRAM#120 /A PREAMBLE COULD NOT BE FOUND
0130 KXIDAM#130 /PREAMBLE FOUND BUT NO ID MARK FOUND WITHIN ALLOWABLE TIME
0140 KRCRCER#140 /CRC ERROR ON WHAT APPEARED TO BE A HEADER. ERROR IS NOT ASSERTED
0150 KTSKER#150 /THE TRACK ADDRESS OF A GOOD HEADER DOES NOT COMPARE
/WITH THE DESIRED TRACK
0160 KXSTRYS#160 /TOO MANY TRIES FOR AN IDAM
0170 KNDAMS#170 /DATA AM NOT FOUND IN ALLOTTED TIME
0200 KDCRCER#200 /CRC ERROR ON READING THE SECTOR FROM THE DISK
0210 KPARERR#210 /PARITY ERROR ON SOME WORD FROM THE INTERFACE

```

/ROUTINE: INITIALIZE) IF A HOST PROCESSOR INITIALIZE OR AN  
 /RX01 POWER LOW IS DETECTED, THE PC IS CLEARED AND THE RX01 TIMING  
 /STOPS. UPON THE NEGATION OF INITIALIZE, TIMING RESUMES AND A SELF TEST OF  
 /INTERNAL DATA PATHS IS MADE. IF AN ERROR OCCURS HERE, ERROR AND  
 /DONE ARE SET, BUT ERREG IS NOT ALTERED. THEN IF NO ERROR HAS OCCURRED AN ATTEMPT  
 /IS MADE TO RECALIBRATE DRIVE 1 THEN DRIVE 0. IF DRIVE 0 FAILS TO RECALIBRATE,  
 /THE ERROR CODE IS LOADED INTO ERREG AND ERROR IS SET. IF DRIVE  
 /0 RECALIBRATES AND IS READY (DISK LOADED) SECTOR ONE OF TRACK ONE  
 /IS READ INTO THE SECTOR BUFFER. IT IS POSSIBLE FOR A READ ERROR  
 /TO OCCUR WHILE READING THIS SECTOR.

```

220 0000 *0000
221          DECIMAL
222          OPEN ERREG          /CLR ER ERROR REGISTER
223          LSP
224          JUMP F4            /GO DO THE INITIALIZE DIAGNOSTIC ROUTINE
225          TEST
226          TSTRN, LCT
227          OCTAL
228          0
229          DECIMAL
230          LSR
231          OPEN STAT
232          LSP
233          LCT
234          -1
235          LSR
236          OPEN TEMP
237          LSP
238          OPEN CURTK0
239          LSP
240          OPEN CURTK1
241          LSP
242          ROTATE ZERO
243          OPEN TARSEC
244          LSP
245          OPEN TARTRK
246          LSP
247          DISK
248          LCT
249          RECALL, UNIT ONE
250          RECAL0, CLR HDOUT
251          LCT
252          RECALL
253          JUMP F4
254          DLY25
255          0
256          0
257          0
258          0
259          0
260          0
261          0
262          0
263          0
264          0
265          0
266          0
267          0
268          0
269          0
270          0
271          0
272          0
273          0
274          0
    
```

```

275 0036 0070          LCT
276 0037 0305          -10-1
277 0040 0075          LSR
278 0041 0070          LCT
279 0042 0045          IN10
280 0043 0222          JUMP F4
281 0044 2100          STEPH0
282
283 0045 0226          IN10, JUMP F5
284 0046 2621          WRONG
285
286 0047 0010          SET HDOUT
287 0050 0070          LCT
288 0051 0257          -00-1
289 0052 0075          LSP
290 0053 0070          LCT
291 0054 0060          RCALOK
292 0055 0040          UNHD
293 0056 0222          JUMP F4
294 0057 2100          STEPH0
295
296 0060 0202          RCALOK, JUMP F0
297 0061 0075          WHCHDR
298
299 0062 0174          BR FLAG0 F
300 0063 0070          NXDRV1
301
302 0064 0070          LCT
303 0065 0010          KNXDV0
304 0066 0226          JUMP F5
305 0067 2610          GOERDN
306
307 0070 0070          LCT
308 0071 0020          KNXDV1
309 0072 0075          LSR
310 0073 0210          OPEN ERREG
311 0074 0064          LSP
312
313 0075 0176          WHCHDR, BR FLAG0 T
314 0076 0372          PUNCL
315
316 0077 0062          FLAG ON
317
318 0100 0034          UNIT ZERO
319
320 0101 0202          JUMP F0
321 0102 0035          RECAL0
    
```

/ERROR. HOME WAS SEEN WHILE STEPPING IN.  
 /STEP OUT AS MANY AS 00 TRACKS IN SEARCH OF HOME  
 /HOME WAS FOUND OK  
 /IF FLAG0 RECALIBRATE WAS ON DRIVE 1  
 /RECALIBRATE FAILURE WAS ON DRV 0  
 /RECAL FAILURE WAS ON DRV 1, LOG ERROR  
 /AND CONTINUE RECALIBRATION  
 /IF FLAG1 BOTH DRIVES HAVE BEEN RECALIBRATED  
 /SET FLAG TO INDICATE DRV 0 IS BEING RECALIBRATED  
 /GO BACK AND RECALIBRATE DRV0

```

322 /SUBROUTINE: FINDTRACK]
323 /THIS SUBROUTINE IS USED TO LOCATE A SPECIFIED SECTOR. IT PICKS
324 /UP THE TRACK AND SECTOR ADDRESS FROM THE INTERFACE, CHECKS THAT
325 /THE TRACK ADDRESS IS LEGAL (NOT GREATER THAN 114 OCTAL.), MOVES THE
326 /HEAD OF THE SELECTED DRIVE TO THE SPECIFIED TRACK, VERIFIES
327 /TRACK POSITION, AND LOCATES THE CORRECT SECTOR. EXIT FROM
328 /THIS SUBROUTINE OCCURS AT WRITE TURN ON TIME OF THE SELECTED
329 /SECTOR. ENTRANCE IS MADE WITH THE RETURN ADDRESS IN THE COUNTER
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376

```

0103	0075	FINDTR, LSR	/SAVE THE RETURN ADDRESS
0104	0274	OPEN RTN	
0105	0064	LSP	
0106	0270	LCT	/CLEAR THE ERROR REGISTER
0107	0060	0	
0110	0075	LSR	
0111	0210	OPEN_ERREG	
0112	0064	LSP	
0113	0244	OPEN_TEMP	/SOFT UNIT BIT TO SR
0114	0071	ESP	
0115	0075	LSR	
0116	0122	BR SR7 ONE	/IF SR=1 DRIVE 0 IS CURRENTLY SELECTED
0117	0127	UZERO	
0120	0174	UONE,	
0121	0141	USAME	/IF FLAG0 DRIVE 1 IS DESIRED AND ALREADY SELECTED
0122	0234	UNIT ZERO	/DRIVE 0 IS DESIRED AND DRIVE1 WAS SELECTED, SELECT 0
0123	0070	LCT	/SET UP SOFT UNIT SELECT AS DRIVE 0
		OCTAL	
		200	
		DECIMAL	
0124	0200	JUMP F0	/GO STORE SOFT UNIT BIT
		UDIF	
0125	0202	JUMP F0	
0126	0134	UDIF	
0127	0176	UZERO,	
0130	0141	USAME	/IF FLAG=1 DRIVE 0 IS DESIRED AND ALREADY SELECTED
0131	0036	UNIT ONE	/DRIVE 1 IS DESIRED BUT DRIVE0 IS SELECTED, SELECT DRIVE 1
0132	0072	LCT	/SET UP SOFT UNIT SELECT BIT AS DRIVE 1
0133	0000	0	
0134	0075	UDIF,	
0135	0064	LSP	/STORE SOFT UNIT SELECT BIT
0136	0074	ROTATE ZERO	/CLR SOFT HD LOAD BIT BECAUSE UNITS CHANGED

```

377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431

```

0137	0250	OPEN TEMPE	
0140	0064	LSP	
0141	0070	USAME,	
0142	0145	LCT	/CALL GETWORD SUBROUTINE FOR THE SECTOR ADDRESS
0143	0222	PUTSEC	
0144	2000	JUMP F4	
		GETWRD	
0145	0070	PUTSEC,	
0146	2374	-7-1	/MAKE FIRST BIT OF COMPLIMENTED SECTOR ADDRESS A 1 REGARDLESS OF DATA
0147	0076	ROTATE ONE	
0150	0126	BR COFL T	
0151	0160	.+7	
0152	0073	ICT	
0153	0122	BR SR7 T	
0154	0147	.-5	
0155	0074	ROTATE ZERO	
0156	0202	JUMP F0	
0157	0150	.-7	
0162	0224	OPEN TARSEC	/PUT THE TARGET SECTOR AWAY
0161	0064	LSP	
0162	0070	LCT	
0163	0166	PUTTRK	/CALL GETWRD SUBROUTINE FOR TRACK ADDRESS
0164	0222	JUMP F4	
0165	2000	GETWRD	
0166	0220	PUTTRK,	
0167	0064	LSP	/STASH THE TRACK ADDRESS
0172	0254	OPEN TEMP	
0171	0064	LSP	/START SETUP FOR COMPARING THE
0172	0260	OPEN TEMP	/TARGET TRACK AND TRACK 76
0173	0070	LCT	/FB TARGET TRACK
0174	0202	"77-1	/G= 77
0175	0075	LSR	
0176	0064	LSP	
0177	0070	LCT	
0200	0206	ILTRK	/CALL SUBR MAGCOM TO SEE IF TARGET TRACK
0201	0075	LSR	/IS GREATER THAN 114 OCTAL, 76 DECIMAL.
0202	0270	OPEN RTNA	
0203	0064	LSP	
0204	0226	JUMP F5	
0205	2400	MAGCOM	
0206	0202	ILTRK,	
0207	0242	JUMP F0	/TARGET TRACK IS 77, ILLEGAL ADDRESS
0210	0202	ERTRK	/GO, REPORT THE ERROR
0211	0242	JUMP F0	/TARGET TRACK IS GREATER THAN 77
		ERTRK	/GO, REPORT THE ERROR

```

432 0212 0294 OPEN TEMPD
433 0213 0071 ESP
434 0214 0075 LSR
435
436 0215 0200 OPEN CURTK0
437
438 0216 0002 DISK
439
440 0217 0122 BR SR7 ONE
441 0220 0222 *+2
442 0221 0204 OPEN CURTK1
443
444 0222 0071 ESP
445 0223 0075 LSR
446 0224 0200 OPEN TEMPG
447 0225 0064 LSP
448
449 0226 0220 OPEN TARTRK
450 0227 0071 ESP
451 0230 0075 LSR
452 0231 0254 OPEN TEMPF
453 0232 0064 LSP
454 0233 0070 LCT
455 0234 0246 TRKEG
456 0235 0075 LSR
457 0236 0270 OPEN RTNA
458 0237 0064 LSP
459 0240 0226 JUMP FS
460 0241 2400 MAGCOM
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
0242 0070 LCT
0243 0040 KERTRK
0244 0226 JUMP FS
0245 2010 GOERDN

0246 0202 TRKEG, JUMP F0
0247 0357 NOSTPS
0250 0270 OPEN RTNA
0251 0270 OPEN RTNA

0252 0270 BOOT, OPEN RTNA
0253 0070 LCT
0254 0275 *77 STPOUT
0255 0075 LSR
0256 0064 LSP

0257 0244 OPEN TEMPD
0260 0071 ESP
0261 0075 LSR

0262 0204 OPEN CURTK1
0263 0120 BR SR7 ZERO

```

/TRIED TO ACCESS A TRACK GREATER THAN 76 DECIMAL

/TARGET EQUALS THE CURRENT TRACK, NO  
/STEPS ARE REQUIRED  
/NOOP; TARGET > ACTUAL RETURN  
/NOOP

/TARGET IS LESS THAN ACTUAL, STEPS NEEDED ALSO START OF  
/OF BOOT SUBROUTINE. SET UP RETURN FROM DIF SUBR

/SOFT UNIT SELECT BIT TO SR7

/PRESELECT UNIT 1

/SR7#0 MEANS UNIT ONE

```

487 0264 0266 *+2
488 0265 0200 OPEN CURTK0
489
490 0266 0071 LCT
491 0267 0075 LSR
492
493 0270 0220 OPEN TARTRK
494 0271 0071 ESP
495
496 0272 0016 SET MDOUT
497
498 0273 0220 JUMP FS
499 0274 2462 DIF
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
0275 0202 STPOUT, JUMP F0
0276 0300 *+2
0277 0014 CLR MDOUT
0300 0070 LCT
0301 0305 DUNSTP
0302 0040 UNMD
0303 0222 JUMP F4
0304 2100 STEPHD

0305 0226 DUNSTP, JUMP F5
0306 2456 HOMERR

0307 0244 OPEN TEMPD
0310 0071 ESP
0311 0075 LSR
0312 0220 OPEN TARTRK
0313 0071 ESP

0314 0200 OPEN CURTK0
0315 0122 BR SR7 ONE
0316 0320 *+2
0317 0204 OPEN CURTK1
0320 0075 LSR
0321 0064 LSP

0322 0220 HDSETL, OPEN TARTRK
0323 0071 ESP
0324 0075 LSR
0325 0254 OPEN TEMPF
0326 0064 LSP

0327 0070 LCT
0328 0323 -44-1

```

/PASS SELECTED CURRENT TRACK TO DIFF SUBR VIA SR

/PASS TARGET TRACK TO DIF VIA CNTR

/ASSUME A STEP OUT

/GO TO THE SUBROUTINE DIF TO CALCULATE THE STEPS NEEDED

/TARGET TRACK IS LESS THAN  
/THE ACTUAL, \*MOVE OUT IS NECESSARY

/TARGET IS GREATER THAN ACTUAL. STEPS IN NEEDED

/COMPLEMENT OF STEPS REQUIRED IS IN THE  
/SHIFT REG. SET UP RETURN FROM STPHD SUBR

/UNLOAD HEAD BEFORE MOVING

/CALL SUBROUTINE STEPHD

/HOME FOUND BEFORE LAST STEP TAKEN

/SOFT UNIT BIT TO SR7

/GET READY TO PASS TARGET TRK TO PROPER  
/CURRENT TRACK

/OPEN PROPER CURRENT TRACK REGISTER  
/BIT7#0 MEANS UNIT ONE

/UPDATE THE CURRENT TRACK ADDRESS

/HEAD IS SETTLED DETERMINE IF ABOVE TRACK 43 DECIMAL  
/PASS TARGET TO MAGCOM VIA TEMPF

/PASS 44 TO MAGCOM VIA TEMPG

```

542 0331 0075 LSR
543 0332 0260 OPEN TEMPG
544 0333 0004 LSP
545
546 0334 0026 /ASSUME TARGET GREATER THAN 43
547
548 0335 0070 /CALL MAGCOM SUBROUTINE
549 0336 0344 /RETURN ADDRESS
550 0337 0075 LSR
551 0340 0270 OPEN RTNA
552 0341 0064 LSP
553 0342 0226 JUMP F5
554 0343 2400 MAGCOM
555
556 0344 0202 ABV43, JUMP F0 /NOOP F06 RETURN, ABOVE TRK 43
557 0345 0346 .+1 /NOOP
558
559 0346 0202 JUMP F0 /F061 ABOVE TRACK 43
560 0347 0351 .+2
561
562 0350 0024 CLR LONCUR /F061 BELOW TRACK 43. WRITE WITH HIGH CURRENT
563
564 0351 0070 CFINSE, LCT /CALL FINDSEC SUBROUTINE TO LOCATE THE DESIRED SECTOR
565 0352 0355 RFINTH
566 0353 0200 JUMP F1
567 0354 0714 FINDSE
568
569 0355 0274 RFINTR, OPEN RTN /RETURN FROM FINDTR SUBROUTINE
570 0356 0207 JUMP F1 IND
571
572
573
574 0357 0250 NOSTPS, OPEN TEMPE /NO STEPS REQUIRED
575 0360 0071 ESP /SOFT HEAD LOAD BIT TO SR7
576 0361 0075 LSR
577
578 0362 0122 BR SR7 ONE /IS HEAD LOADED?
579 0363 0322 H0SETL /YES, GO UPDATE CURRENT CONTROL
580
581 0364 0070 LCT /NO, GO LOAD HEAD AND WAIT FOR 20MS SETTLE TIME
582 0365 0322 H0SETL /RETURN ADDR FROM DLY25 SUBROUTINE
583 0366 0222 JUMP F4
584 0367 2145 DLY25
585
586
587 0370 0212 PFUNCT, JUMP F2 /POINTER FROM GETWORD SUBROUTINE TO
588 0371 1036 FUNCT /FUNCTION DECODE
589
590 0372 0224 PDHREL, JUMP F5 /POINTER TO DRV# CHECK DONE AFTER RECALBRATE
591 0373 2025 DNRCAL
592
593 0374 0000 0 /SPARE LOCATIONS
594 0375 0000 0 /OPEN
595 0376 0000 0 /OPEN
596 0377 0000 0 /OPEN

```

```

597 /ROUTINE: WRITE SECTOR)
598 /THIS ROUTINE TURNS ON WRITE GATE AT WRITE TURN ON TIME,
599 /WRITES A PREAMBLE OF 6 BYTES OF ZEROS, A DATA OR DELETED DATA MARK,
600 /THEN TURNS ON ERASE GATE. ENTER WITH CNTR=100 IF
601 /DELETED DATA, CNTR=0 IF NORMAL DATA MARK. THE DATA MARK, DATA FIELD, CRC
602 /AND ONE BYTE POSTAMBLE ARE WRITTEN. WRITE CURRENT IS TURNED OFF.
603 /511 MICRO SECONDS LATER ERASE CURRENT IS TURNED OFF. A HEADER MUST
604 /THEN BE READ TO INSURE DISK IS STILL UP TO SPEED BEFORE THE WRITE
605 /SECTOR FUNCTION IS COMPLETE.
606
607
608
609
610 0400 0214 *RTSEC, OPEN STAT /DEL DATA BIT TO STAT6
611 0401 0075 LSR
612 0402 0064 LSP
613
614 0403 0070 LCT /CALL SUBROUTINE TO FIND DESIRED TRACK AND SECTOR
615 0404 0400 S*GATE
616 0405 0202 JUMP F0
617 0406 0103 F*J*TP
618
619 0407 0061 S*GATE, FLAG OFF /ALWAYS START WRITING WITH WRITE FLOP CLEARED
620
621 0410 0140 BR *RTEN F /GO REPORT ERROR IF NO WRITE ENABLE
622 0411 0503 PRTEMP
623
624 0412 0214 OPEN STAT /DEL DATA BIT TO SR7 AND ENABLE WRT CURRENT
625 0413 0071 ESP
626 0414 0400 SET *GATE
627 0415 0075 LSR
628 0416 0074 POTATE ZERO
629
630 0417 0234 OPEN TEMPB /USE TEMPB FOR SECOND HALF DATA AM PATTERN
631
632 0420 0057 PRECRC /JAM THE CRC GENERATOR WITH FIRST 6 BITS OF DATA AM
633 0421 0056 CRC ONE
634 0422 0056 CRC ONE
635 0423 0056 CRC ONE
636 0424 0056 CRC ONE
637 0425 0056 CRC ONE
638 0426 0054 CRC ZERO
639
640 0427 0120 BR SR7 ZERO /DELETED DATA
641 0430 0460 DAMSUP /NO, REGULAR DATA MARK
642
643 0431 0070 LCT /YES, SECOND HALF OF DELETED DATA MARK TO CNTR
644 0432 0325 OCTAL /FLUX PATTERN
645
646 0433 0054 CRC ZERO /JAM LAST 2 BITS OF DELETED DATA MARK TO CRC GEN.
647 0434 0054 CRC ZERO /NOOP
648 0435 0002 DISK /NOOP
649 0436 0002 DISK

```

```

652 0437 0063 STASH, TOG FLAG /END OF THE FIRST 0 BIT
653 0440 0075 LSR /PUT SECOND HALF OF THE DESIRED MARK IN THE TEMPB
654 0441 0064 LSP
655 0442 0070 LCT /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
656 0443 0466 HLFOLY
657 0444 0075 LSR
658 0445 0070 LCT /STALL 1.0 MICRO SECONDS
659 0446 0374 -3-1
660 0447 0073 ICT
661 0450 0124 BR COFL F
662 0451 0447 -2
663 0452 0002 DISK /NOOP
664 0453 0070 LCT /SPECIFY 22 ZEROS TO BE WRITTEN BY WRT08 SUBROUTINE
665 0454 0351 -22-1
666 0455 0063 TOG FLAG /WRITE SECOND CLOCK TRANSITION
667 0456 0212 JUMP F2 /CALL WRITE ZEROS SUBROUTINE
668 0457 1322 WRT08
669 0460 0070 DAMSUP, LCT /LOAD SECOND HALF OF NORMAL DATA MARK
670 0461 0337 OCTAL
671 0462 0337 DECIMAL
672 0462 0056 CRC ONE /JAM LAST 2 BITS OF DATA MARK TO CRC GENERATOR
673 0463 0056 CRC ONE
674 0464 0206 JUMP F1 /GO PUT AWAY THE SECOND HALF OF THE DATA MARK
675 0465 0437 STASH
676 0466 0062 HLFOLY, DISK /NOOP
677 0467 0070 LCT
678 0470 0514 WRTDAM /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
679 0471 0075 LSR
680 0472 0070 LCT /NOOP WASTE .A MICRO SECONDS
681 0473 0351 -22-1 /NOOP
682 0474 0070 LCT /NOOP
683 0475 0351 -22-1 /NOOP
684 0476 0070 LCT /SPECIFY 22 BITS TO BE WRITTEN BY WRT08 SUBROUTINE
685 0477 0351 -22-1
686 0478 0063 TOG FLAG /WRITE THE 25TH CLOCK TRANSITION
687 0479 0212 JUMP F2 /CALL WRT08 SUBROUTINE
688 0480 1322 WRT08
689 0503 0070 PRERR, LCT
690 0504 0010 OCTAL
691 0505 0075 LSR /ERROR CODE FOR WRT PROTECT ERROR
692 0506 0214 OPEN STAT
693 0507 0364 LSP
694 0510 0070 LCT
695 0511 0100 KAPROT
696 0512 0226 JUMP F5
697 0513 0010 GOERON
698 0514 0070 WRTDAM, LCT /WASTE 2.0 MICRO SECONDS
699 0515 0375 -2-1
700 0516 0073 ICT
701 0517 0075 LSR
702 0520 0124 BR COFL F
703 0521 0516 1-3
704 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
705 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
706 0524 0352 OCTAL
707 0525 0075 DECIMAL
708 0526 0070 LCT
709 0527 0370 -7-1
710 0530 0062 DISK /NOOP
711 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
712 0532 0502 -1 /ZERO, NO TRANSITION
713 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
714 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
715 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
716 0536 0503 SECHLF /GO GET SECOND HALF
717 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
718 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

707 0503 0070 PRERR, LCT /SET WRITE PROTECT BIT OF STAT BECAUSE A WRITE FUNCTION WAS ATTEMPTED ON
708 0504 0010 OCTAL /ON A WRITE PROTECTED DISKETTE
709 0505 0075 LSR
710 0506 0214 OPEN STAT
711 0507 0364 LSP
712 0510 0070 LCT /ERROR CODE FOR WRT PROTECT ERROR
713 0511 0100 KAPROT
714 0512 0226 JUMP F5
715 0513 0010 GOERON
716 0514 0070 WRTDAM, LCT /WASTE 2.0 MICRO SECONDS
717 0515 0375 -2-1
718 0516 0073 ICT
719 0517 0075 LSR
720 0520 0124 BR COFL F
721 0521 0516 1-3
722 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
723 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
724 0524 0352 OCTAL
725 0525 0075 DECIMAL
726 0526 0070 LCT
727 0527 0370 -7-1
728 0530 0062 DISK /NOOP
729 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
730 0532 0502 -1 /ZERO, NO TRANSITION
731 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
732 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
733 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
734 0536 0503 SECHLF /GO GET SECOND HALF
735 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
736 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

/THIS ROUTINE WILL WRITE EITHER A DATA MARK OR A
/DELETED DATA MARK. THE FIRST HALF OF BOTH MARKS ARE
/IDENTICAL. THE SECOND HALF IS SPECIFIED BEFORE ENTRY BY
/PUTTING THE SECOND HALF BIT PATTERN IN TEMPB

```

```

762 0541 0206 JUMP F1
763 0542 0531 AGAIN
764
765 0543 0234 /SECOND HALF OF DATA MARK TO SR
766 0544 0071 /SR
767 0545 0075 LSR
768
769 0546 0070 LCT
770 0547 0370 -7-1
771
772
773 0550 0120 /SHALL WE WRITE A TRANSITION?
774 0551 0564 /NO
775
776 0552 0063 /YES
777 0553 0082 /NOOP
778
779 0554 0126 /DONE DATA MARKS
780 0555 0566 /YES, GO WRITE DATA
781
782 0556 0073 /NO, BUMP THE LOOP COUNTER
783
784 0557 0074 /BRING UP NEXT HALF BIT TO SR7
785
786 0560 0206 /DO ANOTHER LOOP
787 0561 0550
788
789 0562 0206 A, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
790 0563 0535 /BACK
791
792 0564 0206 B, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
793 0565 0554 /BACK
794
795
796
797
798
799
800
801 0566 0622 /THIS ROUTINE WRITES THE CONTENTS OF THE SECTOR BUFFER.
802 0567 0073 /WRTDAT, SET EGATE
803 0570 0073 /NOOP, WASTE 2 CYCLES
804
805 0571 0170 /WHAT'S THE DATA BIT?
806 0572 0615 /ZERO, GO WRITE NOTHING
807
808 0573 0056 /ONE, UPDATE THE CRC WITH 1
809
810 0574 0063 /WRITE A DATA TRANSITION
811 0575 0073 /NOOP FOR BIT CELL TIMING
812
813 0576 0162 /DONE ENTIRE SECTOR?
814 0577 0624 /YES, GO WRITE THE CRC
815
816 0620 0046 /NO, BRING UP NEXT DATA BIT FROM SEC BUFFER

```

```

817 0601 0070 LCT /NOOP - WASTE 5 CYCLES WITH
818 0602 0376 -2 /NOOP - A SELF TEST OF THE COUNTER
819 0603 0073 /NOOP
820 0604 0124 /SR COFL F /NOOP
821 0605 0624 /NOOP
822
823 0606 0063 /WRITE A CLOCK TRANSITION
824
825 0607 0070 LCT /NOOP - WASTE 4 CYCLES WITH
826 0610 0377 -1 /NOOP - A SELF TEST OF THE COUNTER
827 0611 0124 /SR COFL F /NOOP
828 0612 0624 /NOOP
829
830 0613 0206 /GO WRITE ANOTHER DATA BIT
831 0614 0571 /NOOP
832
833 0615 0054 /UPDATE CRC WITH 0 AND SKIP DATA TRANSITION
834 0616 0206 /NOOP
835 0617 0576 /BACK
836
837
838
839 0620 0070 /A SELF DIAGNOSTIC HAS FAILED
840 0621 0060 /NOOP
841 0622 0226 /NOOP
842 0623 2610 /NOOP
843
844
845
846
847
848
849
850 0624 0070 /THIS ROUTINE WRITES THE 16 BIT CRC GENERATED FOR THE
851 0625 0357 /PRESET BIT COUNTER FOR 16 BITS
852
853 0626 0075 /NOOP WASTE 4 CYCLES AND SELF TEST THE SR
854 0627 0082 /NOOP
855 0630 0120 /SR SR7 ZERO /NOOP
856 0631 0620 /NOOP
857
858 0632 0063 /WRITE A CLOCK TRANSITION
859
860 0633 0076 /NOOP WASTE 6 CYCLES WITH MORE SELFTEST
861 0634 0076 /NOOP
862 0635 0076 /NOOP
863 0636 0076 /NOOP
864 0637 0120 /SR SR7 ZERO /NOOP
865 0640 0620 /NOOP
866
867 0641 0130 /WHAT IS THE CRC BIT
868 0642 0653 /ZERO, DO NOT WRITE ANYTHING
869
870 0643 0056 /ONE, BRING UP THE NEXT BIT
871 0644 0063 /WRITE A DATA TRANSITION

```



```

072 0645 0076 ROTATE ONE /NOOP
073 0646 0073 DBACK, ICT /BUMP THE BIT COUNTER
074 0647 0126 BR COFL T /DONE CRC YET?
075 0650 0656 WRT08 /YES, GO WRITE A POSTAMBLE
076 0651 0206 JUMP F1 /NO, GO WRITE ANOTHER CRC BIT
077 0652 0627 E
078 0653 0054 CRC ZERO /BRING UP NEXT CRC BIT AND SKIP DATA TRANSITION
079 0654 0206 JUMP F1
080 0655 0646 DBACK

```

```

/THIS ROUTINE WRITES THE ONE BYTE POSTAMBLE, TURNS OFF
/WRITES CURRENT, DELAYS 511 MICRO SEC AND TURNS OFF ERASE
/CURRENT, IT UTILIZES THE WRITE ZEROES SUBROUTINE.

```

```

081 WRT08, LCT /SETUP TO CALL WRT08 TO WRITE 8 BITS OF ZEROES
082 CWGATE
083 LSR
084 LCT
085 -0-1

```

```

086 TOG FLAG /WRITE LAST CLOCK TRANSITION OF THE CRC FIELD
087 JUMP F2 /CALL THE SUBROUTINE WRITE ZEROES
088 WRT08

```

```

089 CWGATE, CLR WGATE /DISABLE WRITE CURRENT
090 LCT
091 CEGATE /CALL WRT08 FOR 127 BITS (511.2 MICRO SEC)
092 LSR /DELAY TO ERASE TURN OFF
093 LCT
094 -127-1
095 JUMP F2
096 WRT08

```

```

097 CEGATE, CLR EGATE /DISABLE ERASE CURRENT
098 LCT
099 READOK /CALL WRT08 FOR 25 BIT (101 MICRO SEC) DELAY
100 LSR /BEFORE TRYING TO READ
101 LCT
102 -25-1
103 JUMP F2
104 WRT08

```

```

105 0736 0070 REAJOK, LCT /CALL FIND HEADER ROUTINE TO INSURE

```

```

927 0707 0712 GODONE /THAT THE DISK IS STILL MOVING
928 0710 0216 JUMP F3
929 0711 1482 FINDHD

```

```

930 0712 0212 GODONE, JUMP F2 /WRITE SECTOR FUNCTION IS COMPLETE
931 0713 1486

```

```

/(SUBROUTINE: FINDSECTOR)
/SUBROUTINE TO FIND A SPECIFIC SECTOR, ENTER WITH RETURN ADDRESS
/IN CNTR, DESIRED TRACK ADDRESS IN TRKRD AND DESIRED SECTOR ADDRESS
/IN TMSSEC. THIS SUBROUTINE ASSUMES THAT THE TARGET TRACK HAS ALREADY
/BEEN REACHED.

```

```

941 0714 0276 FINDSE, OPEN RTNA /SAVE RETURN ADDRESS
942 0715 0075 LSR
943 0716 0064 LSP
944 0717 0206 OPEN TEMPG /PRESET SECTOR TRY COUNT TO 52 TRIES
945 0720 0070 LCT
946 0721 0313 -52-1

```

```

947 0722 0075 AGAIN2, LSP /STORE SECTOR TRY COUNT
948 0723 0064 LSP

```

```

949 0724 0070 LCT /CALL SUBROUTINE TO FIND A HEADER
950 0725 0730 CHKSEC
951 0726 0216 JUMP F3
952 0727 1400 FINDHD

```

```

953 0730 0174 CHKSEC, BR FLAG0 ZERO /CORRECT SECTOR? FLAG=1 IF NO
954 0731 0743 WAIT /YES, GO WAIT FOR PREAMBLE

```

```

955 0732 0260 OPEN TEMPG /NO, RECALL SECTOR TRY COUNT AND INCREMENT IT
956 0733 0071 ESP
957 0734 0073 ICT

```

```

958 0735 0124 BR COFL F /52 TRIES MADE FOR SECTOR YET?
959 0736 0722 AGAIN2 /NO, TRY ANOTHER SECTOR

```

```

960 NXHDR, LCT /YES, CANN'T FIND THE SECTOR
961 0740 0070 NXHDR
962 0741 0226 JUMP F5
963 0742 2610 GOERDN

```

```

964 0743 0070 WAIT, LCT /STALL 323.2 MICRO SECONDS TO WAIT FOR DATA PREAMBLE
965 0744 0345 -26-1
966 0745 0073 ICT
967 0746 0124 BR COFL F
968 0747 0745 -2
969 0750 0073 ICT
970 0751 0124 BR COFL F
971 0752 0750 -2
972 0753 0073 ICT

```

```

902 0754 0124
903 0755 0753
904
905 0756 0270
906 0757 0283
907
908
909
910
911 /ROUTINE: READ SECTOR]
912 RDSEC, ROTATE ZERO /ZERO THE STAT
913 ROTATE ZERO
914 OPEN STAT
915 LSP
916
917 LCT
918 GOREAD
919 JUMP F0
920 FINDTR
921
922 GOREAD, JUMP F4
923 READ
924
925
926
927 0
928 0
929 0
930 0
931 0
932 0
933 0
934 0
935 0
936 0
937 0
938 0
939 0
940 0
941 0
942 0
943 0
944 0
945 0
946 0
947 0
948 0
949 0
950 0
951 0
952 0
953 0
954 0
955 0
956 0
957 0
958 0
959 0
960 0
961 0
962 0
963 0
964 0
965 0
966 0
967 0
968 0
969 0
970 0
971 0
972 0
973 0
974 0
975 0
976 0
977 0
978 0
979 0
980 0
981 0
982 0
983 0
984 0
985 0
986 0
987 0
988 0
989 0
990 0
991 0
992 0
993 0
994 0
995 0
996 0
997 0
998 0
999 0
1000 0
1001 0
1002 0
1003 0
1004 0
1005 0
1006 0
1007 0
1008 0
1009 0
1010 0
1011 0
    
```

/CALL THE FIND TRACK SUBROUTINE TO LOCATE DESIRED SECTOR

/GO READ THE DATA FIELD

/OPEN FREE LOCATIONS  
 /OPEN  
 /OPEN  
 /OPEN  
 /OPEN

```

1012
1013
1014
1015 ERDONE, CLR DONE
1016 CLR XREG
1017
1018 INTERF /SELECT INTERFACE BUSS
1019
1020 SET ERR /ASSERT ERROR LINE
1021
1022 JUMP F2 /SKIP NEXT INSTRUCTION
1023 .+2
1024
1025 OKDONE, CLR ERR /NEGATE ERROR LTNE
1026
1027 OPEN STAT /OPEN STAT TO MOVE TO INTERFACE
1028
1029 ESP /STAT OR ERREG TO SR
1030 LSR
1031
1032 CLR SHIFT /CLEAR INTERFACE OUTPUT BUFFER
1033 CLR DONE
1034 CLR XREG
1035
1036 INTERF /SELECT INTERFACE OUTPUT BUSS
1037
1038 CLR SECDAT /SELECT SR AS DATA LINE SOURCE
1039
1040 SET IOOUT /DEFINE DATA DIRECTION AS OUT (TO INTERFACE)
1041
1042 LCT /MOVE SR TO INTERFACE SERIALY
1043 .-8-1
1044 SET SHIFT
1045 CLR SHIFT
1046 ICT
1047 ROTATE ZERO
1048 BR COPL F
1049 .-5
1050
1051 CLR IOOUT /NEXT TRANSFER WILL BE FROM INTERFACE
1052
1053 STDONE, SET DONE /FUNCTION IS DONE
1054 LCT /CALL GET COMMAND SUBROUTINE TO GET NEXT FUNCTION
1055 PFUNCT
1056 JUMP F4
1057 GETCMD
1058
1059 FUNCT, ROTATE /MOVE UNIT SELECT BIT TO SR7
1060 ROTATE
1061 ROTATE
1062 BR SR7 ONE /FLAG IS ALREADY SET. SAVE UNIT IN FLAG, ONCOUNT 0
1063 .+2
1064 FLAG OFF
1065
1066 ROTATE /GET FIRST FUNCTION BIT TO SR7
    
```

1067			
1068	1045 0120	BR SR7 ZERO	
1069	1046 1066	FUNCT4	/FUNCTION 4 OR GREATER
1070			
1071	1047 0074	ROTATE	/GET 2ND FUNCTION BIT
1072			
1073	1050 0120	BR SR7 ZERO	
1074	1051 1057	FUNCT2	/FUNCTION CODE IS 2 OR 3
1075			
1076			
1077	1052 0074	ROTATE	/GET LAST FUNCTION BIT
1078			
1079	1053 0120	BR SR7 ZERO	
1080	1054 1107	EMPTYBUF	/FUNCTION CODE 1
1081			
1082	1055 0212	JUMP F2	/FUNCTION CODE "
1083	1056 1110	FILLBUF	
1084			
1085	1057 0074	FUNCT2, ROTATE	/GET LAST FUNCTION BIT
1086			
1087	1060 0120	BR SR7 ZERO	
1088	1061 1105	PROSEC	/FUNCTION CODE 3
1089			
1090	1062 0070	LCT	/CLR CNTR BITS TO INDICATE NORMAL DATA
1091	1063 0000	0	/FUNCTION 2
1092	1064 0206	JUMP F1	
1093	1065 0400	WRTSEC	
1094			
1095	1066 0074	FUNCT4, ROTATE	/GET 2ND FUNCTION BIT
1096			
1097	1067 0120	BR SR7 ZERO	
1098	1070 1076	FUNCT6	/FUNCTION CODE IS 6 OR GREATER
1099			
1101	1071 0074	ROTATE	/GET LAST FUNCTION BIT
1102			
1103	1072 0120	BR SR7 ZERO	
1104	1073 1224	RDRSTAT	/FUNCTION 5
1105			
1106	1074 0212	JUMP F2	/FUNCTION 4=UNUSED
1107	1075 1243	CLRID	
1108			
1109	1076 0074	FUNCT6, ROTATE	/GET LAST FUNCTION BIT
1110			
1111	1077 0120	BR SR7 ZERO	
1112	1100 1275	RDEREG	/FUNCTION 7
1113			
1114	1101 0070	LCT	/SET CNTR6 TO INDICATE DELETED DATA
1115	1122 2120	OCTAL	
1116			
1117	1103 2206	DECIMAL	
1118	1134 0400	JUMP F1	/FUNCTION 6
1119			
1120	1105 0206	PROSEC, JUMP F1	/POINTER TO READ SECTOR FUNCTION
1121	1106 0760	RDRSTAT	

1122			
1123			
1124			
1125			
1126			
1127			
1128			
1129			
1130			
1131			
1132	1107 0016	EMPTYBUF, SET IOOUT	/IOOUT IS CLEARED, SET IT TO INDICATE DATA IS /MOVING TO THE INTERFACE
1133			
1134			
1135	1110 0074	FILLBUF, ROTATE ZERO	/CLEAR STAT
1136	1111 0274	ROTATE ZERO	
1137	1112 2214	OPEN STAT	
1138	1113 0064	LSP	
1139			
1140	1114 0210	OPEN ERREG	/CLEAR ERREG
1141	1115 0264	LSP	
1142			
1143	1116 0061	FLAG OFF	/NOOP
1144			
1145	1117 0044	CLR BAR SHORT	/ADDRESS THE 1ST BIT OF SECTOR BUFFER
1146			
1147	1120 0070	LCT	
1148	1121 0177	-120-1	/SET UP BYTE COUNT TO 120 (6 BIT) OR 64 (12 BIT)
1149	1122 0152	BR XIIBIT F	
1150	1123 1126	.+3	
1151	1124 0070	LCT	
1152	1125 0277	-64-1	
1153	1126 0230	OPEN TEMPA	
1154			
1155	1127 0106	BR 10830T T	/WHICH FUNCTION IS THIS?
1156	1130 1210	EMPTY1	/EMPTYBUF
1157			
1158	1131 0012	XFRQ, SET XREQ	/REQUEST DATA TRANSFER
1159			
1160	1132 0073	ICT	/INCREMENT BYTE COUNT AND RESTORE
1161	1133 0075	LSR	
1162	1134 0064	LSP	
1163			
1164	1135 0070	LCT	/CALL WAITRUN SUBR TO WAIT FOR DATA TRANSFER
1165	1136 1141	NEWORD	
1166	1137 0222	JUMP F4	
1167	1140 2312	WAITRN	
1168			
1169	1141 0230	NEWORD, OPEN TEMPA	/REOPEN THE BYTE COUNT REGISTER BECAUSE WAITRN CLOSED IT
1170	1142 0070	LCT	/SET UP BIT COUNT IN CNTR TO 6 BITS OR 12 BITS
1171	1143 0167	-6-1	
1172	1144 0150	.+3	
1173	1145 1150	.+3	
1174	1146 0070	LCT	
1175	1147 0363	-12-1	



```

1287 1261 1251      *0
1288      BR FLAGO T      /IF FLAG IS SET THEN ROTATE IS DONE
1289      GODUN
1290 1262 0176
1291 1263 1272
1292      FLAG ON
1293      ROTATE ZERO
1294      LCT
1295      -2-1
1296      JUMP F2
1297      ROT
1298
1299      GODUN, LSP      /RESTORE STAT AND GO DONE
1300      JUMP F2
1301      OKDONE
1302 1274 1006
1303
1304      /ROUTINE: READ ERROR REGISTER]
1305
1306
1307      RDEREG, OPEN ERREG
1308      JUMP F2
1309      OKDONE+2
1310 1277 1010
1311
1312
1313      /SUBROUTINE: DELAY]. THIS SUBROUTINE PROVIDES DELAYS IN MULTIPLES
1314      /OF .1MS. ENTER WITH RETURN ADDRESS IN THE SHIFT REG.
1315      /AND MULTIPLIER IN THE COUNTER
1316
1317      DELAY, OPEN RTNB      /SAVE THE RETURN ADDRESS
1318      LSP
1319
1320      LSR      /MULTIPLIER TO SHIFT REGISTER
1321
1322      LCT      /DELAY 498 CYCLES (98 MICRO SECONDS)
1323      -122-1
1324      ICT
1325      OPEN RTNB
1326      BR COFL F
1327      -3
1328 1307 0124
1329      ESP      /MOVE MULTIPLIER TO CNTR VIA RTNB
1330      LSP
1331      LSR
1332      LSR
1333      LSR
1334      LSP
1335      ICT      /INCREMENT THE MULTIPLIER
1336
1337      BR COFL F      /ANY MORE .1MS LOOPS?
1338      DELAY+1      /YES, GO TO IT
1339
1340      JUMP F4 IND      /NO, RETURN FROM SUBROUTINE
1341

```

```

1342
1343      /SUBROUTINE: WRITE ZEROS]
1344      /THIS SUBROUTINE WRITES A SPECIFIED NUMBER OF ZEROS IF
1345      /WRITE GATE IS ON. IF WRITE GATE IS OFF IT ACTS AS A
1346      /DELAY OF N.5 BITS. ENTRANCE IS MADE WITH RETURN ADDRESS
1347      /IN THE SR. NUMBER OF BITS IN THE CNTR, AND A CLOCK
1348      /TRANSITION OCCURRING IMMEDIATELY PRIOR TO THE JUMP INTO
1349      /THIS SUBROUTINE.
1350
1351      *RTCS, OPEN RTN      /SAVE RETURN ADDRESS
1352      LSP
1353
1354      LSR      /PUT BIT COUNTER IN SR
1355
1356      OPEN TEMPA      /TEMPA IS THE PATH THROUGH THE SP
1357
1358      LOOP, LCT      /STALL 2.6 MICRO SECONDS
1359      -3-1
1360      ICT
1361      BR COFL F
1362      *2
1363      LSP      /NOOP
1364      ESP      /NOOP
1365
1366      TCG FLAG      /WRITE A CLOCK TRANSITION IF WRT GATE IS SET
1367
1368      LSP      /PUT BIT COUNT IN THE COUNTER
1369      ESP
1370
1371      ICT      /INCREMENT BIT COUNT
1372
1373      LSR      /PUT UPDATED BIT COUNT BACK IN SR
1374
1375      BR COFL F      /DONE ALL BITS?
1376      LOOP      /NO
1377
1378      OPEN RTN      /YES, RETURN FROM SUBROUTINE
1379      JUMP IND F1
1380
1381
1382      PGOTIT, JUMP F4      /POINTER TO GETWORD FROM WAITRUN
1383      GOTIT
1384
1385      /ROUTINE: INITIALIZE CONT.]
1386
1387      TEST2, FLAG OFF      /CLEAR FLAG TO INDICATE R10 IS BEING TEST'D
1388
1389      TEST1, LCT      /LOOP TO TEST THAT SR IS 252 AND THAT
1390      -5-1      /IT CAN BE SHIFTED,
1391
1392      TOTAGN, BR SR7 ZERO      /TEST FAILURE
1393      INTER1
1394      ROTATE ONE
1395      BR SR7 ONE
1396

```

```

1397 INTER1
1398 ROTATE ZERO
1399 ICT
1400 BR COFL F
1401 TSTAGN
1402
1403 OPEN R10
1404 ESP
1405 LSR
1406
1407 ROTATE ZERO
1408
1409 BR FLAGO ONE
1410 TEST2
1411
1412 TESTDN, JUMP F0
1413 TSTRN
1414
1415 INTER1, SET ERR
1416 JUMP F2
1417 STDONE
1418
1419
1374 1374 2000 /OPEN
1375 0
1376 0
1377 0
1378 0
1379 0
1380 0
1381 0
1382 0
1383 0
1384 0
1385 0
1386 0
1387 0
1388 0
1389 0
1390 0
1391 0
1392 0
1393 0
1394 0
1395 0
1396 0
1397 0
1398 0
1399 0
1400 0
1401 0
1402 0
1403 0
1404 0
1405 0
1406 0
1407 0
1408 0
1409 0
1410 0
1411 0
1412 0
1413 0
1414 0
1415 0
1416 0
1417 0
1418 0
1419 0

```

```

/TEST FAILURE
/CONTENTS OF R10 TO SR, SHOULD BE 125
/SHIFT SR ONCF TO CHANGE 125 TO 252
/HAS R10 BEEN TESTED ALREADY?
/NO
/YES, RETURN TO REMAINING INITIALIZE ROUTINE
/SELF TEST ERROR, SET ERROR AND GO SET DONE

```

```

1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474

```

```

/THIS ROUTINE LOCATES A SIX BYTE PREAMBLE OF ZEROES.
/STORE RETURN ADDRESS
/256 TO BAD START INNER COUNT
/3 TO CNTR FOR BAD START OUTER COUNT, 768 BAD STARTS ALLOWED
/RESTORE BAD START COUNT
/RESET FOR A COUNT OF 4896 AS PREAMBLE FAILURE COUNT
/24 TO CNTR AS ZERO BIT COUNT
/RESTORE ZERO BIT COUNT
/PUT 0 IN SR7 FOR DATA COMPARISONS, ALSO CONSTANT FOR 48 MICRO SEC WAIT BRANCH
/WAIT 48 MICRO SECONDS FOR SEP CLK
/ERROR, NO SEP CLK
/WHAT IS SEP DATA?
/ONE, GO CHECK PREAMBLE FAILURES
/ZERO FOUND, CHECK ZERO COUNT
/NEED MORE ZEROES FOR PREAMBLE
/FOUND PREAMBLE, CLR FLAG TO INDICATE SEARCH FOR IDAM
/START SEARCH FOR IDAM OR DATA AM, BAR IS NOSTART COUNTER
/WAIT 48 MICRO SEC FOR SEP CLK

```

```

/ISUBROUTINE! FINDHEADER AND FIND DATA ADDRESS MARK]
/SUBROUTINE TO LOCATE A LEGAL HEADER (CORRECT CRC AND TRACK #)
/ENTER WITH THE RETURN ADDRESS IN CNTR. ALSO ROUTINE TO FIND A DATA MARK
/FOR DELETED DATA MARK.

```

```

1400 0264 FINDMD, OPEN RTNB
1401 0075 LSR
1402 2264 LSP
1403 0230 OPEN TEMPA
1404 0070 LCT
1405 0377 -1
1406 0075 LSR
1407 0264 LSP
1408 0234 OPEN TEMPB
1409 0070 LCT
1410 0374 -3-1
1411
1412 0075 TRYAGN, LSR
1413 0064 LSP
1414 0045 CLR BAR LONG
1415 0240 OPEN TEMPC
1416 0070 LCT
1417 0347 -24-1
1418 0075 LSR
1419 0064 LSP
1420 0070 LCT
1421 0067 -200-1
1422 0075 LSR
1423 0346 *BR SEPCLK T
1424 1432 *+3
1425
1426 0216 JUMP F3
1427 1667 TIMERR
1428
1429 0154 BR DECSR7 F
1430 1746 NOZERO
1431 0071 ESP
1432 0073 ICT
1433 0124 BR COFL F
1434 1421 MORE08
1435 0061 FLAG OFF
1436
1437 0045 GETDAM, CLR BAR LONG
1438 LCT
1439 0070

```

```

1475 1443 0067 -200-1
1476 1444 0046 WBR SEPCLK T
1477 1445 1450 .+3
1478 1446 0216 JUMP F3
1479 1447 1667 TIMERR
1480
1481 1450 0156 BR DECSR7 T
1482 1451 1755 NOTYET
1483
1484 1452 0164 BR MCEGSR F
1485 1453 1673 BADSRT
1486
1487 1454 0057 PRECRC
1488 1455 0056 CRC ONE
1489 1456 0056 CRC ONE
1490
1491 1457 0070 LCT
1492 1460 0067 -200-1
1493 1461 0346 WBR SEPCLK T
1494 1462 1465 .+3
1495 1463 0216 JUMP F3
1496 1464 1667 TIMERR
1497
1498 1465 0156 BR DECSR7 T
1499 1466 1673 BADSRT
1500 1467 0166 BR MCEGSR T
1501 1470 1673 BADSRT
1502
1503 1471 0056 CRC ONE
1504 1472 0056 CRC ONE
1505 1473 0056 CRC ONE
1506
1507 1474 0070 LCT
1508 1475 0067 -200-1
1509 1476 0346 WBR SEPCLK T
1510 1477 1502 .+3
1511 1500 0216 JUMP F3
1512 1501 1667 TIMERR
1513
1514 1502 0154 BR DECSR7 F
1515 1503 1673 BADSRT
1516 1504 0164 BR MCEGSR F
1517 1505 1673 BADSRT
1518
1519 1506 0070 LCT
1520 1507 0000 0
1521 1510 0075 LSR
1522
1523 1511 0070 LCT
1524 1512 0067 -200-1
1525 1513 0346 WBR SEPCLK T
1526 1514 1517 .+3
1527 1515 0216 JUMP F3
1528 1516 1667 TIMERR
1529

```

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 10-2
1530 1517 0154 BR DECSR7 F
1531 1520 1673 BADSRT
1532 1521 0042 LDMD
1533 1522 0042 LDMD
1534 1523 0164 BR MCEGSR F
1535 1524 1673 BADSRT
1536
1537 1525 0070 LCT
1538 1526 0067 -200-1
1539 1527 0346 WBR SEPCLK T
1540 1530 1533 .+3
1541 1531 0216 JUMP F3
1542 1532 1667 TIMERR
1543
1544 1533 0156 BR DECSR7 T
1545 1534 1673 BADSRT
1546
1547 1535 0176 BR FLAGO T
1548 1536 1675 DAM
1549
1550 1537 0164 BR MCEGSR F
1551 1540 1673 BADSRT
1552
1553 1541 0056 CRC ONE
1554
1555 1542 0070 LCT
1556 1543 0067 -200-1
1557 1544 0346 WBR SEPCLK T
1558 1545 1550 .+3
1559 1546 0216 JUMP F3
1560 1547 1667 TIMERR
1561
1562 1550 0156 BR DECSR7 T
1563 1551 1673 BADSRT
1564 1552 0164 BR MCEGSR F
1565 1553 1673 BADSRT
1566
1567 1554 0042 LDMD
1568
1569 1555 0056 CRC ONE
1570
1571 1556 0070 LCT
1572 1557 0067 -200-1
1573 1560 0346 WBR SEPCLK T
1574 1561 1564 .+3
1575 1562 0216 JUMP F3
1576 1563 1667 TIMERR
1577
1578 1564 0156 BR DECSR7 T
1579 1565 1673 BADSRT
1580 1566 0166 BR MCEGSR T
1581 1567 1673 BADSRT
1582
1583 1570 0054 CRC ZERO
1584

```

```

1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639

```

/THIS ROUTINE COMPARES THE HEADER TRACK ADDRESS TO THE  
 /DESIRED TRACK ADDRESS ON THE FLY. IT IS ENTERED AFTER  
 /FINDING THE IDAM, ERREG BIT 7 IS SET IF AN ERROR IS DETECTED.

```

HDCOM, OPEN TARTRK /TARGET TRACK ADDRESS TO BR
ESP
LSR
LCT /SET BIT COUNTER TO 8
-8-1
AGAIN3, BR SEPCLK F /WAIT FOR BIT CELL
.-1
BR DEGR7 T /SEP DATA EQUAL TO BR77
.+4 /NO, TRACK COMPARE ERROR
ROTATE ZERO /YES, GET NEXT TRACK ADDRESS BIT
JUMP F3
.+4
OPEN ERREG /SET ERREG BIT 9 TO INDICATE TRACK ERROR
ROTATE ONE
LSP
DATCRC /UPDATE THE CRC
ICT /INCREMENT AND TEST THE BIT COUNTER
BR COFL F /GO DO NEXT BIT
AGAIN3
LCT /TRACK COMPARED, SET UP BIT COUNTER FOR 8 BYTE
-8-1
AGAIN4, BR SEPCLK F /WAIT FOR BIT
.-1
FLAG OFF /CLEAR FLAG FOR NEXT ROUTINE
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /INCREMENT AND TEST BIT COUNT
BR COPL F /GO DO ANOTHER BIT
AGAIN4 /CONTINUE

```

```

1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694

```

/THIS ROUTINE COMPARES THE HEADER SECTOR ADDRESS WITH THE  
 /TARGET SECTOR ADDRESS ON THE FLY. IT IS ENTERED FROM  
 /THE TRACK COMPARE ROUTINE. A MISMATCH WILL SET THE FLAG.

```

OPEN TARSEC /TARGET SECTOR ADDRESS TO BR
ESP
LSR
LCT /SET UP BIT COUNTER FOR 8 BITS
-8-1
AGAIN5, BR SEPCLK F /WAIT FOR A BIT
.-1
BR DEGR7 T /NO- DO THEY COMPARE?
.+3 /BAD, GO SET THE FLAG
JUMP F3 /GOOD, SKIP THE ERROR FLAG.
.+2
FLAG ON /SET FLAG TO INDICATE MISMATCH
ROTATE ZERO /BRING UP NEXT BIT
DATCRC /UPDATE THE CRC
ICT /BUMP THE BIT COUNTER
BR COFL F /ALL BITS COMPARED?
AGAIN5 /NO, LOOP BACK
LCT /YES, SETUP TO WAIT FOR END OF
-24-1 /CRC
AGAIN6, BR SEPCLK F /WAIT FOR BIT
.-1
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /BUMP THE BIT COUNTER
AGAIN6 /ALL DONE?
AGAIN6 /NO, LOOP BACK
JUMP F5 /YES, GO CHECK IF CRC IS ALL ZEROS
CKMCR
TIMERR, LCT /80 MICROSEC PASSED AND NO SEP CLOCK HAS BEEN
KTIMERR
JUMP F5
GOERDN

```



```

1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
BADSR, JUMP F5
BADSR, BDRST
/POINTER TO BADSTART ON IDAM OR DATA AM
/MISSING CLK SHOULD BE T
/MISSING CLK SHOULD BE T
/JAM 6TH CRC BIT OF DATA AM
/WAIT FOR SIXTH BIT CELL
-200-1
WBR SEPCLK T
+3
JUMP F3
TIMERR
BR MCEGSR F
BADSR T
LDMD
/NOOP FOR LONG SEP CLK
RR DEOSR7 T
DELDAT
/IF DATA8 THEN LOOK FOR DELETED DATA AM
CRC ONE
/JAM 7TH BIT OF DATA AM
LCT
-200-1
WBR SEPCLK T
+3
JUMP F3
TIMERR
CRC ONE
/JAM LAST BIT OF DATA AM
BR DEOSR7 F
ENDDM
/FLAG IS SET TO INDICATE NORMAL DATA MARK
JUMP F3
BADSR T
/LAST DATA BIT WAS BAD
DELDAT, CRC ZERO
LCT
-200-1
WBR SEPCLK T
1673 0226
1674 2555
1675 0166
1676 1673
1677 0054
1700 0070
1701 0067
1702 0346
1703 1706
1704 0216
1705 1667
1706 0164
1707 1673
1710 0042
1711 0156
1712 1727
1713 0056
1714 0070
1715 0067
1716 0346
1717 1722
1720 0216
1721 1667
1722 0056
1723 0154
1724 1742
1725 0216
1726 1673
1727 0054
1730 0070
1731 0067
1732 1722
1733 0216
1734 1667
1735 0056
1736 0154
1738 1742
1739 0216
1741 1667
1742 1673
1743 0054
1744 0070
1745 0067
1746 1722
1748 0346
1749 0054

```

```

1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
+3
JUMP F3
TIMERR
FLAG OFF
CRC ZERO
BR DEOSR7 F
BADSR T
ENDDM, BR MCEGSR F
BADSR T
JUMP F4
DATA
NOZERO, INCR BAR
BR BAROFL F
TRYAGN+3
LCT
KNXPRAM
JUMP F5
GOERDN
MUTVET, INCR BAR
LDMD
BR BAROFL F
GETDAMY1
LCT
KNXIDAM
JUMP F5
GOERDN
PNTRDY, JUMP F2
CLRZD
P/SRDY, JUMP F2
CLRZD
PNORDY, JUMP F2
OKDONE
JUMP F5
INTRDY
0
0
0
/OPEN
/OPEN
/OPEN
1733 1736
1734 0216
1735 1667
1736 0061
1737 0054
1740 0154
1741 1673
1742 0164
1743 1673
1744 0222
1745 2206
1746 0046
1747 0156
1750 1416
1751 0070
1752 0120
1753 0226
1754 2610
1755 0246
1756 0042
1757 0160
1760 1442
1761 0070
1762 0130
1763 0226
1764 2610
1767 0212
1768 1243
1791 0212
1792 1243
1793 0212
1794 1006
1796 0226
1797 2631
1798 0000
1799 0000
1801 0000
1802 0000

```

```

1803 /SUBROUTINE GETWORD AND GETCOMMAND1
1804 /SUBROUTINE TO GET AN EIGHT BIT WORD FROM THE INTERFACE.
1805 /IF TALKING TO A PDP8 INTERFACE IN 12 BIT MODE, THERE
1806 /WILL BE FOUR MEANINGLESS BITS PRECEDING THE DESIRED EIGHT
1807 /BIT WORD. ENTER THIS SUBROUTINE WITH THE RETURN ADDRESS
1808 /IN THE COUNTER. EXIT WITH THE ONES COMPLIMENT OF THE
1809 /DESIRED WORD IN THE SHIFT REGISTER. PARITY IS COMPUTED AND
1810 /CHECKED ON ALL WORDS.
1811
1812
1813 GETWRD, SET XREQ /REQUEST A WORD FROM INTERFACE
1814
1815 GETCMD, LSR /STASH THE RETURN ADDRESS
1816 OPEN RTNA
1817 LSP
1818
1819 LCT /CALL SUBR WAITRN TO WAIT FOR A WORD
1820 PGOTIT
1821 JUMP F4
1822 WAITRN
1823
1824 GOTIT, OFF FLAG /CLEAR FLAG FOR PARITY CHECK
1825
1826 CLR ENR /IN CASE RUN HAS A RESPONSE TO DONE
1827 CLR DONE
1828
1829 LCT /SET UP BIT COUNT IN CNTR. 8 BIT OR 12 BIT
1830 *-8-1
1831 BR XIIBIT F
1832 *-3
1833 LCT
1834 *-12-1
1835
1836 *ATDAT, BR DATAIN ONE /WHAT IS THE DATA BIT?
1837 *GOTONE /ITS A ONE, GO SAVE IT
1838
1839 BR COFL T /ITS A ZERO, WAS IT THE PARITY BIT (9TH BIT)?
1840 CHKPAR /YES, GO CHECK PARITY
1841
1842 ROTATE ONE /NO SAVE THE DATA BIT COMPLIMENTED IN SR
1843
1844 JUMP F4 /GO SHIFT UP ANOTHER BIT.
1845 NUTHER
1846
1847
1848
1849
1850 GOTONE, TOG FLAG /COMPLIMENT THE PARITY GENERATOR
1851
1852 BR COFL T /WAS IT THE PARITY BIT?
1853 CHKPAR /YES, GO CHECK PARITY
1854
1855 ROTATE ZERO /NO, SAVE THE COMPLIMENTED DATA BIT IN SR
1856
1857 NUTHER, SET SHIFT /SHIFT PULSE AND INCREMENT BIT COUNT

```

```

1858 2035 0073 ICT
1859 2036 0024 CLR SHIFT
1860
1861 2037 0222 JUMP F4
1862 2040 2021 PAYDAT
1863
1864
1865 2041 2176 CHKPAR, BR FLAGO ONE /WHERE THERE AN ODD NO. OF ONES?
1866 2042 2076 GOTWRD /YES, PARITY HAS GOOD
1867
1868 2043 0214 OPEN STAT /NO, STAT TO SR
1869 2044 0371 ESP
1870 2045 2075 LSR
1871
1872 LCT
1873 *-5-1
1874 BR SR7 T
1875 *-4
1876 ROTATE ZERO
1877 JUMP F4
1878 *-2
1879 ROTATE ONE
1880 ICT
1881 2057 0124 BR COFL F
1882 2060 2050 *-8
1883
1884 2061 0074 ROTATE ZERO
1885 2062 0076 ROTATE ONE
1886
1887 2063 0122 BR SR7 T
1888 2064 2070 *-4
1889 ROTATE ZERO
1890 2065 2074 JUMP F4
1891 2067 2071 *-2
1892 2070 0076 ROTATE ONE
1893
1894 2071 0064 LSP
1895
1896 2072 0070 LCT
1897 2073 0210 KPARER /ERRCODE FOR PARITY ERROR
1898 2074 0226 JUMP F5
1899 2075 2610 GOERON
1900
1901 2076 0270 GOTWRD, OPEN RTNA /WORD WAS GOOD, EXIT FROM GETWRD, GETCMD
1902 2077 0263 JUMP F0 IND

```





```

2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161

```

/SUBROUTINE: WAIT FOR RUN  
 /THIS SUBROUTINE WILL WAIT FOR RUN. IF 46MS ELAPSES, THE HEAD IS UNLOADED  
 /AND THE ROUTINE CONTINUES WAITING FOR RUN. RETURN ADDRESS IS PASSED  
 /VIA THE COUNTER

```

    WATRNB, OPEN RTNB /STASH THE RETURN ADDRESS
    LSR
    LSP
    BR RUN T /GOT RUN?
    GOTRUN
    OPEN TEMPC /PRESET LOOP COUNTER TO 0
    LCT
    0
    LSH /RESTORE LOOP COUNT
    LSP
    WBR RUN T /TIME WHILE WAITING FOR FUN
    GOTRUN
    WBR RUN T
    GOTRUN
    WBR RUN T
    GOTRUN
    WBR RUN T
    GOTRUN
    ESP /INCREMENT AND TEST LOOP COUNT
    ICT
    BR COFL F
    BACK /46MS NOT ELAPSED YET
    OPEN TEMPE /TIME IS EXPIRED (45.6 MS). CLEAR THE SOFT HDLD BIT AND UNLOAD THE HEAD
    ICT
    LSR
    LSP
    UNHD
    BR RUN F /WAIT FOR RUN. FOREVER IF NECESSARY
    0=1
    GOTRUN, CLR XREG /IF RUN WAS RESPONSE TO XFREG
    OPEN RTNB /RETURN FROM WATRNB SUBROUTINE
    JUMP IND F2
  
```

```

2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196

```

/ROUTINE: INITIALIZE CONT.  
 /CONTINUATION OF THE INITIALIZE SELF TEST

```

    TEST, LCT /LOAD R5 WITH TEST PATTERN 252
    OCTAL
    252
    DECIMAL
    LSR
    OPEN R5
    LSP
    LCT /LOAD H10 WITH TEST PATTERN 125
    OCTAL
    125
    DECIMAL
    LSR
    OPEN R10
    LSP
    FLAG ON /SET FLAG AND TEST IT
    BR FLAGO T
    +3
    JUMP F2
    INTER1 /FLAG FAILURE
    OPEN R5 /CONTENTS OF R5 TO SR. SHOULD BE 252
    ESP
    LSR
    JUMP F2 /GO CONTINUE INIT TEST IN FLD 2
    TEST1
    V
    0
    /OPEN
    /OPEN
  
```



/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1502  
 2307 2476 0073 ICT /INCREMENT A  
 2308 2477 0226 JUMP F5 /GO BACK TO TEST A AGAIN  
 2309 2500 2463 DIF+1  
 2310  
 2311  
 2312 2501 0270 DIFB, OPEN RTNA /B IS THE COMPLEMENT OF THE DIFFERENCE  
 2313 2502 0203 JUMP F0 IND /EXIT A=BB  
 2314  
 2315  
 2316  
 2317 2503 0270 DIFA, OPEN RTNA /A IS THE COMPLEMENT OF THE DIFFERENCE  
 2318 2504 0071 ESP /INCREMENT THE RETURN ADDRESS BY 2  
 2319 2505 0073 ICT  
 2320 2506 0073 ICT  
 2321 2507 0064 LSP /RESTORE RETURN ADDRESS TO SCRATCHPAD AND A TO BR  
 2322 2510 0075 LSR  
 2323 2511 0071 ESP  
 2324 2512 0064 LSP  
 2325 2513 0075 LSR  
 2326  
 2327 2514 0203 JUMP F0 IND /EXIT A=BB  
 2328  
 2329  
 2330  
 2331  
 2332  
 2333  
 2334  
 2335  
 2336  
 2337  
 2338  
 2339  
 2340  
 2341  
 2342  
 2343  
 2344  
 2345  
 2346  
 2347  
 2348  
 2349  
 2350  
 2351  
 2352  
 2353  
 2354  
 2355  
 2356  
 2357  
 2358  
 2359  
 2360  
 2361

/[ROUTINE1 FIND HEADER CONT.]  
 /THIS ROUTINE CHECKS THE CRC, AND THE RESULTS OF THE TRACK  
 /AND SECTOR COMPARISONS.

CKHCRC, LCT /PRESET BIT COUNT TO 16 FOR CRC  
 -16-1  
 BR CRC16 ONE /IS CRC ZERO  
 HRCRCR /NO, LOG ERROR AND TRY AGAIN  
 ICT /YES, CRC GOOD SO FAR, BUMP BIT CNTR  
 CRC ZERO /BRING UP NEXT CRC BIT  
 BR COFL F /ALL BITS TESTED?  
 .05 /NO, BRANCH BACK  
 OPEN ERREG /YES, CRC WAS GOOD, CHECK TRK COMP  
 ESP  
 LSR  
 LCT /ROTATE BIT 0 TO BIT 7  
 -7-1  
 ROTATE ZERO  
 ICT  
 BR COFL F /DONE ROTATING?  
 .03 /NO

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1503  
 2362 2536 0122 BR SR7 ONE /YES, WAS THERE A BAD COMPARE  
 2363 2537 2542 TKSNER /YES, GO REPORT A TRACK SEEK ERROR  
 2364  
 2365 2544 0264 OPEN RTNA /CORRECT TRACK, EXIT FROM FIND HDR SUBR  
 2366 2541 0207 JUMP F1 IND  
 2367  
 2368  
 2369  
 2370  
 2371 2542 0070 TKSNER, LCT /HEADER CRC WAS NOT CORRECT  
 2372 2543 0150 KTKSKR /ADDRESS DID NOT COMPARE, MUST  
 2373 2544 0226 JUMP F5 /EXIT TO ERROR NONE  
 2374 2545 2610 GOERDN  
 2375  
 2376  
 2377 2546 0070 HRCRCR, LCT /HEADER CRC WAS NOT CORRECT  
 2378 2547 0140 KRCRCR /ROTATE BIT 0 TO BIT 7  
 2379 2552 0275 LSR /ROTATE ZERO  
 2380 2551 0210 OPEN ERREG /LOG THE ERROR  
 2381 2552 0064 LSP  
 2382  
 2383 2553 0226 JUMP F5 /GO TRY ANOTHER HEADER  
 2384 2554 2557 RADHDR  
 2385  
 2386  
 2387  
 2388  
 2389 2555 0170 BDSRT, BR FLAGO T /BAD START ON DATA AM OR IDAM?  
 2390 2556 2577 RADDAM  
 2391  
 2392 2557 0230 BADHDR, OPEN TEMPA /IDAM, INCREMENT AND TEST BAD START INNER COUNT  
 2393 2560 0071 ESP  
 2394 2561 0073 ICT  
 2395 2562 0275 LSR  
 2396 2563 0064 LSP  
 2397 2564 0124 BR COFL F /NO OVERFLOW, GO TRY ANOTHER HEADER  
 2398 2565 2615 PTRYAG /INCREMENT AND TEST BAD START OUTER COUNT  
 2399 2566 0234 OPEN TEMPB  
 2400 2567 0071 ESP  
 2401 2570 0073 ICT  
 2402 2571 0124 BR COFL F /NO OVERFLOW, GO TRY AGAIN  
 2403 2572 2615 PTRYAG /TOO MANY TRIES FOR A HEADER  
 2404 2573 0070 LCT  
 2405 2574 0160 XSTRYS, KXSTRYS  
 2406 2575 0226 JUMP F5  
 2407 2576 2610 GOERDN  
 2408  
 2409  
 2410 2577 0234 BADDAM, OPEN TEMPB  
 2411 2600 0071 ESP  
 2412 2601 0073 ICT  
 2413 2602 0075 LSR  
 2414 2603 0064 LSP  
 2415 2604 0124 BR COFL F  
 2416 2605 2617 PGETDA /NO OVERFLOW GO TRY FOR DATA AM AGAIN

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 13-4
2417 2609 0070 NODAM, LCT
2418 2607 0170 LCT KNODAM
2419 2610 0210 GOERDN, OPEN ERREG
2420 2611 0075 LSR
2421 2612 0064 LSR
2422 2613 0212 JUMP F2
2423 2614 1000 ERDONE
2424
2425 2615 0216 /PTRVAG, JUMP F3
2426 2616 1413 /POINTER TO FIND AN IDAM
2427
2428
2429 2617 0216 /PGETDA, JUMP F3
2430 2620 1441 /POINTER TO FIND DATA AM
2431
2432
2433
2434
2435 /ROUTINE: INITIALIZE CONT.1
2436 2621 0070 WRONG, LCT
2437 2622 0030 LCT K-RONG
2438 2623 0226 JUMP F5
2439 2624 2610 GOERDN
2440
2441 DNRCAL, LCT
2442 2626 1771 PNRDLY
2443 2627 0226 JUMP F5
2444 2630 2640 CHKRDY
2445
2446 2631 0070 INTRDY, LCT
2447 2632 0770 GOREAD
2448 2633 0274 OPEN RTN
2449 2634 0075 LSR
2450 2635 0064 LSR
2451 2636 0202 JUMP F0
2452 2637 0252 BOOT
2453
2454
2455

```

```

PAL10 V142A 9-FEB-76 9:17 PAGE 13-4

```

```

/TRYED 3 INES FOR DATA AM, GO FLAG THE ERROR

```

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9:17 PAGE 14
2456
2457
2458
2459 /SUBROUTINE TO CHECK THE SELECTED DRIVE TO SEE IF THE
2460 /DISK IS INSERTED AND UP TO SPEED. THIS IS DONE BY CHECKING TO SEE IF
2461 /THE INTERVAL BETWEEN 2 INDEX PULSES IS BETWEEN 150 MS AND 100 MS. RETURN
2462 /ADDRESS IS PLACED IN THE COUNTER BEFORE ENTRY, NOT READY RETURN IS
2463 /TO THE RETURN ADDRESS. READY RETURN IS TO THE RETURN ADDRESS PLUS 2
2464
2465
2466 2640 0274 CHKRDY, OPEN RTN /SAVE RETURN ADDRESS
2467 2641 0075 LSR
2468 2642 0064 LSR
2469
2470 2643 0070 LCT
2471 2644 0375 -2-1
2472
2473 2645 0230 OPEN TEMPA /FOR INDEX PASS COUNT
2474
2475 2646 0075 NEMPAS, LSR /RESTORE INDEX PASS COUNT
2476 2647 0064 LSP
2477
2478 2650 0061 FLAG OFF /CLOSE INDEX WINDOW
2479
2480 2651 0042 LDHD /TO CLEAR INDEX FLOP
2481
2482 2652 0070 LCT
2483 2653 0360 -15-1
2484
2485 2654 0234 STDLY, OPEN TEMPB /RESTORE OUTER COUNT
2486 2655 0075 LSR
2487 2656 0064 LSP
2488
2489 2657 0070 LCT
2490 2660 0327 -40-1
2491
2492 2661 0240 OPEN TEMPC /RESTORE INNER COUNT
2493 2662 0075 LSR
2494 2663 0064 LSP
2495
2496 2664 0070 LCT
2497 2665 0005 -250-1
2498 2666 0116 BR INDX T
2499 2667 2714 SAWIND
2500 2670 0073 ICT
2501 2671 0124 BR COFL F
2502 2672 2666 .-4
2503
2504 2673 0240 OPEN TEMPC /INCREMENT AND TEST INNER COUNT
2505 2674 0071 ESP
2506 2675 0073 ICT
2507 2676 0124 BR COFL F
2508 2677 2662 SPBACK
2509
2510

```



```

2511 2700 0234 OPEN TEMPB
2512 2701 0071 ESP
2513 2702 0073 ICT
2514 2703 0124 BR COFL F
2515 2704 2655 STDLY+1
2516 2705 0176 BR FLAGO ONE
2517 2706 2767 UNRDY
2518 2707 0062 FLAG ON
2519 2710 0070 LCT
2520 2711 0374 -3-1
2521 2712 0226 JUMP FS
2522 2713 2654 STDLY
2523 2714 0230 SAWIND, OPEN TEMPB
2524 2715 0071 ESP
2525 2716 0073 ICT
2526 2717 0124 BR COFL F
2527 2720 2646 NEWPAS
2528 2721 0174 BR FLAGO ZERO
2529 2722 2767 UNRDY
2530 2723 0274 OPEN RTN
2531 2724 0071 ESP
2532 2725 0073 ICT
2533 2726 0073 ICT
2534 2727 0075 LSR
2535 2730 0064 LSP
2536 2731 0214 OPEN STAT
2537 2732 0071 ESP
2538 2733 0075 LSR
2539 2734 0076 ROTATE ONE
2540 2735 0061 FLAG OFF
2541 2736 0070 ROT3,
2542 2737 0374 -3-1
2543 2740 0122 BR SR7 T
2544 2741 2745 +4
2545 2742 0074 ROTATE ZERO
2546 2743 0226 JUMP FS
2547 2744 2746 +2
2548 2745 0076 ROTATE ONE
2549 2746 0073 ICT
2550 2747 0124 BR COFL F
2551 2750 2740 .-8
2552 2751 0176 BR FLAGO T

```

/INCREMENT AND TEST OUTER COUNT

/WAS INDEX WINDOW OPEN?  
/YES, NO INDEX WITHIN 100MB

/NO, OPEN WINDOW

/FOR 3 TIMES THROUGH 10 MS LOOP  
/THE WINDOW IS 30 MS WIDE

/GO LOOK FOR INDEX

/INCREMENT AND TEST INDEX PASS COUNT

/THIS WAS 1ST INDEX, GO LOOK FOR SECOND

/THIS WAS 2ND INDEX, WAS THE WINDOW OPEN?  
/NO, INDEX OCCURRED TOO SOON/YES, INDEX OCCURRED BETWEEN 150 AND 100 MB, INCREMENT  
/RETURN ADDRESS BY 2

/SET DRV RDY BIT OF STAT IN SR

/FLAG OFF TO INDICATE FIRST PASS

/END AROUND SHIFT OF THE NEXT 3 BITS OF STAT IN SR

```

2560 2752 2764 EXCHRY
2561 2753 0140 BR WRTER F
2562 2754 2760 +4
2563 2755 0074 ROTATE ZERO
2564 2756 0226 JUMP FS
2565 2757 2761 +2
2566 2760 0076 ROTATE ONE
2567 2761 0062 FLAG ON
2568 2762 0226 JUMP FS
2569 2763 2736 ROT3
2570 2764 0064 EXCHRY, LSP
2571 2765 0274 OPEN RTN
2572 2766 0217 JUMP FS IND
2573 2767 0214 UNRDY, OPEN STAT
2574 2770 0071 ESP
2575 2771 0075 LSR
2576 2772 0074 ROTATE ZERO
2577 2773 0220 JUMP FS
2578 2774 2735 ROT3-1
2579 2775 0000 ?
2580 2776 0000 0
2581 2777 0000 0
2582 2778 0000 0
2583 2779 0000 0
2584 2780 0000 0
2585 2781 0000 0
2586 2782 0000 0
2587 2783 0000 0
2588 2784 0000 0
2589 2785 0000 0
2590 2786 0000 0
2591 2787 0000 0
2592 2788 0000 0
2593 2789 0000 0
2594 2790 0000 0
2595 2791 0000 0
2596 2792 0000 0
2597 2793 0000 0

```

/LAST, GO EXIT

/UPDATE WRITE PROTECT BIT OF STAT IN SR

/GO SHIFT AROUND LAST 3 BITS

/RESTORE THE STAT

/RETURN FROM CHKRDY SUBROUTINE

/CLEAR DRV READY BIT OF STAT IN SR

/GO UPDATE REST OF STAT IN SR

/OPEN

/OPEN

/OPEN

0000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
3000  
3100  
3200  
3300  
3400  
3500  
3600  
3700

4000  
4100  
4200  
4300  
4400  
4500  
4600  
4700  
5000  
5100  
5200  
5300  
5400  
5500  
5600  
5700  
6000  
6100  
6200  
6300  
6400  
6500  
6600  
6700  
7000  
7100  
7200  
7300  
7400  
7500  
7600  
7700

A	0562	ERTRK	0242	PFUNCT	0370	WHCHDR	0075
ABACK	0535	EXCHRY	2764	PGETDA	2617	WRONG	2621
ABV43	0344	FILL1	1175	PGOTIT	1346	WRT08	1322
AGAIN	0531	FILLBU	1110	PNORDY	1771	WRTCRC	0624
AGAIN1	0550	FINDHD	1400	PINTRDY	1765	WRTDAM	0514
AGAIN2	0722	FINDSE	0714	PRDSEC	1105	WRTDAT	0506
AGAIN3	1576	FINDTR	0103	PRTRER	0503	WRTPST	0656
AGAIN4	1616	FUNCT	1036	PTRYAG	2615	WRTSEC	0400
AGAIN5	1635	FUNCT2	1057	PUTSEC	0145	XPRQ	1131
AGAIN6	1653	FUNCT4	1066	PUTTRY	0166	XSTRY8	2573
B	0564	FUNCT6	1076	PYSRDY	1767		
BACK	2322	GETCMD	2001	RCALOK	0060		
BADDAM	2577	GETCRC	2221	RDEREG	1275		
BADHDR	2557	GETDAM	1441	RDSEC	0760		
BADSRT	1673	GETMRD	2000	RDSTAT	1224		
RBACK	0554	GLESSF	2432	READ	2167		
BDSRT	2555	GODONE	0712	READOK	0706		
BOOT	0252	GODUN	1272	RECAL	0035		
BYTEOU	1152	GOERDN	2610	RECAL1	0034		
C	0615	GOREAD	0770	RFINTR	0355		
CBACK	0576	GOTIT	2010	ROT	1251		
CEGATE	0676	GOTONE	2030	ROT3	2736		
CFINSE	0351	GOTRUN	2347	SAWIND	2714		
CHKPAR	2041	GOTWRD	2076	SECHLF	0543		
CHKRDY	2640	HRCRCR	2546	SECLPS	2124		
CHKSEC	0730	HDRCOM	1571	SELFER	0620		
CKHCRC	2515	H0SETL	0322	SPBACK	2662		
CKHOME	2105	HLFDLY	0466	STASH	0437		
CLRIO	1243	HMERR	2456	STDLY	2654		
CNGATE	0666	ILTRK	0206	STDONE	1031		
D	0653	INI0	0045	STEPHD	2100		
DAM	1675	INTER1	1374	STPOUT	0275		
DAMSUP	0460	INTRDY	2631	SWGATF	0407		
DATA	2206	LOOP	1326	TEST	2352		
DATAA	0571	MAGCOM	2400	TEST1	1351		
DBACK	0646	MORE08	1421	TEST2	1350		
DCRCR	2304	NEWCRD	1141	TESTDN	1372		
DELAY	1300	NEWPAS	2646	TIMERR	1667		
DELDAT	1727	NEXTG	2421	TKSKER	2542		
DIF	2462	NODAM	2606	TRKE0	0246		
DIFA	2503	NOSTPS	0357	TRYAGN	1413		
DIFB	2501	NOTYET	1755	TSTAGN	1353		
DLY25	2145	NOZERO	1746	TSTG0	2443		
DNRCAL	2625	NUTHER	2034	TSTRT	0004		
DONDLY	2165	NXDRV0	0064	UDIF	0134		
DONSTP	2135	NXDRV1	0070	UNRDY	2767		
DUNSTP	0305	NXHDR	0737	UONE	0120		
E	0627	NXIDAM	1761	USAME	0141		
EMPTY1	1210	NAPRAM	1751	UZERO	0127		
EMPTYB	1107	OKDONE	1006	WAIT	0743		
ENDDAM	1742	OUT	2150	WAITRN	2312		
ERDONE	1000	PDRCL	0372	WATDAT	2021		

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 18 SECONDS

3K CORE USED



THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

1-0-222LWS 2

PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
		X-Y COORDINATE HOLE LOCATION	K40-M7727-0-4	1
		ASSY/ DRILL HOLE LAYOUT	D4M-M7727-0-5	2
		MODULE ECO HISTOXY	B4M-M7727-0-6	3
1		ETCHED CIRCUIT BOARD	D-1A-5011570-00	4
2	C17, C18	CAP 100 pF	1000016-00	5
1	C9	CAP 180 pF	1000020-00	6
2	C8, C14	CAP 220 pF	1000021-00	7
32	C1, C2, C4, C10, C11, C15, C16, C20, C21, C23, C24, C26, C27, C29, C30, C37, C38, C39, C40, C42, C44, C45, C46, C47, C49-C57	CAP .01 uF	1001610-00	8
2	C3, C5	CAP 6.8 uF 35V	1005306-00	9
2	C34, C35	CAP 190 uF	1009433-00	10
1	C38	CAP 50 uF	1000080-00	11
7	C7, C6, C12, C13	CAP .047 uF	1010978-32	12
5	C19, C25, C26, C28, C36	CAP .005 uF	1001765-00	13
10	D4, D7, D9, D12, D14, D15, D16, D17, D18, D19	DIODE D671	1103309-00	14
8	D3, D5, D8, D9, D10, D11, D21, D22	DIODE 1N472	1105275-00	15
10	D23, D24, D26, D27, D28, D29, D30, D31, D32, D33	DIODE 1N4004	1105796-00	16
1	D20	DIODE 1N4742 12V	1109502-00	17
2	D1, D2	DIODES 5.1V	110713-00	18
9	R90, R92 - R99	RES 150 1/4W 5%	1300250-00	19
1	R41, R44, R105, R106	RES 680 1/2W 5%	1300347-00	20
12	R6, R14, R17, R23, R24, R26, R26, R28, R29, R30, R34, R34	RES 1K 1/4W 5%	1300365-00	21
4	R2 - R11	RES 1.2K 1/2W 5%	1300385-00	22
6	R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99	RES 50 1/2W 5%	1309405-00	23
7	R12, R13, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99	RES 1.5K 1/4W 5%	1300391-00	24
4	R5, R26, R39, R40	RES 51 1/8W 1%	1302411-00	25
1	R5	RES 5.74K 1/8W 1%	1304868-00	26
11	R3, R4, R7, R12, R15, R18, R19, R25, R27, R42, L92	RES 3.74K 1/4W 5%	1300439-00	27
6	R1, R2, R22, R24, R45, R107	RES 1 1/2W 5%	1300479-00	28
11	R3, R37, R38, R52, R58, R62, R66, R72, R76, R109, R112	RES 1.2K 1/4W 1%	1302871-00	29
1	R32	RES 196 1/8W 1%	1302956-00	30
2	R33, R34	RES 464 1/8W 1%	1303047-00	31
2	R28, R29	RES 34.8K 1/4W 1%	1303156-00	32
4	R51, R61, R65, R73	RES 1.2K 1/8W 1%	130332-00	33
2	R82, R93	RES 100 5/8W 5%	1309094-00	34
2	R30, R31	RES 196K 1/8W 1%	1309699-00	35
6	R55, R59, R67, R74, R110, R113	RES 4.64K 1/4W 1%	1304856-00	36

PARTS LIST


QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
1	L5	CHOKE 1000 MHY	1602763-00	37
2	L2, L4	CHOKE 33 MHY	1601759-00	38
2	L1, L3	CHOKE 120 MHY	1610163-00	39
1	E17	I.C. 7450	1905549-00	40
2	E16, E18	I.C. 7412	1905597-00	41
1	E14	I.C. 7402	1909039-00	42
1	E13	I.C. 7404	1909624-00	43
2	E4, E6	I.C. 7403	1909858-00	44
3	E1, E9, E21	I.C. 1414	1909858-00	45
5	E2, E3, E12, E19, E20	I.C. 74451	1910436-00	46
1	E10	I.C. 74123	1910436-00	47
2	E8, E11	I.C. 72733	1910644-00	48
1	E15	I.C. 74157	1910655-00	49
1	E5	I.C. 7412	191074-00	50
1	J1	I.C. SOCKET 16 PIN	1910858-00	51
9	Q9 THRU Q15, Q25, Q26	TRANS MIXAROS	1910105-00	52
8	Q1 - Q5, Q8	TRANS MIXAROS	1910106-00	53
8	Q17 - Q24	TRANS D44C8	1910421-00	54
86	Z HOLES	WIRE WRAP PIN	1910385-01	55
3	J2	CONN 2 POS	1912204-00	56
8	"X" HOLES	SCREW, PAN HD 4/40 X 5/16	1900610-01	57
8	"X" HOLES	NUT, KEP 4/40 X 1/4 X 3/16	1900657-00	58
1	E7	I.C. 75452	1910645-00	59
4	R54, R56, R69, R70	RES 14.7K 1/4W 1%	1902941-00	60

REVISIONS		
CHK	CHANGE NO	REV

TITLE	READ/WRITE CONTROL	SIZE CODE	D CS M7727-0-1	NUMBER		REV.	C
SCALE		SHEET	2	OF	6	DIST.	

DCS M7727-0-1 C





THESE DRAWINGS AND SPECIFICATIONS, WHEN AS THE PROPERTY OF ORIGIN, ARE THE PROPERTY OF ORIGIN AND SHALL NOT BE REPRODUCED OR COPIED IN ANY MANNER OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS THE WRITER'S COMPANY HAS GIVEN ITS WRITTEN CONSENT TO SUCH REPRODUCTION OR SALE.



REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.

DCS M7727-0-1




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE READ / WRITE CONTROL (D4) DCS M7727-0-1  
 SCALE 1:1 SHEET 4 OF 6

DCS M7727-0-1


"THE DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

DCS M7727-Ø-1 C








TITLE	SHEET 2 OF 3	SIZE CODE	NUMBER	REV
H771 POWER SUPPLY		B DD	H771-Ø	D



"THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, BENTON ELECTRONIC CORPORATION"

- NOTES:
1. ALL WIRE TO BE #18 AWG UNLESS OTHERWISE SPECIFIED.
  2. SLOT BETWEEN P1-4 + P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 + P2-5 ALSO CONTAINS A DUMMY PIN.
  3. NO DOUBLE CRIMPS ARE ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).





D  
C  
B  
A

D  
C  
B  
A

REV.	CHANGED BY	DATE	REASON
1	W. HAZEN	11-18-75	INITIAL DESIGN
2	W. HAZEN	12-11-75	REVISED TO ACCOMMODATE CHANGES
3	W. HAZEN	1-14-76	REVISED TO ACCOMMODATE CHANGES
4	W. HAZEN	2-11-76	REVISED TO ACCOMMODATE CHANGES
5	W. HAZEN	3-11-76	REVISED TO ACCOMMODATE CHANGES
6	W. HAZEN	4-11-76	REVISED TO ACCOMMODATE CHANGES
7	W. HAZEN	5-11-76	REVISED TO ACCOMMODATE CHANGES
8	W. HAZEN	6-11-76	REVISED TO ACCOMMODATE CHANGES

DRN. <i>D.E. Olson</i>	1/12/76	FIRST USED ON	RX01
CHK'D <i>W.F. Olson</i>	1/12/76	TITLE	H771A POWER CONNECTIONS
ENG. <i>W.F. Olson</i>	1-18-76	SCALE	NONE
PROD. <i>W.F. Olson</i>	1-18-76	SHEET	1 OF 1
NEXT HIGHER ASSY.		SIZE	D
3-DD-4771-0		CODE	CS
		SUMMER	H771-A-1
		REV.	B



- NOTES:
- 1 SLOT BETWEEN P1-4 AND P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  - 2 NO DOUBLE CRIMPS ALLOWED IN MOLEY CONNECTOR(S) TO MOTOR(S).
  3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



REV	4
DATE	1/11/77
DESIGNED BY	W. J. HAZEN
CHECKED BY	W. J. HAZEN
APPROVED BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN
DATE	1/11/77
BY	W. J. HAZEN

DRN		FIRST USED ON	RX01
CHKD	W. J. HAZEN	TITLE	H77-C POWER CONNECTIONS
ENGR		PROJ ENG	
PROD		PROJ	
NEXT HIGHER ASSY		SIZE	B-00 H77-C
SCALE		CODE	D CS H77-C-1
SHEET	1 OF 1	DIST.	

- NOTES:
1. SLOT BETWEEN PI-4 AND PI-5 CONTAINS A DUMMY PIN, SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  2. NO DOUBLE CRIMPS ALLOWED IN MOLEX CONNECTORS TO MOTOR(S).
  3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



TO DISK CONTROL BOARD (SEE NOTE #1)

TO READ/WRITE BOARD (SEE NOTE #1)

SEE NOTE #2

SEE NOTE #2



REV.	+
ENTR-00001	+
ORIGINATED	A
ENTR-00002	A
ENTR-00003	B
ENTR-00004	C
ENTR-00005	D
ENTR-00006	E
ENTR-00007	F
ENTR-00008	G
ENTR-00009	H
ENTR-00010	I
ENTR-00011	J
ENTR-00012	K
ENTR-00013	L
ENTR-00014	M
ENTR-00015	N
ENTR-00016	O
ENTR-00017	P
ENTR-00018	Q
ENTR-00019	R
ENTR-00020	S
ENTR-00021	T
ENTR-00022	U
ENTR-00023	V
ENTR-00024	W
ENTR-00025	X
ENTR-00026	Y
ENTR-00027	Z
ENTR-00028	AA
ENTR-00029	AB
ENTR-00030	AC
ENTR-00031	AD
ENTR-00032	AE
ENTR-00033	AF
ENTR-00034	AG
ENTR-00035	AH
ENTR-00036	AI
ENTR-00037	AJ
ENTR-00038	AK
ENTR-00039	AL
ENTR-00040	AM
ENTR-00041	AN
ENTR-00042	AO
ENTR-00043	AP
ENTR-00044	AQ
ENTR-00045	AR
ENTR-00046	AS
ENTR-00047	AT
ENTR-00048	AU
ENTR-00049	AV
ENTR-00050	AW
ENTR-00051	AX
ENTR-00052	AY
ENTR-00053	AZ
ENTR-00054	BA
ENTR-00055	BB
ENTR-00056	BC
ENTR-00057	BD
ENTR-00058	BE
ENTR-00059	BF
ENTR-00060	BG
ENTR-00061	BH
ENTR-00062	BI
ENTR-00063	BJ
ENTR-00064	BK
ENTR-00065	BL
ENTR-00066	BM
ENTR-00067	BN
ENTR-00068	BO
ENTR-00069	BP
ENTR-00070	BQ
ENTR-00071	BR
ENTR-00072	BS
ENTR-00073	BT
ENTR-00074	BU
ENTR-00075	BV
ENTR-00076	BW
ENTR-00077	BX
ENTR-00078	BY
ENTR-00079	BZ
ENTR-00080	CA
ENTR-00081	CB
ENTR-00082	CC
ENTR-00083	CD
ENTR-00084	CE
ENTR-00085	CF
ENTR-00086	CG
ENTR-00087	CH
ENTR-00088	CI
ENTR-00089	CJ
ENTR-00090	CK
ENTR-00091	CL
ENTR-00092	CM
ENTR-00093	CN
ENTR-00094	CO
ENTR-00095	CP
ENTR-00096	CQ
ENTR-00097	CR
ENTR-00098	CS
ENTR-00099	CT
ENTR-00100	CU
ENTR-00101	CV
ENTR-00102	CW
ENTR-00103	CX
ENTR-00104	CY
ENTR-00105	CZ
ENTR-00106	DA
ENTR-00107	DB
ENTR-00108	DC
ENTR-00109	DD
ENTR-00110	DE
ENTR-00111	DF
ENTR-00112	DG
ENTR-00113	DH
ENTR-00114	DI
ENTR-00115	DJ
ENTR-00116	DK
ENTR-00117	DL
ENTR-00118	DM
ENTR-00119	DN
ENTR-00120	DO
ENTR-00121	DP
ENTR-00122	DQ
ENTR-00123	DR
ENTR-00124	DS
ENTR-00125	DT
ENTR-00126	DU
ENTR-00127	DV
ENTR-00128	DW
ENTR-00129	DX
ENTR-00130	DY
ENTR-00131	DZ
ENTR-00132	EA
ENTR-00133	EB
ENTR-00134	EC
ENTR-00135	ED
ENTR-00136	EE
ENTR-00137	EF
ENTR-00138	EG
ENTR-00139	EH
ENTR-00140	EI
ENTR-00141	EJ
ENTR-00142	EK
ENTR-00143	EL
ENTR-00144	EM
ENTR-00145	EN
ENTR-00146	EO
ENTR-00147	EP
ENTR-00148	EQ
ENTR-00149	ER
ENTR-00150	ES
ENTR-00151	ET
ENTR-00152	EU
ENTR-00153	EV
ENTR-00154	EW
ENTR-00155	EX
ENTR-00156	EY
ENTR-00157	EZ
ENTR-00158	FA
ENTR-00159	FB
ENTR-00160	FC
ENTR-00161	FD
ENTR-00162	FE
ENTR-00163	FF
ENTR-00164	FG
ENTR-00165	FH
ENTR-00166	FI
ENTR-00167	FJ
ENTR-00168	FK
ENTR-00169	FL
ENTR-00170	FM
ENTR-00171	FN
ENTR-00172	FO
ENTR-00173	FP
ENTR-00174	FQ
ENTR-00175	FR
ENTR-00176	FS
ENTR-00177	FT
ENTR-00178	FU
ENTR-00179	FV
ENTR-00180	FW
ENTR-00181	FX
ENTR-00182	FY
ENTR-00183	FZ
ENTR-00184	GA
ENTR-00185	GB
ENTR-00186	GC
ENTR-00187	GD
ENTR-00188	GE
ENTR-00189	GF
ENTR-00190	GG
ENTR-00191	GH
ENTR-00192	GI
ENTR-00193	GJ
ENTR-00194	GK
ENTR-00195	GL
ENTR-00196	GM
ENTR-00197	GN
ENTR-00198	GO
ENTR-00199	GP
ENTR-00200	GQ
ENTR-00201	GR
ENTR-00202	GS
ENTR-00203	GT
ENTR-00204	GU
ENTR-00205	GV
ENTR-00206	GW
ENTR-00207	GX
ENTR-00208	GY
ENTR-00209	GZ
ENTR-00210	HA
ENTR-00211	HB
ENTR-00212	HC
ENTR-00213	HD
ENTR-00214	HE
ENTR-00215	HF
ENTR-00216	HG
ENTR-00217	HH
ENTR-00218	HI
ENTR-00219	HJ
ENTR-00220	HK
ENTR-00221	HL
ENTR-00222	HM
ENTR-00223	HN
ENTR-00224	HO
ENTR-00225	HP
ENTR-00226	HQ
ENTR-00227	HR
ENTR-00228	HS
ENTR-00229	HT
ENTR-00230	HU
ENTR-00231	HV
ENTR-00232	HW
ENTR-00233	HX
ENTR-00234	HY
ENTR-00235	HZ
ENTR-00236	IA
ENTR-00237	IB
ENTR-00238	IC
ENTR-00239	ID
ENTR-00240	IE
ENTR-00241	IF
ENTR-00242	IG
ENTR-00243	IH
ENTR-00244	II
ENTR-00245	IJ
ENTR-00246	IK
ENTR-00247	IL
ENTR-00248	IM
ENTR-00249	IN
ENTR-00250	IO
ENTR-00251	IP
ENTR-00252	IQ
ENTR-00253	IR
ENTR-00254	IS
ENTR-00255	IT
ENTR-00256	IU
ENTR-00257	IV
ENTR-00258	IW
ENTR-00259	IX
ENTR-00260	IY
ENTR-00261	IZ
ENTR-00262	JA
ENTR-00263	JB
ENTR-00264	JC
ENTR-00265	JD
ENTR-00266	JE
ENTR-00267	JF
ENTR-00268	JG
ENTR-00269	JH
ENTR-00270	JI
ENTR-00271	JJ
ENTR-00272	JK
ENTR-00273	JL
ENTR-00274	JM
ENTR-00275	JN
ENTR-00276	JO
ENTR-00277	JP
ENTR-00278	jq
ENTR-00279	JR
ENTR-00280	JS
ENTR-00281	JT
ENTR-00282	JU
ENTR-00283	JV
ENTR-00284	JW
ENTR-00285	JX
ENTR-00286	JY
ENTR-00287	JZ
ENTR-00288	KA
ENTR-00289	KB
ENTR-00290	KC
ENTR-00291	KD
ENTR-00292	KE
ENTR-00293	KF
ENTR-00294	KG
ENTR-00295	KH
ENTR-00296	KI
ENTR-00297	KJ
ENTR-00298	KK
ENTR-00299	KL
ENTR-00300	KM
ENTR-00301	KN
ENTR-00302	KO
ENTR-00303	KP
ENTR-00304	KQ
ENTR-00305	KR
ENTR-00306	KS
ENTR-00307	KT
ENTR-00308	KU
ENTR-00309	KV
ENTR-00310	KW
ENTR-00311	KX
ENTR-00312	KY
ENTR-00313	KZ
ENTR-00314	LA
ENTR-00315	LB
ENTR-00316	LC
ENTR-00317	LD
ENTR-00318	LE
ENTR-00319	LF
ENTR-00320	LG
ENTR-00321	LH
ENTR-00322	LI
ENTR-00323	LJ
ENTR-00324	LK
ENTR-00325	LL
ENTR-00326	LM
ENTR-00327	LN
ENTR-00328	LO
ENTR-00329	LP
ENTR-00330	LQ
ENTR-00331	LR
ENTR-00332	LS
ENTR-00333	LT
ENTR-00334	LU
ENTR-00335	LV
ENTR-00336	LW
ENTR-00337	LX
ENTR-00338	LY
ENTR-00339	LZ
ENTR-00340	MA
ENTR-00341	MB
ENTR-00342	MC
ENTR-00343	MD
ENTR-00344	ME
ENTR-00345	MF
ENTR-00346	MG
ENTR-00347	MH
ENTR-00348	MI
ENTR-00349	MJ
ENTR-00350	MK
ENTR-00351	ML
ENTR-00352	MM
ENTR-00353	MN
ENTR-00354	MO
ENTR-00355	MP
ENTR-00356	MQ
ENTR-00357	MR
ENTR-00358	MS
ENTR-00359	MT
ENTR-00360	MU
ENTR-00361	MV
ENTR-00362	MW
ENTR-00363	MX
ENTR-00364	MY
ENTR-00365	MZ
ENTR-00366	NA
ENTR-00367	NB
ENTR-00368	NC
ENTR-00369	ND
ENTR-00370	NE
ENTR-00371	NF
ENTR-00372	NG
ENTR-00373	NH
ENTR-00374	NI
ENTR-00375	NJ
ENTR-00376	NK
ENTR-00377	NL
ENTR-00378	NM
ENTR-00379	NN
ENTR-00380	NO
ENTR-00381	NP
ENTR-00382	NQ
ENTR-00383	NR
ENTR-00384	NS
ENTR-00385	NT
ENTR-00386	NU
ENTR-00387	NV
ENTR-00388	NW
ENTR-00389	NX
ENTR-00390	NY
ENTR-00391	NZ
ENTR-00392	OA
ENTR-00393	



THIS DRAWING AND SPECIFICATIONS SHALL BE THE PROPERTY OF THE COMPANY. IT IS TO BE USED ONLY FOR THE PURPOSES AND IN THE QUANTITIES SPECIFIED THEREIN. IT IS TO BE KEPT IN CONFIDENTIALITY.

WIRE TABLE						
ITEM NO.	AWG	COLOR	FROM		TO	
			CONN	TERM	CONN	TERM
1	18	BLU	P1	POINT 1	PWR #11	SOLDER
		BLK	P1	POINT 2	PWR #6	
		GRY/RED	P1	POINT 3	PWR #9	
		BLK	P1	POINT 4	PWR #5	
		RED	P1	POINT 5	PWR #12	
2		ORN	P2	POINT 1	PWR #4	
		BLK	P2	POINT 2	PWR #7	
		GRY/RED	P2	POINT 3	PWR #10	
	18	BLK	P2	POINT 4	PWR #8	
3	14	RED	P3	ITEM 7	PWR #13	13 IN ±.25
4	14	BLK	P5	ITEM 7	PWR #2	7 IN ±.25
5	14	ORN	P4	ITEM 7	PWR #1	11 IN ±.25
4	14	BLK	P6	ITEM 7	PWR #3	SOLDER 9 IN ±.25

- NOTES:
1. STRIP LENGTH FOR ITEMS 3, 4 & 5 ARE TO BE .16 LONG.
  2. THE BLACK WIRES ON P1 & P2 CAN BE INTERCHANGED BETWEEN POINTS 5, 6, 7, & 8 ON THE POWER BOARD.
  3. INK STAMP ASS'Y NO. 7010718 IN FIGURES, 13 HIGH WHERE SHOWN.



QTY	DESCRIPTION	DRAWN PART NO.	ITEM NO.
4	CONN. SOLDERLESS	9007928-00	7
1	POWER SUPPLY BOARD, RXØ1	D-C5-541398-0-1	6
4	WIRE, #14 AWG, IPVC, ORANGE	9107370-33	5
4	WIRE, #14 AWG, IPVC, BLACK	9107370-00	4
4	WIRE, #14 AWG, IPVC, RED	9107370-22	3
1	HARNESS, DISK CONTROL BOARD	D-1A-7010853-0-0	2
1	HARNESS, READ/WRITE BOARD	D-1A-7010854-0-0	1

QUANTITY & VARIATION		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
ASSEMBLY	ACCURACY	FRACTIONAL	DECIMAL
SURFACE QUALITY	FINISH	1.000	0.005
		0.005	0.001
		0.001	0.0005
		0.0005	0.0002
		0.0002	0.0001

THIRD ANGLE PROJECTION

REMOVE BURRS AND BREAK SHARP CORNERS

DO NOT SCALE DIMS

MATERIAL SEE PARTS LIST

FINISH

DRN. J. H. ...

CHK'D. ...

ENGR. ...

PROD. ENGR. ...

PROG. ...

NEXT HIGHER ASSY.

SIZE CODE

NUMBER

SCALE

SHEET 1 OF 1

REV. B

TITLE RXØ1 POWER BOARD ASS'Y

DATE 10-08-60

REV.	DATE	BY	CHK'D.
A	10-08-60	J. H.	J. H.
B	12-28-60	B. HAZEN	B. HAZEN

D AD 7010718-0-0





