

MAINTENANCE MANUAL

VOLUME II

LINC-8

LINC-8
MAINTENANCE MANUAL

VOLUME II

November 1967

Copyright 1967 by Digital Equipment Corporation

VOLUME II
LINC-8 ENGINEERING DRAWINGS

This volume of the LINC-8 Maintenance Manual contains instruction timing-flow diagrams, engineering drawings, and module schematics not found in other related documents. These drawings cover the basic LINC-8 system described in Volume I and are listed below.

Instruction Timing-Flow Diagrams						Engineering Drawings (cont)					
	Page		Page		Page	Drawing Number	Title	Revision	Page		
ADA i β	4	LAM i β	9	SAM i α	14	SXL i N	19	D-BS-LINC8-0-L14	Control Register and Instruction Decoders		29
ADD x	4	LDA i β	10	SET i α	15	UMB N	19	D-BS-LINC8-0-L15	Time Pulse Distributor	A	30
ADM i β	5	LDH i β	10	SCR i N	15	XSK i α	20	D-BS-LINC8-0-L16	LINC Interface Control		31
BCL i β	5	LMB N	11	SHD i β	16	8 Execute Class	20	D-BS-LINC8-0-L17	IOT Decoders	A	32
BCO i β	6	MSC N	11	SKP i N	16	MTP		D-BS-LINC8-0-L18	Control Function	A	33
BSE i β	6	MUL i β	12	SRO i β	17	OPR		D-BS-LINC8-0-L19	Skip Nets		34
DSC i β	7	ROL i N	13	STA i β	17	EXC		D-BS-LINC8-0-L20	Control Pulse Gates	A	35
DIS i α	8	ROR i N	13	STC x	18			D-BS-LINC8-0-L21	S, P, Z, T, N and Dis. Cont. Pulses		36
JMP x	9	SAE i β	14	STH i β	18			D-BS-LINC8-0-L22	A and B Register Control Pulses	A	37
								D-BS-LINC8-0-L26	Memory Extension	A	38
								D-BS-LINC8-0-L28	LINC Switches and Indicators		39
								D-MU-LINC8-0-M3	LINC-8 UML, MA-MD	C	40
								D-MU-LINC8-0-M4	LINC-8 UML, ME-MJ	D	41
								D-BS-LINC8-0-M8	PDP-8 ADDR Input Gates		42
								D-BS-LINC8-0-M9	Mag Tape Reader/Writer		43
								D-BS-LINC8-0-M10	Mag Tape Motion Control	A	44
								D-BS-LINC8-0-M11	Mag Tape Timing Generator	A	45
								D-BS-LINC8-0-M12	Mag Tape Mode Control	A	46
								D-BS-LINC8-0-M13	Mag Tape Mark Window	B	47
								D-BS-LINC8-0-M111	Teleprinter	C	48

Engineering Drawings			
Drawing Number	Title	Revision	Page
D-BS-LINC8-0-L2	B-Register		21
D-BS-LINC8-0-L3	S and P Registers		22
D-BS-LINC8-0-L4	Link, Left Half A-Register		23
D-BS-LINC8-0-L5	Right Half A-Register		24
D-BS-LINC8-0-L6	R and Z Registers	A	25
D-BS-LINC8-0-L7	PDP-8 AC Input Gates	A	26
D-MU-LINC8-0-L10	LINC8, UML, LE-LJ	F	27
D-MU-LINC8-0-L11	LINC8 UML, LA-LD	B	28

Engineering Drawings (cont)

<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
D-BS-LINC8-0-M112	X-Axis Selection		49
D-BS-LINC8-0-M113	Y-Axis Selection		50
D-BS-LINC8-0-M115	Sense Amps, Inhibit Drivers, Mem. Cont.	B	51
D-BS-LINC8-0-M116	In Out Buffers		52
D-MU-LINC8-0-P3	LINC8 UML, PE-PJ	C	53
D-MU-LINC8-0-P4	LINC8 UML, PA-PD	C	54
D-BS-LINC8-0-P23	Data Bits, 00-11 Gates	A	55
D-BS-LINC8-0-P24	Analog System		56
D-BS-LINC8-0-P25	MB & Load Mods in PDP-8		57
D-BS-LINC8-0-P27	PDP-8 Switches and Indicators		58
D-BS-LINC8-0-P102	Accumulator	A	59
D-BS-LINC8-0-P103	AC Control		60
D-BS-LINC8-0-P104	PC and MA Registers		61
D-BS-LINC8-0-P105	MB Register and Control	A	62
D-BS-LINC8-0-P106	Major States and Instruction Register	A	63
D-BS-LINC8-0-P108	MA, PC Control	A	64
D-BS-LINC8-0-P109	Timing Keys, SWS and Run	B	65
D-BS-LINC8-0-P110	Input/Output Control	B	66
D-SD-LINC8-0-1	System Configuration		67
D-BS-LINC8-0-2	Data Terminal Panel Logic		68
D-MU-LINC8-0-3	Data Terminal Panel UML		69
D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 1)	B	70
D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 2)		71
D-IC-LINC8-0-5	I/O Listings		72
D-IC-LINC8-0-6	Cable List	B	73
D-FD-LINC8-0-9	Flow Diagram, Automatic Operations		74


Engineering Drawings (cont)

<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
D-FD-LINC8-0-9	Flow Diagram, Manual Operations		75
D-FD-LINC8-0-30	Flow Diagram, Load		76
D-AD-3004810-0-0	Console Scope Overall (Sheet 1)	A	77
D-AD-3004810-0-0	Console Scope Inten (MTG Mode) (Sheet 4)	A	78
D-BS-3004810-0-1	Display Amplifier Intensifier Circuit		79
D-BS-3004810-0-2	Console Scope Elec. Mod.		80
D-SC-3404601-0-0	Tape Head		81
E-AD-7005114-0-0	Control Panel (2 Sheets)		82, 83
D-AD-7005164-0-0	Power Input Panel Assy.	C	84
D-IA-7005186-0-0	Scope Cable		85
D-IA-7005187-0-0	LINC Tape Unit Cable		86
D-UA-7005260-0-0	Tape Transport	A	87
D-IA-7005423-0-0	LINCtape Extension Cable		88
D-AD-7404146-0-0	Tape Chassis (Sheet 1)	B	89
D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 3	B	90
D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 4	B	91
D-BS-7404146-0-1	Tape Chassis, Power and Control	A	92
D-AD-7404150-0-0	Tape Drive (LINC8)		93
D-BS-7404538-0-1	Scope Plug-In (Component MTG)		94
C-IA-7405611-0-0	Cable, Scope (Remote)	A	95
A-MDL-LINC8-0-0	Master Drawing List		96
A-CP-LINC8-0-7	External Component List (Sheet 1)	B	96
A-CP-LINC8-0-7	External Component List (Sheet 2)		97
A-ML-LINC8-0-L	Drawing List, LINC Section	J	97
A-ML-LINC8-0-M	Drawing List, Memory Section	J	98
A-ML-LINC8-0-P	Drawing List, Processor Section	H	98

Module SchematicsModule Schematics (cont)


<u>Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>	<u>Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
A130-0-1	Multiplex LINC-8	A	99	R203-0-1	Triple Flip-Flop	3	104
A202-0-1	Two Analog Preamplifiers	B	99	R204-0-1	Quadruple Flip-Flop	E	105
A401-0-1	Sample and Hold	A	99	R302-0-1	Delay	P	105
A502-0-1	Difference Amplifier	D	99	R303-0-1	Integrating One Shot	H	105
A601-0-1	3 Bit DAC	F	100	R401-0-1	Clock	M	105
A604-0-1	2 Bit DAC	D	100	R405-0-1	Crystal Clock	J	106
A704-0-1	-10V Precision Power Supply	H	100	R601-0-1	Pulse Amplifier	P	106
A706-0-1	Power Supply for A202	A	100	R602-0-1	Pulse Amplifier	N	106
B104-0-1	Inverter	C	101	R603	Pulse Amplifier	5	106
B115-0-1	Diode Gate	C	101	R613-0-1	Pulse Amplifier	B	107
B117-0-1	Diode Gate	B	101	R650-0-1	Bus Driver	P	107
B130-0-1	3 Bit Parity Circuit	A	101	W002-0-1	Clamp Loads	B	107
B171-0-1	Diode Gate	C	102	W005-0-1	Clamped Loads	B	107
B204-0-1	Four Flip-Flops	B	102	W026	Connector Board	1	108
B684	Two Bus Drivers	7	102	W035-0-1	Cable Connector		108
G882	Manchester Reader Writer	1	102	W050-0-1	Indicator Driver	D	108
G906-0-1	LINC8 Capacitor and Power Up		103	W072-0-1	LINC-8 Scope Cable Connector		108
R112-0-1	NOR Gate	A	103	W073-0-1	LINC-8 Tape Cable Connector		109
R141-0-1	Diode Gate	F	103	W500	High Impedance Follower	1	109
R151	Binary to Octal Decoder	3	103	W501	Schmitt Trigger	4	109
R181-0-1	DC Carry Chain	D	104	W607-0-1	Pulse Amplifier	F	109
R201-0-1	Flip-Flop	D	104	W640-0-1	Pulse Amplifier	J	110
R202-0-1	Dual Flip-Flop	F	104				

ADA:β




CONDITIONS		γ^*	ρ^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		β → S		B → S
1	0	P+1	P+2	IO → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S

ADD X




ADM β

BCL β




CONDITIONS							
i	β	Y^*	P^*	T_1	T_2	T_3	T_{10}
0	0	Y	$P+2$		$P+1 \rightarrow S$, $P+2 \rightarrow P$		$B \rightarrow S$
0	$\neq 0$	Y	$P+1$		$\beta \rightarrow S$		$B \rightarrow S$
1	0	$P+1$	$P+2$	$10 \rightarrow T$			$P+1 \rightarrow S$, $P+2 \rightarrow P$
1	$\neq 0$	$Y+1$	$P+1$		$\beta \rightarrow S$	INDEX B, INDEX MB	$B \rightarrow S$




CONDITIONS							
i	β	Y^*	P^*	T_1	T_2	T_3	T_{10}
0	0	Y	$P+2$		$P+1 \rightarrow S$, $P+2 \rightarrow P$		$B \rightarrow S$
0	$\neq 0$	Y	$P+1$		$\beta \rightarrow S$		$B \rightarrow S$
1	0	$P+1$	$P+2$	$10 \rightarrow T$			$P+1 \rightarrow S$, $P+2 \rightarrow P$
1	$\neq 0$	$Y+1$	$P+1$		$\beta \rightarrow S$	INDEX B, INDEX MB	$B \rightarrow S$

BCO Δ β




CONDITIONS							
Δ	β	γ^*	p^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		β → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S

BSE i β



CONDITIONS							
Δ	β	γ^*	p^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		β → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S

DSC i, β




CONDITIONS		γ^*	p^*	T1	T2	T3	T4
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		β → S		B → S
1	0	P+1	P+2	4 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S



0	10 → T	①
17	10 → T	N-1 → N
16	10 → T	②
12		
11	10 → T	③
10	10 → T	
3		②
2	10 → T	N-1 → N
1	GNI	


SET WR

- ① 0 → A 7-11
B+4 → B
- ② IF Z11 = 1, THEN ON INTENSITY, 0 → Z11
IF Z11 = 0, THEN OFF INTENSITY, A+4 → A, N-1 → N AND ZSHR
- ③ IF Z11 = 1, THEN ON INTENSITY, 0 → Z11
IF Z11 = 0, THEN 0 → A7-11, B+4 → B, N-1 → N, OFF INTENSITY, AND ZSHR


DIS α








CONDITIONS							
α	β	Y^*	P^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 \rightarrow S, P+2 \rightarrow P		B \rightarrow S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B \rightarrow S
1	0	P+1	P+2	10 \rightarrow T			P+1 \rightarrow S, P+2 \rightarrow P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B \rightarrow S



CONDITIONS							
α	β	Y^*	P^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 \rightarrow S, P+2 \rightarrow P		B \rightarrow S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B \rightarrow S
1	0	P+1	P+2	10 \rightarrow T			P+1 \rightarrow S, P+2 \rightarrow P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	h INDEX B, h INDEX MB	B \rightarrow S


n	T11	T LAST
0	BCOAL	$A_R \rightarrow A_L$
1	BCOAR	



THE JMP INSTRUCTION IS SHOWN BECAUSE COMPLETION OF AN LMB INSTRUCTION COMES DURING THE JMP INSTRUCTION. A JMP MUST OCCUR SOMETIME AFTER, BUT NEED NOT BE THE NEXT INSTRUCTION FOLLOWING AN LMB INSTRUCTION.


CHANGE LMB 0-2

CHANGE LMB 3-4



N	MNEM	T2	T3
0	HLT	$\phi \rightarrow$ RUN INT $\phi \rightarrow$ AUTO FF	
5	ZTA	Z \rightarrow A	ASHRPLS
11	CLR	0 \rightarrow A, 0 \rightarrow L	0 \rightarrow Z
14	ATR	0 \rightarrow R	A \rightarrow R
15	RTA	0 \rightarrow A	R \rightarrow A
16	NOP		
17	COM	$\bar{A} \rightarrow$ A	

MUL $\alpha\beta$




CONDITIONS		α	β	Y^*	P^*	T1	T2	T3	T4
0	0	Y	P+2				P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1				β → S		B → S
1	0	P+1	P+2	4 → T					P+1 → S, P+2 → P
1	≠0	Y+1	P+1				β → S	INDEX B, INDEX MB	B → S


N	IF Z11 = (1)	IF Z11 = (1)	SHIFT A REGISTER SHIFT Z REGISTER
0	IF Z11 = (1)	IF Z11 = (1)	
17	THEN BCOA	THEN CARRY	
16			
6			N-1 → N 10 → T
5	IF h = 0 THEN Z → A	IF h = 0 ASHRPLS	N-1 → N 10 → T
4	IF LINK = (1) COMP A	GNI	T LAST, GO

IF BO = (1) COMP B, COMP LINC
IF AO = (1) COMP A


ROL ΔN



ROR ΔN




SAE Δ β





CONDITIONS		γ^*	p^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		β → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S

T13
P+1 IF A=0

SAM Δ α




0	10 → T
17	N-1 → N, CONVERT PULSE
15	
14	
13	
10	GNI, CONVERT PULSE




SHD \pm B

SKP \pm N



CONDITIONS							
α	β	γ^*	ρ^*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠ 0	Y	P+1		β → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠ 0	Y+1	P+1		β → S	n INDEX B h INDEX MB	B → S


n	T12	T13	T LAST
0	AR → AL	AL ≠ 0 P+1 → P	AR → AL
1		AR ≠ 0 P+1 → P	



0	P+1 → P IF CONDITION IS TRUE
1	P+1 → P IF CONDITION IS NOT TRUE


N	CONDITION	MNEM
0	SS 0 = (1)	
1	SS 1 = (1)	
2	SS 2 = (1)	
3	SS 3 = (1)	
4	SS 4 = (1)	
5	SS 5 = (1)	
6		
7		
10	A = 0	AZE
11	A0 = (0)	AP0
12	LINK (0)	LZE
13	1B MARK	1BZ
14	FLO (1)	FLO
15	Z11 = (0)	ZZZ
16		
17		

SRO $\Delta \beta$





CONDITIONS				T1	T2	T3	T10	ROTATE B
i	β	Y^*	P^*					IF (B11 = 10) P + 1 \rightarrow P
0	0	Y	P+2		P+1 \rightarrow S, P+2 \rightarrow P		B \rightarrow S	
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B \rightarrow S	
1	0	P+1	P+2	10 \rightarrow T			P+1 \rightarrow S, P+2 \rightarrow P	
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B \rightarrow S	

STA $\Delta \beta$




CONDITIONS				T1	T2	T3	T10
i	β	Y^*	P^*				
0	0	Y	P+2		P+1 \rightarrow S, P+2 \rightarrow P		B \rightarrow S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B \rightarrow S
1	0	P+1	P+2	10 \rightarrow T			P+1 \rightarrow S, P+2 \rightarrow P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B \rightarrow S



CONDITIONS		γ^*	p^*	T1	T2	T3
0	0	Y	P+2		P+1 \rightarrow S, P+2 \rightarrow P	B \rightarrow S
0	$\neq 0$	Y	P+1		B \rightarrow S	B \rightarrow S
1	0	P+1	P+2	10 \rightarrow T		P+1 \rightarrow S, P+2 \rightarrow P
1	$\neq 0$	Y+1	P+1		B \rightarrow S	h INDEX B h INDEX MB B \rightarrow S

h	T10	T11	T12	T13
0	OFF MEMORY LEFT HALF	AR \rightarrow AL	AL \rightarrow BL	AR \rightarrow AL
1	OFF MEMORY RIGHT HALF		AR \rightarrow BR	


SXL Δ N




N	CONDITION	MNEN
0	XL0	
1	XL1	
2	XL2	
3	XL3	
4	XL4	
5	XL5	
6	XL6	
7	XL7	
10	XL10	
11	XL11	
12	XL12	
13	XL13	
14		
15	KST (1)	KST
16		
17		

P+1 → P IF CONDITION MET AND Δ = 0
OR IF CONDITION NOT MET AND Δ = 1

UMB N





XSKL a



B EXECUTE CLASS


MTP
OPR
EXC






MB11 COMPENABLE	L18	AB5 TO AB5	LB4
P TO B	L22	AB6 TO A11	LB5
A TO B	L22	AC TO B	L22
SA TO BL ENABLE	L22	AL TO BL	L22
SA TO BR ENABLE	L22	AR TO BR	L22
B TO B	L22	BAC	L17
BL3 BEXP	L28	BCOMENABLE	L15
		COMP B	L22
		DSC INCS	L18
		HB	L18

D-BS-LINC8-0-L2 B-Register





B TO P	L21
B TO S	L21
BETA TO S	L21
C02 TO C 11	L14
P TO B	L22
P TO S	L21
P 1 TO P	L21
X TO S	L21
A TO P	L28
B TO S(8-7)	L21
1 TO S	L28

D-BS-LINC8-0-L3 S and P Registers




288 TO 284	L86	BCAL	L22	A CARRY	L22
285	L86	BCOPLS	L22	A CLEAR #-88	L28
A TO B COMPAR	L85	CB7 (BUF)	L14	A EG 7777	L19
		CLR	L18	A06 TO A11	L85
		COMP L	L22	AR TO FN AL	L22
		I EQ 1 NOT MUL	L18	AR0PLS	L22
		L CARRY	L28	ASHRPLS	L22
		LAM	L14	ASB TO L	L28
(ADD V ADA)	L16	(ADD V LAM)	L18	ASB CARRY	L85
(ADM V LAM)	L18	(LAM V MUL)	L18	880 TO 885	L82
				ACLA #	L22

D-BS-LINC8-0-L4 Link, Left Half A-Register




DSC	L14	A CLEAR 8-86	L28
END CARRY	L84	A CLEAR 7-11	L22
B TO A	L22	AB8 TO A84	L84
R86 TO R11	L88	B83 TO 811	L82
SAM	L14	BCLA 1-11	L22
Z TO A	L22	BCOAR	L22
Z88 TO Z11	L88	COMP A	L22
		COMPARATOR	P24
		CU 11(8)	L84
		CU 11(1)	L84
		CVTPLS	L22


D-BS-LINC8-0-L5 Right Half A-Register



D-BS-LINC8-0-L6 R and Z Registers




D-BS-LINC8-0-L7 PDP-8 AC Input Gates




▲ USED ONLY WITH 183 MEMORY EXTENSION CONTROL
 ▲ EITHER R OR S SERIES MODULES MAY BE USED

D-MU-LINC8-0-L10 LINC8 UML, LE-LJ




▲ USED ONLY WITH 143 MEMORY EXTENSION
 ▲ EITHER R OR S SERIES MODULES MAY BE USED

D-MU-LINC8-0-L11 LINC8 UML, LA-LD




D-BS-LINC8-0-L14 Control Register and Instruction Decoders




BCL	L14
GO	L16
L RUN	L18
MSC	L14
MUL	L14
18 TO T	L21
4 TO T	L21

D-BS-LINC8-0-L15 Time Pulse Distributor



AC TO FF	L20	BAC 04	L17	HALT	L20
B MEM DONE	L15	BAC 05	L17	LOAD FF	M12
BAC 02	L17	BAC 06	L17	LOAD SYNC 2	M12
BAC 03	L17	BAC 07	L17	MATCH V IBI	L18
SELECT LINC	L17	BLOCK INT	M12	MSC-A EG 8	L18
DESELECT LINC	L17	BTP 1	L15	MTP	L14
		CLR INTS	L15	OPR	L14
		DEL REST	L15	RTP	L15
		ENABLE B COUNT	L18	SET 4R	L20
		END LOAD	L21	START L	L17
		EXC	L14	STOP	L15
		GNI	L18	WDASM-1	M12
		GNI(A)	L20	B TO FF(A)	L20
		EXT BREAK REQ	P23		


D-BS-LINC8-0-L16 LINC Interface Control



IOT CODE	PDP-8 MB (BB)											ACTION AT TIMES			PDP ACTION ON IOT 141 AT AC TIME BL2
	3	4	5	6	7	8	9	10	11	BL1	BL2	BL3			
141	0	0	1	1	0	0	0	0	1				DO AC *	0 0 → MOTN	
143						0	0	1					B → AC	1 AC → MOTN	
145						0	1	1					LS → AC	2 SET SRCH	
147						0	1	1					INTS → AC	3 ON BLOCK	
151						1	0	0					CSW1 → AC	4 OFF SRCH	
153						1	0	1					CSW2 → AC	5 ON WRITE	
155						1	1	0					MEMBK → AC	6 OFF WRITE	
157						1	1	1					WINDOW → AC	7 CLR INTS	
161						1	0	0	0				AC → B	10 SELECT L	
163						0	0	1					AC → B	11 DESELECT L	
165						0	1	0					AC → B	12 START L	
167						0	1	1					AC → B 0 → A	13 DEL RESTART	
171						1	0	0					A → B	14 0 → Z	
173						1	0	1					Z → A	15 B → Z	
175						1	1	0					0 → FF		
177						1	1	1					AC → FF		


TO X(A) L20

D-BS-LINC8-0-L17 IOT Decoders




ADA	L14	C03	L14	L RUN	L04	N EQ 10	L14	SRO	L14
ADD	L14	C04	L14	LAM	L14	N EQ 11	L14	STA	L14
AL	L14	C05	L14	LBA	L14	N EQ 12	L14	STC	L14
AL EQ B	L15	C06	L14	LBB	L14	NO INST	L14	STH	L14
AR	L15	C07	L14	LMB	L14	S #0	L03	SXL	L14
B00	L02	C08	L14	MSC	L14	SAE	L14	T00	L15
B11	L02	C09	L14	MUL	L14	N EQ 00	L14	T01	L15
C00	L14	C10	L14	N EQ 01	L14	N EQ 01	L14	T02	L15
C01	L14	C11	L14	DSC	L14	N EQ 02	L14	T03	L15
C02	L14	D15	L14	I SENSE	L15	N EQ 04	L14	UMB	L14
C03	L14	JMP	L14	JMP	L14	N EQ 05	L14	XSENSE	L15
								XSK	L14
								Z11	L06


D-BS-LINC8-0-L18 Control Function




D-B-S-LINC8-0-L19 Skip Nets



D-BS-LINC8-0-L20 Control Pulse Gates




D-BS-LINC8-0-L21 S, P, Z, T, N and Dis. Cont. Pulses




ACLEAR 0-6	L20	ADD TO L	L20	DSC	L14	R TO A	L20	T18	L15
A TO B	L20	B TO P	L21	OSCINCB	L18	ROL	L14	T11	L15
A BR	L04	B TO S	L21	DSCZ	L21	RDR	L14	T12	L15
AR TO FM(A)	L20	B TO Z	L21	ENABLE B COUNT	L18	(ADD V ADA)	L18	T15	L15
		BCL	L14	SMI	L21	(LHD V SHD) N BR B	L18	WDASH-1	M12
		BCOA	L20	GO	L16	TRDR V WR	L18	WDASH-2	M12
		BETA TO S(A)	L20	MUDDMPA	L20	SET	L14	Z TO A(A)	L20
		BMB 07	L17	MUL	L14	SET WR	L20	11 BCOAL	L20
		BMB 08	L17	MUL N EQ 5 N EQ 8	L18	SHCLASS N UNEQ 0	L18	12 AL TO BL	L20
		BM TT 02	L18	MUL N UNEQ 4 N UNEQ 5	L18	NB0 11	M12	12 AR TO BR	M20
		BSE	L14	OFF MEM	L20	SRCH	M12	0 L2	L17
		COMP A(A)	L20	PWR CLR	L14	SRO	L14	P TO S	L21
		COMP B(A)	L20		L18	T LAST	L15	0 → RW	L7, L20


D-BS-LINC8-0-L22 A and B Register Control Pulses




D-BS-LINC8-0-L26 Memory Extension




D-BS-LINC8-0-L28 LINC Switches and Indicators



D-MU-LINC8-0-M3 LINC-8 UML, MA-MD




D-MU-LINC8-0-M4 LINC-8 UML, ME-MJ




GMA 00	L26
GMA 01	W29
LINC ADDRESS	L18
S02 7	311 L03
B ADDRESS	L16

D-BS-LINC8-0-M8 PDP-8 ADDR Input Gates



MARK FF	N12
WRITE	N12
Z00 TO Z08	L08

D-BS-LINC8-0-M9 Mag Tape Reader/Writer




MOTN 1	MOTN 2	STATE
0	0	STOP
0	1	BKWD
1	0	FWD
1	1	TURN AROUND

AC TO FF	L17
AC TO MOTN	L17
EM	M12
LOAD FF	M12
LOAD PLS	L16
SET SRCH	L17
0 TO FF	L17
0 TO MOTN	L17
TT2	M11

D-BS-LINC8-0-M10 Mag Tape Motion Control


8 | 7 | 6 | 5 | 4 | 3 | 2 | 1




NOTE: TTOK = 40.11S ON 50CPS SYSTEMS

BTR	MB9
LOAD FF	M12
MARK FF	M15
MOTN SB	M16
MOTN S1	M18


D-BS-LINC8-0-M11 Mag Tape Timing Generator




D-BS-LINC8-0-M12 Mag Tape Mode Control



D-BS-LINC8-0-M13 Mag Tape Mark Window




D-BS-LINC8-0-M111 Teleprinter




NOTE:
 1. MEMORY PLUGS(MP) ARE LOCATED ON THE SIDE OF THE MEMORY STACK.
 2. TAKEN FROM D-BS-8M-0-12 REV B

D-BS-LINC8-0-M112 X-Axis Selection




NOTE:
 1. MEMORY PLUS(MP) ARE LOCATED ON THE SIDE OF THE MEMORY STACK.
 2. TAKEN FROM D-BS-8M-0-13-REV B


D-BS-LINC8-0-M113 Y-Axis Selection




D-BS-LINC8-0-M115 Sense Amps, Inhibit Drivers, Mem. Cont.




D-BS-LINC8-0-M116 In Out Buffers



* USED ONLY WITH #182 EAE
 △ USED ONLY WITH #189 A-D CONVERTER
 □ USED ONLY WITH #R01 POWER INTERRUPT
 ◇ USED ONLY WITH #B01 DATA LINE INTERFACE
 ○ USED ONLY WITH OPTIONAL LINC A-D MULTIPLEX CHANNELS
 ▭ USED ONLY WITH #189 MEMORY EXTENSION CONTROL




D-MU-LINC8-0-P4 LINC8 UML, PA-PD




DEC FORM NO. DRG 102


D-BS-LINC8-0-P23 Data Bits, 00-11 Gates




D-BS-LINC8-0-P24 Analog System




D-BS-LINC8-0-P25 MB & Load Mods in PDP-8




D-BS-LINC8-0-P27 PDP-8 Switches and Indicators




D-BS-LINC8-0-P102 Accumulator




D-BS-LINC8-0-P103 AC Control




D-BS-LINC8-0-P104 PC and MA Registers




D-BS-LINC8-0-P105 MB Register and Control




D-BS-LINC8-0-P106 Major States and Instruction Register




D-BS-LINC8-0-P108 MA, PC Control




D-BS-LINC8-0-P109 Timing Keys, SWS and Run




D-BS-LINC8-0-P110 Input/Output Control



D-SD-LINC8-0-1 System Configuration




D-BS-LINC8-0-2 Data Terminal Panel Logic




DEC FORM NO. 690 105

D-MU-LINC8-0-3 Data Terminal Panel UML



D-IC-LINC8-0-4 Cables, LINC-8 (Sheet 1)



D-IC-LINC8-0-4 Cables, LINC-8 (Sheet 2)

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
PROGRAMMED DATA TRANSFER INPUT SIGNALS					
AC 0	PE2D	DA32D	PA7E	R210	
1	E	E	8E		
2	H	H	9E		
3	K	K	10E		
4	M	M	11E		
5	P	P	12E		
6	S	S	13E		
7	T	T	14E		
8	PE2V	DA32V	15E		
9	PP2D	DA31D	16E		
10	E	E	17E		
AC 11	H	H	18E	R210	
CLEAR AC	P	P	PA19J	S803	
INTERRUPT REQUEST	M	M	PD36K	S111	
SK1W	K	DA32K	PB21V	S603	
PROGRAMMED DATA TRANSFER OUTPUT SIGNALS					
BAC 0(1)	ME34D	DA36D	MC26J	R650	
1(1)	E	E	ME26T		
2(1)	H	H	ME27J		
3(1)	K	K	ME27T		
4(1)	M	M	ME28J		
5(1)	P	P	ME28T		
6(1)	S	S	MF26J		
7(1)	T	T	MF26T		
8(1)	ME34V	DA36V	MF27J		
9(1)	MF34D	DA35D	MF27T		
10(1)	E	E	MF28J		
BAC 11(1)	H	H	MF28T	R650	
IOP 1	K	K	MC31H	W640	
2	M	M	MC31N	W640	
IOP 4	ME34P	DA35P	MC31U	W640	
MNB 3(0)	ME35K	DA34K	MC27T	R650	
3(1)	M	M	MC28J		
4(0)	P	P	MC28T		
4(1)	S	S	MC29J		
5(0)	T	T	MC29T		
5(1)	ME35V	DA34V	MD25J		
6(0)	MF36D	DA33D	MD25T		
6(1)	MF35E	E	MD26J		
7(0)	H	H	MD26T		
7(1)	K	K	MD27J		
8(0)	M	M	MD27T		
8(1)	MF35P	DA33P	MD28J	R650	
DATA BREAK TRANSFER INPUT SIGNALS					
DATA ADDRESS 0(1)	PH04D	DA30D	PC7R	R211	
1(1)	E	E	8R		
2(1)	H	H	9R		
3(1)	K	K	10R		
4(1)	M	M	11R		
5(1)	P	P	12R		
6(1)	S	S	13R		
7(1)	T	T	14R		
8(1)	PH04V	DA30V	15R		
9(1)	PJ04D	DA29D	16R		
10(1)	E	E	17R		
DATA ADDRESS 11(1)	PJ04H	DA29H	PC18R	R211	
DATA BIT 0(1)	PH08D	DA28D	PH08E	S107	
1(1)	E	E	H		
DATA BIT 2(1)	PH08H	DA28H	PH08K	S107	

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
DATA BIT 3(1)	PH08K	DA28K	PH09M	S107	
4(1)	H	M	P		
5(1)	S	S	PH09W		
6(1)	T	DA28T	PH12E		
7(1)	V	DA28V	H		
8(1)	PJ08D	DA27D	K		
9(1)	E	27E	M		
10(1)	PJ08H	27H	PH12P		
11(1)					
BREAK REQUEST	PJ04K	29K	PJ05H		
TRANSFER DIRECTION	DAM	29M	PJ05K	S107	
INCREMENT MB	D4T	29T	PD31M	S107	
CYCLE SELECT	D8K	27K	PE7S	S107	
INCREMENT CA	PJ08M	DA27M	PE7P	RT21	
DATA BREAK TRANSFER OUTPUT SIGNALS					
BMB 0(1)	ME35D	DA34D	MC26J	R650	
1(1)	E	E	26T		
2(1)	H	H	27J		
3(1)	M	M	28J		
4(1)	S	S	MC29J		
5(1)	ME35V	DA34V	MD25J		
6(1)	MF35E	DA33E	MD26J		
7(1)	K	K	27J		
8(1)	P	P	28J		
9(1)	S	S	28T		
10(1)	T	T	29J		
11(1)	MF35V	DA33V	MD29T		
B BREAK	PJ04P	DA29P	PE8T	R650	
ADDRESS ACCEPTED	PJ04S	DA29S	PF10U	W640	
MC OVERFLOW	PJ08P	DA27P	PF10N	W640	
MISCELLANEOUS INPUT SIGNALS					
ADDR EXTENSION 1	ME30D	ME0K, MC3K	S107, S151		
2	E	ME0H, MC3E	S107, S151		
ADDR EXTENSION 3	ME30H	ME0E, MC3J	S107, S151		
MISCELLANEOUS OUTPUT SIGNALS					
B RUN (1)	PF2S	DA31S	PE8J	R650	
DATA FIELD 0(1)	ME30K		ME7L	S107	
1(1)	M		ME7N		
DATA FIELD 2(1)	ME30P		ME7R	S107	
BT 1	MF34S	DA35S	MD38H	W640	
BT 2A	T	T	U		
B POWER CLEAR	MF34V	DA35V	MD30N	W640	


*DIRECTION IS INTO PDP-8 WHEN SIGNAL IS -3v, OUT OF PDP-8 WHEN GROUND POTENTIAL.
 *THE INCREMENT MB INPUT TO THE PDP-8 MUST BE THE OUTPUT OF A GATING CIRCUIT THAT ENABLES GENERATION OF THE GROUND LEVEL SIGNAL ONLY WHEN THE B BREAK SIGNAL IS PRESENT.

CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS	
7405554-1-0	W034-W034	MA36-LA01	PDP-8 MEM-PROC I (1)	
7405554-4-0	W034-W034	MA37-PC01	PDP-8 MEM-PROC III	
7405554-4-0	W034-W034	MA38-PD01	PDP-8 MEM-PROC IV (8)	
↑ -5-0	↑	ME36-PE01	LINC ADDRESS I (8)	
↑ -5-0	↑	MF36-PF01	LINC ADDRESS II	
↑ -1-0	↑	MD40-LD01	PDP-8 MEM-PROC II (10)	
↑ -1-0	↑	ME40-LE01	PDP-8 MEM-PROC V	
7405554-1-0	W034-W034	MF40-LF01	PDP-8 MEM-PROC VI	
7405554-2-0	W034-W034	MH38-LH03	TAPE SYSTEM III	
7405552-2-0	W031-W031	MH39-LH02	BWB 0-5	
↑ -1-0	↑	MH40-LH01	BWB 6-11	
↑ -2-0	↑	MJ37-LJ04	BAC 8-11 IOP 1,2,4, ETC.	
7405552-2-0	W031-W031	MJ38-LJ03	BAC 0-8	
7405554-1-0	W034-W034	MJ39-LJ02	TAPE SYSTEM II	
7405554-1-0	W034-W034	MJ40-LJ01	TAPE SYSTEM I	
7405555-1-0	W033-W036	MA35-PC37	OPTIONAL MEM EXT SW & IND (4&8)	
7005181-0-0	W073	MA40 TAPE UNIT	TAPE TRANSPORT CABLE (10)	
7405552-3-0	W031-W031	ME30-LA02	OPTIONAL EXT DAT ADD	
7005186-0-0	W072	PH19 SCOPE	SCOPE DISPLAY	
7405552-2-0	W031-W031	LH38-PH03	INPUT MIXER (AC 0-8)	
↑ 4-1-0	↑	W034-W034	LH39-PH02	BC-11 & A 0-2
↑ 4-1-0	↑	W034-W034	LH40-BH01	A 3-11 & A-D SIGNAL
7405552-2-0	W031-W031	LJ38-PJ03	INPUT MIXER (AC 9-11) ETC.	
7405554-1-0	W034-W034	LJ39-PJ02	MISC BREAK & A-D SIGNAL	
↑ -1-0	↑	↑	LJ40-PJ01	MD0-N17
↑ -3-0	↑	↑	LA02-PA01	PDP-8 MEM-PROC I
7405554-3-0	W034-W034	LA03-PB01	PDP-8 MEM-PROC II	
			DATA TERMINAL PANEL	
7405556-7-0	W021-W011	MH33-DA35	PDP-8 IO BAC 9-11 IOP (5)	
↑	↑	MH34-DA36	PDP-8 IO BAC 0-8 (5)	
		MH35-DA34	PDP-8 IO BWB 0-5 (5)	
		MH36-DA33	PDP-8 IO BWB 6-11 (5)	
		PH04-DA30	PDP-8 IO DATA ADD 0-8 (5)	
		PJ04-DA29	PDP-8 IO DATA ADD 9-11 (5)	
		PH06-DA32	PDP-8 IO INPUT MIXER 0-8 (5)	
		PJ06-DA31	PDP-8 IO INPUT MIXER 9-11 (5)	
		PH08-DA28	PDP-8 IO DATA BITS 0-8 (5)	
		PJ08-DA27	PDP-8 IO DATA BITS 9-11 (5)	
7405556-7-0	W021-W011	PH21-DB32	LINC ANALOG CHAIN 10-17 (5)	
7405553-7-0	W033-W033	LA31-DB36	LINC CHIME POWER SPEAKER	
7405556-7-0	W021-W011	LA29-DB34	LINC XL 0-10	
7405556-7-0	W021-W011	LA30-DB35	LINC RELAYS XL 11-13	
			INDICATOR CABLES	
7405553-6-0	W033-W033	IND01-PC-38	PDP-8 RUN FETCH ETC. (1)	
↑ -5-0	↑	↑	O2-PB-38	PDP-8 INSTRUCTIONS (1)
↑ -4-0	↑	↑	D3-PA40	PDP-8 BITS 8-11 (1)
↑ -4-0	↑	↑	O4-PB40	PDP-8 BITS 6-8 (1)
↑ -3-0	↑	↑	O5-PA39	PDP-8 BITS 3-5 (1)
↑ -3-0	↑	↑	O6-PB39	PDP-8 BITS 0-2 (1)
↑ -2-0	↑	↑	O7-PA38	PDP-8 INST-FIELD & DATA FIELD (1)
↑ -2-0	↑	↑	O8-LA23	LINC BITS 9-11 (1)
↑ -2-0	↑	↑	O9-LA22	6-8 (1)
↑ -2-0	↑	↑	10-LA19	3-5 (1)
↑ -2-0	↑	↑	11-LA16	LINC BITS 0-2 (1)
↑ -2-0	↑	↑	12-LA27	LINC UMB. R LWB (1)
7405553-1-0	W033-W033	IND12-LA24	LINC AUTO IBI BTC (1)	


CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS
			CONTROL CONSOLE
7405553-1-0	W033-W033	CA02-LA26	LINC CONTROL SWITCHES (1)
↑ -1-0	↑	CB02-LA37	DELAY; AUDIO CHIME (1)
↑ -1-0	↑	CA03-LA05	LEFT SWITCH (1)
7405553-1-0	W033-W033	CB03-LA35	LINC SENSE SW & CONTROL SW (1)
7405555-2-0	W036-W033	CA04-PB37	PDP-8 RIGHT SWITCH (2)
7405555-2-0	W036-W033	CB04-PA37	PDP-8 CONTROL SWITCH (3)
			STANDARD IO CABLE TO PERIPHERAL
	W021	ME34	BAC 0-8
		MF34	BAC 9-11 IOP
		ME35	BWB 0-5
		MF35	BWB 6-11
		PE02	INPUT MIXER 0-8
		PF02	INPUT MIXER 9-11
		PH04	DATA ADD 0-8 (8)
		PJ04	DATA ADD 9-11 (8)
		PH08	DATA BITS 0-8 (8)
		PJ08	DATA BITS 9-11 (8)
7005423-0-0			TAPE UNIT TO TAPE UNIT
			LINC B TAPE EXTENSION CABLE (10)

M = MEMORY SECTION
 L = LINC SECTION
 P = PROCESSOR SECTION
 D = DATA TERM PANEL
 IND = INDICATORS
 C = CONTROL SWITCHES


- NOTES:
- JUMPER PIN "B"
 - JUMPER PIN "B" OF W033, JUMPER PIN "B" & "C" OF W036, 100 OHM PINS U-V OF W036
 - JUMPER PIN "B" OF W033, JUMPER PIN "B" & "C" OF W036, 100 OHM ON PINS: D-H,K & M-V TO OHM ON PINS: J & L OF W036
 - DS64 DIODES PINS A-N, 100 OHM RESISTORS PINS P-V OF W036
JUMPER PINS A & B OF W033
 - COAX CABLE
 - OPTIONAL FOR EXTENDED MEMORY
 - OPTIONAL FOR EAE
 - ONLY ONE BREAK DEVICE IS ALLOWED UNLESS DM01 (MULTIPLEXER) IS USED THEREFORE EITHER DATA TERM PANEL OR PERIPHERAL BREAK DEVICE MAY BE USED.
 - 220 OHM RESISTORS IN MEMORY END OF CABLE 100 OHM RESISTORS IN PROCESSOR END OF CABLE.
 - ONE CABLE ADDITIONAL FOR EACH ADDITIONAL DUAL TAPE UNIT.
 - 100 OHM RESISTORS IN SERIES WITH PINS A AND B IN BOTH ENDS OF THE CABLE.




D-FD-LINC8-0-9 Flow Diagram, Automatic Operations



D-FD-LINC8-0-9 Flow Diagram, Manual Operations



D-FD-LINC8-0-30 Flow Diagram, Load



D-AD-3004810-0-0 Console Scope Overall (Sheet 1)

8

7

6

5

4

3



2

1


NOTES:

D


D



DETAIL OF MODIFICATION



TOP VIEW OF SCOPE CHASSIS SHOWING POSITION OF MOD.



BOTTOM VIEW OF SCOPE CHASSIS

C

C

B

B

A

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2


1

NOTES:

- 1. PL₂ IS MOUNTED ON FRONT OF AMPLIFIER AND IS WIRED IN PARALLEL WITH PL₁.
- 2. NUMBERED PINS REFER TO PL₄. 24 PIN CONNECTOR PROVIDED IN TEKTRONIX BLANK PLUG IN UNIT.
- 3. KNOBS ARE TO BE ENGRAVED AS SHOWN IN DWG #AD-D-3004810-0-0 SHEET 2. (ONE PLUG IN 0-3, OTHER PLUG IN 4-7).


PARTS NUMBER KEY

C ₁	1000pF	CD DIPPED SILVER MICA	100
C ₂ C ₃	100pF	CD DIPPED SILVER	200
C ₅ C ₆	30pF	CD DIPPED SILVER MICA	200
C ₄	10pF	CD DIPPED SILVER MICA	100
C ₇ C ₈ C ₉	.1MF.	DISC • 600WV SPRAGUE	300
C ₁₀	.1MF.	TUBULAR 200WV AEROMAX	100
C ₁₁	.1MF.	100WV 500-ALL X663F	100
D ₁ D ₂ D ₃ D ₄	1N270	CLEVITE	500
D ₅	1N494	FAIRCHILD	100
D ₆	1N307B	MOTOROLA	100
D ₇	1N5230B	MOTOROLA	100
L ₁ L ₂	8.3MH	HMH DELEVAN 200-56/R	200
PL ₁	9 PIN	AMPHENOL #126-218	100
PL ₂	9 SOC	AMPHENOL #126-221	100
PL ₃	7 PIN	AMPHENOL #126-157	100
Q ₁ Q ₂	2N700	FAIRCHILD	200
Q ₃	2N1833	FAIRCHILD	100
R ₁ R ₂ R ₃ R ₄ R ₅	51K	A/B 1/2 W 5%	900
R ₆ R ₇ R ₈	100Ω	A/B 1/2 W 5%	300
R ₉ R ₁₀ R ₁₁	1K	A/B 1/2 W 5%	300
R ₁₂ R ₁₃ R ₁₄ R ₁₅	10K	A/B 1/2 W 5%	500
R ₁₆	47K	A/B 1/2 W 5%	100
R ₁₇	6.2K	A/B 2 W 5%	100
R ₁₈	18K	A/B 2 W 5%	100
R ₁₉	33K	A/B 2 W 5%	100
R ₂₀	250K	VAR A/B 1/2 W TYPE G	100
R ₂₁	185K	1/2 W 1%	100
R ₂₂	5K	VAR A/B 1/2 W TYPE G	100
R ₂₃	95.5K	1/2 W 1%	100
R ₂₄ R ₂₅	20K	5 W WARD LEONARD	200
R ₂₆ R ₂₇	33Ω	A/B 1/2 W 5%	200
R ₂₈	8.2K	SW CHMITE * ALS1	100
R ₂₉ R ₃₀ R ₃₁ R ₃₂	5K, 3 TURN	ADJUST CLAROTAT #NB-6326	900
SW ₁	3 POS	3 POS CENTRALAB #PS-108	100
SW ₂ SW ₃	DPDT	SLIDE SWITCH SA SPACIFLEX	200
V ₁ V ₂	12.6V	SYLVANIA	200




D-BS-3004810-0-1 Display Amplifier Intensifier Circuit

NOTES:



REFERENCE - TEXTRONIX PRELIMINARY MANUAL RM-561 A.



D-BS-3004810-0-2 Console Scope Elec. Mod.

8

7

6

5


4

3


2

1



NOTES:
 1. ALL BURRS TO BE REMOVED FROM MFG. SURFACE BY GRINDING OR LAPPING AFTER DRILLING, TAPPING & SPOTFACING.
 2. TAPE HEAD TO BE PURCHASED FROM INSCO CORP.



GAP WIDTH - 300 MICRONS
 GAP SCATTER - 2.50 MICRONS
 GAP LINE PERPENDICULARITY - 100 MICRONS
 GAP LINE SKEW BETWEEN TRACKS 18/10
 SHIELD LOCATIONS - AS REQUIRED TO MEET CROSSTALK SPECIFICATIONS




NOTE: POLE PIECES ARE SHOWN AS VIEWED FROM END OF HEAD WHICH CONTACTS TAPE. 'N' & 'S' DESIGNATE NORTH-SEEKING & SOUTH-SEEKING POLES RESPECTIVELY. WHEN PINS A, D, H, L & P ARE CONNECTED TO A POSITIVE SOURCE & C, F, K, N & R ARE CONNECTED TO THE NEGATIVE RETURN.





WIRING

VIEW OF EXPOSED RECEPTACLE OF WINCHESTER 3MR-145-G




E-AD-7005114-0-0 Control Panel (Sheet 1)





D-AD-7005164-0-0 Power Input Panel Assy.




NOTES:

1. ALL WIRE TO BE #22 AWG SINGLE STRAND TEFLON INSULATED UNLESS OTHERWISE SPECIFIED.
2. EYELETS & NYLON CLAMP TO BE INSTALLED AFTER CABLES HAVE BEEN SOLDERED TO BOARD.

WIRING LEGEND

CABLE NO	PLUG	PIN LTR	WOZ2	PIN LTR	COLOR	WIRE
C1	S1-A		B-L		BRN	22 AWG
1	S1-B		B-F		RED	4
			B-H		BRN	
			B-J		YEL	
			B-K		BRN	
			B-M		BLU	
			B-N		BLK	
C1	CABLE GRD		B-E		BLK	
C2	S2-A		B-U		BRN	
			B-P		RED	
			B-R		GRN	
			B-S		YEL	
			B-T		GRN	
			B-V		BLU	
C2	CABLE GRD		B-N		BLK	22 AWG
C3	S3-A		A-E		WHITE	MICRO-DOT
			A-F		RED	CABLE
			A-C ¹		BLK	22 AWG
	CABLE GRD		A-C ¹		BLK	22 AWG
	S3-I		A-H		RED	MICRO-DOT
2	S3-K		A-J		WHT	CABLE
			A-C ²		BLK	22 AWG
			A-M		WHT	MICRO-DOT
3	S3-D		A-Q		RED	CABLE
			A-L		BLUE	
			A-C ³		BLK	22 AWG
	S3-E		A-O		RED	MICRO-DOT
4	S3-H		A-K		WHITE	CABLE
			A-C ⁴		BLACK	22 AWG
C3			A-C ⁴		BLACK	22 AWG

3	CABLE 2 CONDUCTOR 1/8 FT. LG MICRODOT		9
2	COPPER BRAID 1/4 DIA X 6 FT. LG.		8
22	HY SHRINK TUBING #18 X 1/4 LONG (RED)		7
1	LINE 6 SCOPE CABLE CONN #872 FLIP CHIP	#872	6
4	HY SHRINK TUBING #14 X 1/2 LG (RED)		5
1	CABLE 3 CONDUCTOR X 6 FEET LG MICRODOT		4
3	SLEEVING VINYL EXTRUDED BLK ASTRA 208/LDG SIZE NO 1/4 X 6 FEET LG		3
1	HEX CONN (8 CONTACTS) 126-222	S3	2
1	AMPHEN 11		1
2	HEX CONN (7 CONTACTS) #126-186 AMPHEND.	S1,S2	1



SOLDER #22AWG BLACK WIRE TO CABLE SHIELD. SLIDE SLEEVING OVER CONNECTION

DETAIL "C"


NOTES:
 1. ALL WIRE TO BE #22 AWG SINGLE STRAND TEFLON INSULATED UNLESS OTHERWISE SPECIFIED.
 2. EYELETS (NYLON CLAMP) TO BE INSTALLED AFTER CABLES HAVE BEEN SOLDERED TO BOARD.

WIRING LEGEND

CABLE NO	PLUG	PIN LTR	W073 PIN LTR	COLOR	WIRE
01	P-18	A-J		BLU	22 AWG
	P-1	A-B		GRN	
	P-17	A-D		RED	
	P-32	A-E		ORN	
	P-3	A-F		YEL	
	P-24	A-H		GRN	
	P-31	A-N		YLD	
	P-8	AL		GRY	
	P-25	A-W		WHT	
	P-10	A-X		WHT-GRN	
	P-26	A-P		WHT-GRN	
	P-11	A-R		WHT-ORN	
	P-27	A-S		WHT-YEL	
	P-12	A-T		WHT-GRN	
	P-28	A-U		WHT-BLU	
	A-V (GND)			BLACK	22 AWG
	P-2	B-7		WHITE	MICRO-50T
1	P-18	B-E		BLU	CABLE
1	P-4	B-F		RED	
1	P-3	B-H		WHT	
2	P-19	B-J		BLACK	
1	P-20	B-L		WHT	
3	P-5	B-M		BLUE	
1	P-21	B-N		RED	
1	P-6	B-P		WHITE	
4	P-22	B-S		BLACK	
1	P-7	B-T		WHITE	MICRO-50T
01	P-23	B-T		BLACK	CABLE

27	HY SHRINK TUBING #14 X 1/2 LG		1
5	CABLE, 3 CONDUCTOR X 6 FEET LONG		6
5	HY SHRINK TUBING #18 X 1/2 LG		5
1	W073 CABLE CONNECTOR FLIP CHIP	W073	4
1	SLEEVING VINYL EXTRUDED ASTRA 703/105 SIZE NO 1/2" X 6 FT LG		3
1	COPPER BRAID 3/8 DIA X 6 FT LONG		2
1	BLUE RIBBON CONN #26-4303-325 AMPHENOL		1

SEE DETAIL "A"



DETAIL "A"

SEE DETAIL "C"

HY-SHRINK TUBING

DETAIL "B"

SEE DETAIL "B" 5 PLACES.
 SOLDER #22 AWG BLACK WIRE TO CABLE SHIELD, SLIDE HY-SHRINK TUBING OVER CONNECTION.

8

7

6

5

4

3

2

1

D

C

B


A

D

C

B

A



D-UA-7005260-0-0 Tape Transport

8

7

6


5

4

3

2



1



LEGEND	
NUMBER	"A" DIM
D-IA-7005423-1-0	18
D-IA-7005423-2-0	48


	PIN#	COLOR	WIRE
PAIR	1	SHIELD	#18 AWG
	17	ORN-YEL	#18 AWG
DOUBLE SHIELD	2	BLK-ORN	#22 AWG
	18	BLK-YEL	#22 AWG
TRIPLET	3	BLU	
	19	VIO	
DOUBLE SHIELD	4	GRY	
	20	RED-BRN	
TRIPLET	5	BRN-ORN	
	21	BRN-YEL	
PAIR	6	BLK-BRN	
	22	BLK-RED	
PAIR	7	BRN-VIO	
	23	BRN-GRY	
PAIR	8	BLK	
	24	BRN	
PAIR	9	BLK-GRN	
	25	BLK-BLU	
PAIR	10	RED	
	26	ORN	
PAIR	11	BRN-GRN	
	27	BRN-BLU	
PAIR	12	BLK-VIO	
	28	BLK-GRY	
PAIR	13	RED-YEL	
	29	RED-GRN	
PAIR	14	RED-GRY	
	30	RED-ORN	
PAIR	15	RED-VIO	
	31	RED-BLU	#22 AWG
PAIR	16	GRN	#18 AWG
	32	YEL	#18 AWG

NOTES:



G4	HY-SHRINK TUBING WHITE	1/2 LG	4
Z	SLEEVING WHITE VINYL	#18 AWG 2 LG	3
AYR	LINC SHIELDED CABLE	DEC 9105605	2
Z	BLUE RIBBON CONN	#26-4303-32.5 AMPHENOL	1

D-IA-7005423-0-0 LINCtape Extension Cable



D-AD-7404146-0-0 Tape Chassis (Sheet 1)

D

D

C


C

B

B

A

A



D-AD-7404146-0-0 Tape Chassis (Signal Wiring) Sheet 3

D

C

B

A


D

C


B

A



TAPE HEAD CABLE ASSEMBLY




1. MAKE 2 PER CHASSIS, ONE WITH 15' CABLE & ONE WITH 10' CABLE.
2. SHIELDS MAY NOT CONTACT ONE ANOTHER AT CONNECTOR END OF CABLE.
3. PUT CONNECTOR END, USING MODIFIED WINCHESTER SHRE-14 HOOK WITH ENLARGED CABLE OPENING.
4. DO NOT STRIP OTHER END OF CABLE.
5. ALL CABLE CLAMPS 1/4"




- NOTES ON PREPARATION OF WIRE OF MICRODOT SHIELDED CABLE.
1. STRIP OUTER INSULATION BACK ABOUT 1" LEAVING SHIELD EXPOSED.
 2. STRIP OFF ABOUT 1/4" OF SHIELD.
 3. WRAP EXPOSED SHIELD WITH 4 TURNS #18 AWG SOLDER, BEING OUT 1/4" END OF WIRE LEAD ABOUT 2" IF REQUIRED.
 4. ISOLATE UNWRAPPED SHIELD WITH 2000/PT TURNS AND INSULATE WIRE WITH SOLDER.
- NOTES ON PREPARATION OF SOLDER SHIELDED CABLE.
1. STRIP OUTER INSULATION BACK AS REQUIRED AND REMOVE PAIL.
 2. USE BRAIN WIRE FOR SHIELD BROWNS CONNECTION WHEN REQUIRED.
 3. ISOLATE SHIELD ENDS AND DRAW WIRE AS ABOVE.



NOTE: OBSERVE SAMPLE AND MAKE CONNECTIONS ACCURATELY.





D-BS-7404146-0-1 Tape Chassis, Power and Control

8

7

6

5

4

3

2

1

NOTES:
 (USE STAINLESS ST. SET SCREWS & ALL PULLEYS & BEARINGS.

D

C

B


A

D

C


B

A



NOTE: ADJUST COLLAR FOR
 0.010 END PLAY IN OUTPUT SHAFT

D-AD-7404150-1-0	60 CYCLE UNIT
D-AD-7404150-2-0	50 " "



VIEW "A"

8

7

6

5

4

3

2

1

D

C

B





A

D

C

B


A



CABLE RUN TO PL4

UNDERSIDE

FRONT OF P.I.U.



NOTES:

1. PART NUMBERS REFER TO PART NUMBER KEY DWG.#BS-D-3004810-01
2. CABLE RUNS SHOWN IN LAYOUT DWG.#AD-D-7404538-0-0 SHEET 4.

8

7

6

5


4

3

2

1

D-BS-7404538-0-1 Scope Plug-In (Component MTG)



- NOTES:**
1. THIS CABLE IS USED TO CONNECT THE REMOTE SCOPE TO THE CONSOLE SCOPE WHEN THE REMOTE SCOPE IS USED AS A DISPLAY SCOPE. IT IS CONNECTED TO THE CONSOLE SCOPE AT PL₂ ON FRONT OF THE RIGHT PLUG IN AND TO THE REMOTE SCOPE AT PL₂ ON THE RIGHT PLUG IN.
 2. DRILL 13/32 HOLE IN BACK OF BOTH PLUGS TO INSURE PROPER INSERT OF CABLE.
 3. PLUG SHOWN APART FOR CLARITY IN ASSEMBLING ONLY.
 4. ONLY FOUR OF THE SIX PAIRS OF WIRE IN THIS CABLE ARE USED, THE TWO UNUSED PAIRS ARE CUT OFF 1-1/2" ABOVE THE WIRES USED.

7/8"	TEFLON SLEEVING 1/16 OD	7
1	CABLE BELDEN 8778	6
1	CABLE, 3COND 118 FT #202-4807 MICRO	5
3	CABLE, 2COND 40 FT #202-3938 MICRO	4
18	HYDRINK TUBING #8-1/4 (RED)	3
4/8"	SLEEVING VINYL BLK 3/8 ID	2
2	HEX CONN(9COND) 126-220 AMPHENOL	1

C-IA-7405611-0-0 Cable, Scope (Remote)

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

MASTER DRAWING LIST				
DWG. NO.	REV. LET.	NO. OF SHEETS	TITLE	
D-UA-LINC8-0-0		3	LINC8 ASSEMBLY	
A-PL-LINC8-0-0		8	LINC8 PARTS LIST	
B-OD-LINC8-0-13		1	OUTLINE DRAWING	
	A			
D-FD-LINC8-0-30	L	1	FLOW DIAGRAM, LOAD	
	W			
D-SD-LINC8-0-1	A	1	SYSTEM CONFIGURATION	
	Y			
A-MDL-LINC8-0-L	S	1	LINC 8	
	U			
A-MDL-LINC8-0-P	S	1	LINC 8 PROCESSOR	
	E			
A-MDL-LINC8-0-M	S	1	LINC 8 MEMORY	
	L			
D-BS-LINC8-0-2	A	1	DATA TERM. PANEL LOGIC	
	T			
D-MU-LINC8-0-3	E	1	MODULE UTILIZATION LIST	
A-PL-LINC8-0-3	S	1	MODULE PARTS LIST	
	T			
D-IC-LINC8-0-4	S	2	CABLES FOR LINC8	
	R			
D-IC-LINC8-0-5	E	1	I/O LISTINGS	
	V			
D-IC-LINC8-0-6	S	1	CABLE LISTING	
	I			
A-CP-LINC8-0-7	S	1	EXTERNAL COMPONENT LIST	
	O			
D-FD-LINC8-0-9	N	2	MANUAL & AUTO OPERATIONS	
	S			
A-PL-LINC8-0-8	S	18	MODULE PARTS LIST	
D-IC-LINC8-0-10		1	POWER WIRING AC & DC	
D-IC-LINC8-0-11		1	CABLE LAYOUT OF CONTROL PANEL	
A-IC-LINC8-0-12		1	AC CABLES	

REVISIONS				DRN.D.	DATE	digital EQUIPMENT CORPORATION	
REV.	DATE	CHG. NO.	APP'D.	ANDRUCHOW	10-1-66	MAYNARD, MASSACHUSETTS	
				CHK'D. DAIGNEAULT	10-1-66	TITLE	
				ENG. R. J. Clayton	10-1-66	LINC 8	
				PROJ. ENG. R. J. Clayton	10-1-66	LINC 8	
				PROD. R. J. Clayton	10-1-66	LINC 8	
FIRST USED ON				LINC 8		SIZE	CODE
				LINC 8		A	ML
SCALE				LINC8-0		NUMBER	REV.
SHEET 1 OF 1				DIST.			


A-MDL-LINC8-0-0 Master Drawing List

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


COMPONENT NAME	VALUE	POL.	FROM PIN	TO PIN	POL.
RESISTOR	1.2K 1/4W		PH18H	PH19E	
RESISTOR	470 Ω		PH18H	PH18B	
AC TERMINATOR	100Ω 1/4W RES & .01MFD CAP		PH01U	PH01C	
" "	" "		PH01P	PH01C	
CAPACITOR	2MFD OR 2.2 MFD		PH05H(-)	PH05J(+)	
CAPACITOR	.01MFD 50V		PB30H	PB30C	
RESISTOR	30K 1/4W		PH18F	PH20E	
AC TERMINATOR	100Ω & .01 CAP		LB08H	LB08C	
CAPACITOR	680 PF		PF24M	PF24D	
CAPACITOR	680 PF		PH36E	PH36F	
CAPACITOR	680 PF		PH10H	PH10J	
CAPACITOR	680 PF		PJ10H	PJ10J	
AC TERMINATOR	100Ω 1/4W RES & .01MFD CAP		MF36F	GND	
" "	" "		MF36H	"	
" "	" "		MF36J	"	
" "	" "		MF36K	"	
" "	" "		MF36L	"	
" "	" "		MF36M	"	

REVISIONS				DRN.	DATE	digital EQUIPMENT CORPORATION	
REV.	DATE	CHG. NO.	APP'D.	R. BERNIER	9/66	MAYNARD, MASSACHUSETTS	
A	2/67	11	RJC	CHK'D. DAIGNEAULT	10/66	TITLE	
B	9/67	23	RJC	ENG. R. CLAYTON	10/66	EXTERNAL COMPONENT LIST	
				PROJ. ENG. R. CLAYTON	10/66	FOR	
				PROD. R. CLAYTON	10/66	LINC-8	
FIRST USED ON				LINC-8		SIZE	CODE
				LINC-8		A	CP
SCALE				LINC8-0-7		NUMBER	REV.
SHEET 1 OF 2				DIST.			


A-CP-LINC8-0-7 External Component List (Sheet 1)




A130-0-1 Multiplex LINC-8




A202-0-1 Two Analog Preampifiers




A401-0-1 Sample and Hold




A502-0-1 Difference Amplifier




A601-0-1 3 Bit DAC




A704-0-1 -10V Precision Power Supply




A604-0-1 2 Bit DAC




A706-0-1 Power Supply for A202




B104-0-1 Inverter




B117-0-1 Diode Gate




B115-0-1 Diode Gate




B130-0-1 3Bit Parity Circuit




B171-0-1 Diode Gate




B684 Two Bus Drivers




B204-0-1 Four Flip-Flops




G882 Manchester Reader Writer




G906-0-1 LINC8 Capacitor and Power Up




R141-0-1 Diode Gate




R122-0-1 NOR Gate




R151 Binary to Octal Decoder




R181-0-1 DC Carry Chain




R202-0-1 Dual Flip-Flop




R201 Flip-Flop




R203-0-1 Triple Flip-Flop




R204-0-1 Quadruple Flip-Flop




R303-0-1 Integrating One-Shot




R302-0-1 Delay




R401-0-1 Clock




R405-0-1 Crystal Clock




R602-0-1 Pulse Amplifier




R601-0-1 Pulse Amplifier




R603 Pulse Amplifier




R613-0-1 Pulse Amplifier




W002-0-1 Clamp Loads




R650-0-1 Bus Driver




W005-0-1 Clamped Loads




W026 Connector Board




W035-0-1 Cable Connector




W050-0-1 Indicator Driver




W072-0-1 LINC-8 Scope Cable Connector




W073-0-1 LINC-8 Tape Cable Connector




W501 Schmitt Trigger



W500 High Impedance Follower



W607-0-1 Pulse Amplifier



W640-0-1 Pulse Amplifier

digital

DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

Printed in U.S.A.