AFP-8 ASCII FRONT PANEL

USER'S MANUAL

TECHNICAL SPECIFICATION SUMMARY

and

DRAWING SET

Revision 1: 3 January 1977

AFP-8 ASCII FRONT PANEL USERS MANUAL

ABSTRACT

The AFP-8 is a console and front panel controller for remote and local PDP-8 minicomputers. This manual explains the functions and operation of the AFP-8. The information contained in this document is proprietary to Digital Communications Associates, Inc.

PDP-8 and OMNIBUS are registered trademarks of Digital Equipment Corporation.

AFP-8 ASCII FRONT PANEL 1/3/77 Index

INDEX

Section		Page
1.	Introduction EMOSTARTEMATI	1
1.	Initial Installation	2
1.	AFP-8 Initial Operation	3
- 1.	Power Sequence	3
1.	Front Panel Mode (FPM) vs. Teletype Mode	5
1.	ECHO and ASCII Terminal Control Characteristics	5
. 1.	Readout Functions ("H" through "O")	6
1.	Interpretation of the First Digit	6
31.	Switch Register and and and another	7
1.	Control Functions ("A" through "G")	8
1.	CPU Functions ("P" through "W")	9
81.	Additional Examples Hoster adam buse	11
1.	Summary of AFP-8 Functions ("A" through "W")	14
2.	I/O Configuration and Options	15
02.	Restart from "Hung" TS3 Republic 100	20
3.	Diagnostic	21
3.	Warranty	22
4.	Technical Specification Summary	23
4.	Front Panel Mode Summary	24
4.	Teletype Mode Summary	24
5.	AFP-8 Drawing Set (Sample)	26

AFP-8 ASCII FRONT PANEL 1/3/77 Illustrations

ILLUSTRATIONS

Figure		Page
1-1	AFP-8 Readout, Control, and CPU Function Character Substitutes	4
2-1	20ma Operation	15
2-2	Connector Options Summary	16
2-3	EIA Operation	17
2-4	Baud Rate Selection	18
2-5	IOT Device Code Selection	19
2-6	J01 Voltages	20
4-1	Front Panel Mode	25

Introduction

This document is designed to acquaint new users of the ASCII Front Panel (AFP-8) with the characteristics of the module. It also provides usage parameters for the unit.

Examples of the functions of the AFP-8 are provided to demonstrate proper operation.

The AFP-8 is a physical replacement for the KL8-E and KL8-JA Console Teletype Control. It is a single-thickness quad-board that is electrically and mechanically compatible with the PDP-8/e/f/m/a OMNIBUS. Insertion of the AFP-8 into any slot of the OMNIBUS is the sole installation criterion.

The AFP-8 can operate in parallel with or replace any KC8 Programmer's Panel.

Two different modes of operation are provided, i.e., Front Panel Mode and Teletype Mode. Explanation is given in the text for the operation of each of the modes.

The AFP-8 is independent of any software resident in the PDP-8. NO changes to DEC programs or user applications programs are required in order to substitute the AFP-8 for a KL8.

It is recommended that the first-time user of the AFP-8 read this entire document thoroughly before inserting the AFP-8 into the OMNIBUS. It is also recommended that the various examples be performed immediately after inserting the AFP-8 into the OMNIBUS, both as an initial test of the functions of the module, and as an exercise to become familiar with its operation.

A diagnostic procedure for the AFP-8 is provided on Page 21.

A brief technical specification is provided in the Technical Specification Summary.

The AFP-8 operates with the optional AFP Security Option (SO) for applications where the AFP-8 is connected to a direct dial network, and it is desirable to prevent access by unauthorized users. When used with either the optional, on-board modem, or the on-board, EIA compatible interface, a user must enter one of four, on-board selectable, 8-character ASCII passwords before he can gain access to the AFP-8, and thereby the PDP-8. Once the password has been verified by the SO, the SO becomes transparent.

The passwords are contained in field-replaceable PROM's. The SO also provides a local port which bypasses the password function. Any modem or terminal which can be connected to the AFP-8 can also be connected to the SO. All AFP-8 features are available when used with an SO. The SO is an OMNIBUS compatible quad module which connects to the AFP-8 by a 40 conductor cable.

AFP-8 ASCII FRONT PANEL 1/3/77 Initial Installation

Initial Installation

The AFP-8 should be examined visually for any damage resulting from shipment. If damage is observed, please contact DCA at once.

The AFP-8 is shipped from the factory with a cable to attach a terminal to the AFP-8. This cable should be plugged into the 40-pin connector (J01) at the upper left-hand corner of the AFP-8 module. Observe correct polarity of the connector as marked. If there is a dot on the connector, it should be visible when it is inserted. The other connector end (DB25S for EIA terminals, or a MATE-N-LOCK 8-pin for 20ma terminals) should be attached to the corresponding terminal connector.

The 40-pin connector provides the following configuration for initial operation of the AFP-8:

Baud-rate - 110 Echo - enabled Front Panel Mode - enabled Switch Register - enabled External Clock - inhibited IOT device codes - 603X, 604X

EIA terminals have DTR (Data Terminal Ready) and RTS (Request To Send) leads permanently asserted by the AFP-8. The 20ma Teletype terminal connection is pre-wired to utilize the READER-RUN control as does the KL8 control. See Section 2 for methods of programming the AFP-8 to other configurations.

If any other device on the OMNIBUS (such as an existing KL8) is configured with device codes conflicting with the AFP-8, the other device must be removed before installing the AFP-8. The AFP-8 IOT device codes can be re-programmed, as discussed in Section 2. For familiarization, however, let the AFP-8 physically replace the existing KL8.

Power Restart and Bootstrap options should also be removed or disabled for the examples in this manual to work as described. They may be re-installed or re-enabled during normal operations, because the AFP-8 is compatible with all OMNIBUS peripherals.

The AFP-8 may be inserted into any working slot of a standard OMNIBUS. If the installation replaces a KL8-E (M8360) or KL8-JA (M8655) connected directly to a Teletype, the cable already connected to the Teletype can simply be inserted into J01.

If the CPU has a KC8-EA Programmer's Panel, it must be set to the following configuration in order to avoid interference with AFP-8 functions:

Switch Register - all switches down Rotary display switch - STATUS position SW, Halt, and SS switches - "Up" position The key position marked "Panel Lock" may be selected, since it does not inhibit the AFP-8.

No special configuration of existing equipment or modules is necessary if the AFP-8 is the sole source of Programmer's Panel functions. Use of the AFP-8 does the work of both the KC8 Programmer's Panel and the KL8, thereby saving one slot.

Initial Operation

The AFP-8 is intended for use by those who are familiar with the Programmer's Panel for the PDP-8/e/f/m/a. The AFP-8 functions closely follow the switches and displays of these panels, so users can quickly learn to substitute keyboard commands for the hardware controls and switches previously used.

It is strongly suggested that first-time AFP-8 users reproduce the examples in this document exactly as they appear. This speeds up learning, and also checks the AFP-8 to insure that it is functioning properly. After you have some experience with the AFP-8, the exercise on page 12 (to increment the AC) can be used as a quick check of the normal operation of the AFP-8. The Diagnostic (page 21) is provided to determine if the AFP-8 has a malfunction.

In order to assist the reader, Figure 1 (on page 4) is a comparison of the PDP-8 Programmer's Panel switches and readouts with the AFP-8's readout, control, and CPU function character substitutes.

Power Sequence


When the CPU power is turned on, the AFP-8 delays 0.9 seconds to allow all the power-up sequences to take place on the OMNIBUS, halts the CPU (unless the automatic restart is enabled), and then prints out a 5-digit message on the terminal:

0XXXX

The first digit of this readout is explained later. It is zero in this example. The remaining four digits are the current content of the Memory Address lines on the OMNIBUS.

WARNING: The first character which is typed after the power is turned on is often 'lost' by the AFP-8. It will still, however, be echoed to the console terminal. For this reason, it is good practice to check what was loaded into the SR, or to type a readout character as the first character when the CPU is powered up.

4
AFP-8 ASCII FRONT PANEL 1/3/77
Control and Command Substitutes



(b)								
SS Clear	X	×			×	×		
SW	×		×		Х		×	
HALT	×	×	×	×				1707
SS Set			×	×			×	×
SW		×		×		×		×
IIALT					×	×	X	×
*AFP-8 Control Commands	d .	Q	R	S	Т	U	۸	W

-	i i	DEP	Ω		
-	C	STEP	R*		
	E	HALI	*.		
-		EXAM	m		
	ΥT	CONT	9	Ė.	
	START	CLEAR	Ú		
	EXTD	LOAD	í.	e ee	
	6	LOAD	٧		
The second secon	R	9 10 11	Third Fourth Digit Digit	15.00 M	
	REGISTER	6 7 8	Third		
The state of the s	SWITCH	3 4 5	First Second Digit Digit	- 21	
Control of the Control of the Control		Ø 1 2	First Digit		
	CW	O.M.	*>	7.6	
	1	7	1	^	
	PDP-8	SWITCHES	AFP-8 FRONT PANEL COMMAND SHRSTTTHTES		

AFP-8 ASCII FRONT PANEL COMMAND SUBSTITUTES FOR PDP-8 FRONT PANEL COMMANDS

AFP-8 ASCII FRONT PANEL 1/3/77 Front Panel Mode (FPM) vs. Teletype Mode

Front Panel Mode (FPM) vs. Teletype Mode

To operate both as a Programmer's Panel and as a Teletype control, the AFP-8 has two modes. It is important to recognize which mode the AFP-8 is in so you can give it correct commands. The AFP-8 is either in Front Panel Mode (FPM) or in Teletype mode. When in Teletype mode, it emulates the DEC KL8 under control of the program in operation. When in FPM, the red Light Emitting Diode mounted at the top center of the AFP-8 is lit.

The AFP-8 enters FPM whenever the CPU is halted for any reason. As the CPU halts, the MA register (current PC value) is typed out so the operator knows where the program stopped.

The AFP-8 also enters FPM if it detects a "framing error" from the keyboard. This framing error is a long-space (200 msec minimum) generated on most terminals by depressing the key marked "break", "attn", or "interrupt". "Break" is detected before the keyboard flag is set, so the PDP-8 CPU never sees the "break" command. "Break" causes the MA to be typed out, but the CPU is not halted.

The AFP-8 leaves FPM and enters Teletype Mode when a program starts, or when the CPU is already running in FPM and the "P" key is struck.

In summary, the MA is read out automatically if:

- (1) "break" is detected (enters FPM, CPU continues to run);
- (2) CPU halts (also enters FPM);
- (3) Single Step instruction is executed (also causes "HALT" and enters FPM); or,
- (4) power-up.

ECHO and ASCII Terminal Control Characteristics

When in FPM, the AFP-8 echoes input characters to the output terminal for visual verification of proper reception by the AFP-8 from the terminal. This is called the ECHO feature, and it can be suppressed by a wiring option (see Section 2 for further information). ECHO suppression may be desired for some local half-duplex (i.e., local copy) terminals. The AFP-8 does not work with half-duplex modems or communication circuits, as it does not provide a protocol to turn the line around.

All ASCII control characters (codes 0-37) are ignored, but echoed, by the AFP-8 while in FPM. These characters can be used to format the printed output. In particular, "CR", "LF", and "space" may be freely used to separate the function characters. These optional control characters improve the legibility of strings of AFP-8 functions.

The AFP-8 function keys may be either upper or lower case, since both perform the same functions.

AFP-8 ASCII FRONT PANEL 1/3/77 Readout Functions ("H" through "O")

Readout Functions ("H" through "O")

The AFP-8 does not have lamp displays as the DEC Programmer's Panel does. The substitution of 8 "readout" function keys (characters) provides information identical to the Programmer's Panel displays. These keys are the letters "H" through "O" on the terminal keyboard. Readout displays are provided by a 5-digit series, as explained below.

To illustrate their use, strike each character in the order shown to reproduce the same output on the terminal.

(Note: User keystrokes are underlined here and in all following examples).

Key	Description
H00000	Accumulator
100000	Multiplier-Quotient Register
<u>1</u> 00000	OMNIBUS Data Bus (clear unless some peripheral has a stuck bit)
<u>K</u> 00000	The AFP-8 Internal Switch Register
<u>F</u> 00000	CPU Status Display
М00000	Memory Data lines on the OMNIBUS (usually contents of memory when cycled)
<u>N</u> 00000	Memory Address lines on the OMNIBUS
002040	CPU State display (value not relevant here)

Note that the AFP-8 inserts a carriage return and line feed after each display, which returns the terminal printing to the left column. This happens for the readout functions only.

The digits in the readouts for "L" (Status) and "O" (State) are the same as the bits displayed by the Programmers Panel. These digits are explained in the DEC "Small Computer Handbook" corresponding to the model of PDP-8 in use. This handbook is supplied by DEC.

Interpretation of the First Digi t

All readout functions produce a 5-digit number. The first digit of this number is an octal encoding of 3 bits of important CPU internal state information. Bit 0 of this digit (i.e., with octal weight of 4) is the state of OMNIBUS RUN. Bit 1 of this digit (i.e., with octal weight of 2) is the OMNIBUS POWER-OK. Bit 2 of this digit (i.e., with octal weight of 1) is the OMNIBUS LINK signal.

AFP-8 ASCII FRONT PANEL 1/3/77 Interpretation of the First Digit

Thus, the encoding of this digit is interpreted as follows:

First Digit	Run	Power	Link	Description
0	Halted	OK	0	Normal initial state
1	Halted	OK	1 -	Link set
2	Halted	Bad	0	Power supply failed
3	Halted	Bad	1	Power supply failed
4	Running		0	Normal running, Link not set
5	Running	OK	1	Normal running, Link set
6	Running	Bad	0	Power supply and timing board failed
7	Running	Bad	1	Power supply, timing board, and CPU failed

Switch Register

The AFP-8 contains a 12-bit Switch Register (SR) that is logically identical to the Programmer's Panel 12-bit Switch Register, but is independent both for data entry and readout. AFP-8 input commands ("A", "D", and "F") use the SR to enter data into the CPU. The SR may also be used by programs (including MAINDEC's) as a program parameter.

If a Programmer's Panel is installed, its Switch Register is inclusively "OR"-ed with the AFP-8 SR. It must be clear (all switches down) for proper AFP-8 operations.

The AFP-8 SR can be changed/examined by the user only when the AFP-8 is in FPM. Numbers to be entered into the SR are typed as groups of 4 octal digits which are loaded into the 12-bit register sequentially from the left. Thus, the first digit is entered into bits 0-2 of the SR, the second digit into bits 3-5, the third digit into bits 6-8, and the fourth digit into bits 9-11.

In entering a digit, a mistake can be corrected by typing any non-numeric character, excluding control characters such as Carriage Return (this resets the internal AFP-8 pointer to the first digit's position), and then retyping all four digits of the correct octal number. Each current SR digit is replaced as you type in the new digit. Any remaining digit is undisturbed until a new value is entered. If more than 4 digits are typed, the internal pointer "wraps-around" to point to the first digit again.

To illustrate this, we will type numbers into the SR and examine the values in it with the "K" readout function (NOTE: The leading digit of the printout is 0 in these examples):

1234K01234 This shows that a 4-digit number can be checked immediately by the "K" function.

23K02334 The first two digits overwrote the leftmost two digits in the SR, but did not disturb the rightmost two digits.

AFP-8 ASCII FRONT PANEL 1/3/77 Switch Register

- 56 7012K07012 Correcting typing errors was accomplished by typing a "space" and retyping the correct number.
- 0123456K04563 The first four digits (0123) were entered into the SR.

The next three digits overwrote the leftmost 3-digits of the SR with the new values (456), since the internal pointer wrapped around. The final digit was not disturbed, as only seven digits were typed (original four digits plus three digits overwritten).

43#1K01363 This is what happens when a line strike error wipes out one of the digits. The intention was to type "4361", but the "6" was changed (by the line hit) into a "#" which reset the pointer to the leftmost digit. The "1" therefore overwrote it. This illustrates the need to keep an eye on the echoed characters to correct for line errors.

4361K04361 The new number is entered correctly by retyping.

Control Functions ("A" through "G")

AFP-8 control functions operate only when the CPU is halted. They perform the operations of loading the Memory Address and Extended Address, depositing and examining memory, Clear, and Continue. To illustrate these functions, readout class functions will be used to display the CPU registers as we go. The following example shows how to load a program beginning at memory location 0200.

- * The LOAD ADDR Function ("A" key):
 - 0200AN00200 The SR is loaded with 0200, and LOAD ADDR is performed using the "A" key. The results are checked by using the "N" key to readout the MA register.
- * The EXTD ADDR LOAD Function ("F" key):
 - 0011FL0001l This illustrates the loading of the data and instruction fields registers of the Memory Extension Control, and their examination by use of the STATUS readout ("L") key.

If the CPU does not have a Memory Extension Control module (KM8-E or KM8-A), the "F" function is superfluous and the data and instruction field will always be read as zero. The "F" function loads only bits 6-11 of the STATUS Register, and does not affect bits 0-5.

AFP-8 ASCII FRONT PANEL 1/3/77 Control Functions ("A" through "G")

* The DEPOSIT Function ("D" key):

Note: The program used in the following illustration consists of two instructions:

0200 7001 START, IAC /Increment AC

0201 5200 JMP START /Loop

0200AFN00200 Load Address 0200, clear fields, and check.

7001D5200D The contents of the SR are deposited into successive locations in memory. The MA register is incremented automatically after each deposition, duplicating the DEPOSIT key on the Programmer's Panel. (Notice that the "D" function does not provide a carriage return or a line feed.)

* The EXAMINE Function ("E" key):

0200AEM07001 To examine memory, reset the MA register to 0200

EM05200 by using the "A" function. The "E" function cycles memory, but display of the result is accomplished by the "M" function. Automatic incrementing provided by the "E" function permits successive locations to be displayed.

* The CLEAR and CONT Functions ("C" and "G" keys):

K00200 Check the SR to verify it is still at 0200.

T Make sure the machine is halted.

AFTCG00201 LOAD ADDR, EXTD ADDR LOAD, set the HALT switch (explained below), CLEAR ("C"), and CONT ("G"). The program runs for one instruction and halts immediately, which causes it to type out the MA.

G00200 The CONT Function ("G") key causes it to run for one more instruction and halt again, typing out the new MA contents.

H00001 The AC Readout Function ("H" key) is used to verify the operation of the program (i.e., increment the Accumulator.)

CH00000 The "C" function is used to clear the AC, which is verified by another use of the "H" function.

CPU Functions ("P" through "W")

The DEC KC8-EA Programmer's Panel has three switches used to control operation of the CPU. The SW is a control for the hardware bootstrap (if there is one installed, it should be disabled when performing the

following functions).

The HALT Switch stops the CPU after execution of the next instruction. When set, it performs the function of stopping the CPU after each instruction, which is useful in some debugging situations.

The SINGLE STEP (SS) Switch stops the CPU after every memory cycle, and is otherwise identical to the HALT Switch.

The AFP-8 implementation of these functions is accomplished by a micro-coding of the letters "P" through "W" as shown in the table on Page 14.

When any of these keys is struck, an internal 3-bit register of the AFP-8 is loaded with the value of the function as specified in the table. So, in the example of the single program just executed, the "T" function had the effect of clearing the SW and SS bits and setting the HALT switch in this internal register.

The CPU executes exactly one instruction each time the "G" function is executed, stops, and then prints-out the MA register. There is no way of interrogating the contents of the SS and HALT bits of this register except by their action on a program. The SW bit is displayed in the STATES readout display ("O" key).

The "P" ("Proceed" is a good mnemonic) key can be used to clear the SW, HLT and SS bits all at once. This is generally the key used before starting a program.

The AFP-8 leaves FPM when the CPU starts running, or is already running and the "P" key is struck.

To illustrate this, we use the two-instruction program already loaded in 0200-0201:

0200AFPCG Load Address, Fields, clear CPU Control Register, clear the CPU, and GO. This starts the program at 0200.

At this point, further keystrokes are ignored by the AFP-8, since they go to the portion of the circuit which is the Teletype controller, and this program is currently not addressing the Teletype controller.

Of course, the program IS counting up the Accumulator rapidly. To observe this, press the "break" key on the terminal.

The CPU is running (the "4" in the first digit position tells us so) and the MA register is 0201. To see what is in the Accumulator, we use the "H" function.

AFP-8 ASCII FRONT PANEL 1/3/77 CPU Functions ("P" through "W")

H47632	The	cont	ents	of	the	AC	are	changing	rap	oidly,	as
_	we	can	easil	Ly	verif	Ey	with	another	"H"	functi	on.

Notice that the AC has overflowed into the Link, which is displayed as the low-order bit of the first digit. To demonstrate that we have control over the program, we use the CPU Halt function ("T" key).

T10201 We see that the Link is still set, and the MA is at 0201.

H15422 The Accumulator has incremented some more.

CH00000 When we clear the CPU, the link and the Accumulator are also cleared. Let us continue the program from here.

PGand the program is now running again.
Tough question for the operator: why did we
type the "P" before the "G"?

(The values in the right-most 4 digits are not duplicatable in the user's test example, but serve only to illustrate the principles).

Additional Examples

Let us now look at some other examples of the operation of the AFP-8 in FPM and in Teletype mode. The first sample program is as follows:

7307								
7604D	Deposit	an	LAS	(Switch	Read)	at	address	0000

5000D Deposit a JMP to 0000 at 0001

0000A Load address 0000

Now that this simple program has been entered into memory, the input commands "C" and "G" are utilized. The following example loads address 0000, clears the AC and LINK, and starts the processor:

0000AFPCG

The sample program is now running. To monitor what is going on, we enter FPM and use the output commands. The entry into FPM is accomplished via the "BREAK" key.

Readout of the major registers can be performed as follows:

H40000	Machine run	ning; AC loaded with 0's	400
I40000	Machine run	ning; MQ has all 0's	
J40000		ming; BUS 0:11 = 0's	
K40000	Machine run	ning; SR 0:11 loaded with ()'s
L40000		ming; STATUS = 0's	
M47604		ning; executing 7604 (LAS)	
-			

AFP-8 ASCII FRONT PANEL 1/3/77 Additional Examples

N40001	Machine	running;	looping	at	location	0001
044640	Machine	running;	F, IR=6,	MD	DIR=1	

Remember, in FPM with the CPU halted, the two-character command "EM" will perform an examination of the present location.

Let us stop the processor by using the "T" command and perform a few readouts.

T00001	Indicates machine	halted at lo	cation 0001
EM05000	Examine shows JMP	instruction	at 0001
N00002	Shows "E" command	performs PC	PC+1

All FPM functions have been presented with simple examples. The following more sophisticated example uses most of the commands to show how they can be utilized manually, both to program and to monitor a program.

N01746	Indicates machine halted at location 1746
0000AN00000	Load Address 0000 and check address
7001D	Deposit IAC (increment AC) at location 0000
2020D	Deposit ISZ on location 0020 at 0001
5001D	Deposit a JMP to location 0001 at 0002
5000D	Deposit a JMP to location 0000 at 0003
0000AN00000	Load Address 0000 and check address
EM07001	Examine memory location 0000
EM02020	Examine memory location 0001
EM05001	Examine memory location 0002
EM05000	Examine memory location 0003
AN00000	Load Address 0000 and check address
PCG	Clear HALT, clear AC and LINK, and CONTINUE

This program increments the AC with approximately 16msec delay. At this point, assume we press the "BREAK" key and perform the following:

H40074	AC Read indicates machine running with AC = 0074
H45477	AC Read indicates machine running with AC = 5477
<u>H</u> 50161	AC Read indicates machine running with LINK set and AC = 0161
<u>T</u> 10001	HALT program. Readout indicates machine halted with LINK set at location 0001.

The next example illustrates the operation of the AFP-8 both as a Front Panel and as a Teletype control. Assume the processor is not running. (Each command line is terminated with a carriage return and line feed by the user to make the example more readable).

The example program to be entered is essentially a Teletype ECHO test.

AFP-8 ASCII FRONT PANEL 1/3/77 Additional Examples

KEY CODE	COMMENTS
0000A F 6032D KCC 6031D KSF 5001D JMP1 6036D KRB KCC 6046D TLS 6041D TSF 5005D JMP1 5001D JMP 1	Read Keyboard Character; Clear Flag Load Teleprinter sequence Skip on Teleprinter Flag
0000A00000 EM06032 EM06031	Load Address 0000 and check address Examine MD. Note RUN is off (first octal character = 0) Examine memory
EM05001 EM06036 EM06046 EM06041 EM05005 EM05001 0000A	to see if it's what was just now deposited The program is OK, so now execute it Load Address 0000 again Clear Fields (not required, but good practice)
P C G ECHO TEST	Clear the SW, HALT, and SS switches CLEAR (i.e., INIT) GO (i.e., same as CONT switch) Just to prove the CTY is working while the AFP-8 is not in FPM
1234A	Pressing the "BREAK" key enters FPM, and prints the MA. The CPU is running, and is hung in a loop at 0001 Put a number into the SR and attempt to load address while the CPU is running
N40002 T00002	The LOAD-ADDR didn't work! (HALT not set) Set the HLT switch to stop the CPU. CPU not running, but we are still in the loop
P G ANOTHER ECHO	Clear the HLTand continue. We now enter non-FPMwhich can be demonstrated. Enter FPM using "BREAK"
40002 T00000 T00000 T00000 K01234 L00000 M06031 N00002	MA shows JMPl is next Stop the CPU again MQ has not been touched BUS is not asserted SR contains our new number STATUS is zero MD shows KSF is being executed MA shows the JMPl is next STATES shows F, IR=6, MD DIR=1

AFP-8 ASCII FRONT PANEL 1/3/77 Summary of AFP-8 Functions ("A" through "W")

Summary of AFP-8 Functions ("A" through "W")

This completes the keyboard commands to the AFP-8 while in Front Panel Mode. A summary follows:

Control Functions	Operations	
A B C D E F G	Load Address SR 0:11 Unused Clear AC and Link (Initialize) Deposit SR 0:11 Examine MA Location Load Extended Address (Fields) Continue (CPU start = Go)	SR 6:11
Readout Functions	Operations	
H I J K L M N O	ACCumulator read MQ Register read DATA bus read SR 0:11 read (AFP-8 internal) STATUS display read MD bus read MA bus read STATES display read	
CPU Functions	Operations	
P Q R S T U V	HLT and SW and SS clear SW set, HLT and SS clear SS set, HLT and SW clear SW and SS set, HLT clear HLT set, SS and SW clear HLT and SW set, SS clear HLT and SS set, SW clear HLT and SW and SS set	



Send "BREAK" to enter Front Panel Mode.

Strike "P" to enter Teletype Mode while CPU is running in Front Panel Mode.

Start program to enter Teletype Mode.


I/O Configuration


A 40-pin connector (J01) is mounted on the upper left corner of the AFP-8. J01 provides signal paths, voltages, and grounds. Selection of combinations of pins connects the AFP-8 either to EIA RS-232-C or 20ma TTY terminals, as well as the options described below. See Figure 2-2.


The following describes pins on J01 used for serial-in and serial-out and the configuration of all other pins to accomplish operation in either EIA or 20ma mode.

Teletype Connection - 20ma operation utilizes six pins. Eight pins are used if Reader Run is provided. (See Fig. 2-1 below.)

Figure 2-1 20ma OPERATION







READER RELAY CONTROL

17 AFP-8 ASCII FRONT PANEL 1/3/77 I/O Configuration and Options

EIA Connection - The AFP-8 provides for EIA Received Data (RD) and EIA Transmitted Data (TD). It also asserts Data Terminal Ready (DTR) and Request To Send (RTS).

The following table summarizes the necessary connections for EIA operation.

Figure 2-3 EIA Operation

	J01 PIN NUMBER	DB25S PIN NUMBER
	(AFP-8)	(DATA TERMINAL EQUIPMENT)
TD (TRANSMITTED DATA)	24	2
RD (RECEIVED DATA)	23	3
DTR (DATA TERMINAL READY)	33	20
RTS (REQUEST TO SEND)	29	4
SG (SIGNAL GROUND)	40	7

Options

The AFP-8 has provisions on the 40-pin cable header to permit configuration flexibility. All options discussed below, excluding power supply voltages, appear as simple 1.5Kohm pullup resisters to +5 volts. Electrically grounding any option pin on J01 enables that option or feature.

Baud Rate - Discrete baud rates from 50 to 9600 baud are selectable on $\overline{J01}$. The following table (Fig. 2-4 on next page) represents all available baud rates and the appropriate programming pattern of J01 pins. The clock rate is a 16X clock.

Internal Clock - The internal clock is available at pin J01-38 and will be the baud rate selected by pins 25-28. The internal clock is capable of driving one standard TTL load.

External Clock - An external clock may be input to the AFP-8. Grounding pin J01-37 disables generation of the internal clock. The external clock is then input through pin J01-39. The external clock should be TTL compatible and have sufficient drive capability for one standard TTL load.

Local ECHO Suppression - If the local ECHO feature (produced for FPM functions) is to be inhibited, pin J01-7 is grounded. This does not in any way affect the AFP-8 in either mode of operation, but simply suppresses the echo of each input command to the local terminal.

FPM Disable - If the AFP-8 is to operate only in Teletype mode, pin J01-36 must be grounded. This prevents FPM operations.

Figure 2-4
Baud Rate Selection

J01 PIN NUMBER (AFP-8)

28	27	26	25	BAUD RATE
				110
			х	150
		Х		300
		Х	х	2400
	Х			1200
	Х		х	1800
	X	х	E	4800
	X	Х	Х	9600
х				2400
Х	ii).	яR	X	600
Х		Х		200
х		х	х	134.5
х	X	25.0	V.	75
x	x		x	50

X -- indícates pin is grounded

Switch Register LAS,OSR Disable - The AFP-8's SR operates in an inclusive "OR" relationship with the hardware Switch Register of a KC8 Programmer's Panel (if such is present on the PDP-8). If the user wishes to utilize the PDP-8 hardware switches, the AFP-8's SR can be disabled for the LAS and OSR instructions by grounding pin J01-22. This does not disable the AFP-8 SR for FPM functions. Alternately, setting the AFP-8's SR to 0000 will permit the KC8 Switch Register to operate normally.

IOT Device Codes - The Teletype mode of operation normally (with no additional programming) responds to IOT device codes 603X and 604X. Provision is made on pins 9, 10, and 11 on J01 to permit changing codes by appropriate pin programming.

Figure 2-5 IOT Device Code Selection

J01 PIN NUMBER (AFP-8)

CODE	9	10	11
60*X		93 93	100
61*X	90		x
62*X		Х	73.5
63*X		х	x
64*X	x		
65*X	x		х
66*X	х	Х	
67*X	x	х	x

X -- indicates pin

is grounded

* -- indicates octal

3 and 4

Power Supply Voltages - GND, +5 volts, -12 volts, and +12 volts are available on J01. The table on the next page shows where voltages are present on J01 and what amperage is available.

Figure 2-6
J01 Voltages

1	Pin J01	Voltage	Powe	r
	17	+5	1 a	mp
	13	+12	250	ma
	15	-12	250	ma

Ground: Pins 1,2,19,20,21,40

Restart - There are instances (such as a very large configuration with positive I/O options) when a hardware failure in the PDP-8 CPU can cause the HALT switch to be inoperative. This condition usually indicates the processor is "hung" in BUS NOT LAST XFER (TS3 timing state) Recovery by physically turning off the power supply and powering up is the only solution (unless the AFP-8 is installed).

The AFP-8 constantly samples TS3 to look for this occurance. If the AFP-8 sees a "hung" CPU in TS3 state for more than 100 msec, BUS POWER NOT OK is automatically asserted, bit "2000" of the readout sequence is set, and OMNIBUS signal POWER OK H is grounded. The CPU responds by falling into TS1 timing state with the machine halted. Recovery is effected through the AFP-8 by restarting the CPU in the normal manner.

AFP-8 ASCII FRONT PANEL 1/3/77 Diagnostic

Following is a short diagnostic to determine if the AFP-8 is operating properly. For this procedure, the AFP-8 is connected to a terminal and the AFP-8's baud rate is set at the terminal's rate. The CPU is assumed "on" and "halted". if a Programmers Panel (KC8) is installed, it is assumed to be in the following configuration: Switch Register switches 0:11 down; the Register Selector rotary switch in the "STATUS" position; and the "HALT", "SW", and "SS" switches up.

First, type a "B". This is a NOP command and should echo on the terminal simply as a "B".

The following short program is entered from the terminal to check for proper operation of the AFP-8. Carriage Returns and Line Feeds are typed after each DEP ("D" function):

			please and the same	The second second second	-
				W. C. W.	
000077	y				6035D
0200FA			1 xi	5 (8)	7200D
6031D			Control of		6003D
5200D					\$260D
6034D			3 APP 1		1377D
6046D					3010D
7200D	7				1410D
6041D			27		7510D
5205D		4	100		5245D
6042D					6046D
6003D		6- 6			7200D
5253D					6041D
6035D					5250D
6003D					5243D
7410D					3262D
5254D					3263D
7201D					3264D
6035D			1		3265D
7200D					3266D
6003D	4				3267D
5255D			1		5241D
6035D					
6007D					0261D
6040D			1		0262D
6003D			1		0263D
5256D					0264D
6035D			1		0265D
6003D					0266D
7410D			100		7777D
5257D					0377A
,7201D;					0261D
		*			

The memory should now be checked with successive "EM" commands to see that the program was loaded properly. When the program has been loaded properly, start the processor at 0200 (0200APCG), and then type a character. The character should be echoed at the terminal followed by "123456". If there is a problem with the AFP-8, the chain of numbers will stop before 6. The first character not printed explains the error:

1	No keyboard interrupts
2	The interrupt enable does not clear
3	The interrupt enable does not set
4	No printer interupts
5	The interrupt enable does not clear
6	The interrupt enable does not set

The program loops at 0245 upon completion of printing. To continue the test, return to FPM, halt the processor, and restart at 0200.

Upon successful completion of this test, normal use of the AFP-8 can be expected. However, if any part of this test does not respond as indicated in the text, please contact DCA for further information.

Warranty

Digital Communications Associates warrants the AFP-8 ASCII Front Panel to be free from defects for one (1) year after shipment. DCA will repair or replace any AFP-8 found defective (abusive treatment excluded) at no charge except actual shipping costs.

DCA will repair or replace an AFP-8 found defective (abusive treatment excepted) any time after expiration of the one (1) year warranty period for a charge of \$50. per board plus actual shipping costs.

Any board so repaired or replaced and subsequently found defective (abusive treatment excepted) is eligible any time for repair or replacement for a charge of \$50 per board plus actual shipping costs.

Size Single Module (quad-size, extended length,

single thickness)

Electrical Requirements 1.20a of +5V; 0.05a of -15V; 0 of +15V

Physical Requirements 1 OMNIBUS slot

Baud Rates 110 - 9600 (asynchronous) programmable by

selecting pins 25, 26, 27, and 28 of JOl

Terminal Compatibility All ASCII (e.g., TTY, LA36, VT50, etc.)

PDP-8 Compatibility All /e/f/m/a OMNIBUS machines

Connector 40-pin 3M-3417 connector (J01) similiar to

DEC BERG

20ma Connection Connect pins 3 and 4 of J01

EIA Connection Connect pins 3 and 6 of J01

On-board Clock Crystal controlled 16X; available off-

board by selecting pin 38 of J01

Modes FPM (disable by grounding pin 36 of J01)

Teletype (always enabled)

Power available +5V available off-board by selecting

pin 17 of J01

Ground is available off-board by selecting

pins 1, 2, 19, 20, 21, or 40 of J01

+12V available off-board by selecting

pin 13 of J01

-12V available off-board by selecting

pin 15 of J01

IOT Codes 603X, 604X - others programmable by

selecting pins 9, 10, and 11 of J01

OMNIBUS Drive Open-collector logic

On-board SR Bits 0:11 - disable by grounding

pin 22 of J01

Echo Enabled (full-duplex) - disable by

grounding pin 7 of J01

External Clock Input Inhibited - selectable by disabling inter-

nal clock (ground pin 37 of J01) and grounding pin 39 of J01 with TTL input

AFP-8 TECHNICAL SPECIFICATION SUMMARY Summary of Operating Modes

Front Panel Mode Summary

Figure 4-1 shows a simplified block diagram of FPM of the AFP-8. Each incoming serial character from the terminal is deserialized by a UART (Universal Asynchronous Receiver Transmitter) and decoded as one of the following: NUMBERS, CPU CONTROL CHARACTERS, READOUT CONTROL, MISCELLANEOUS CONTROL, or ILLEGAL characters. All characters typed while in FPM are echoed directly by the UART. Numbers are loaded into the SR and stored sequentially from left-to-right.

FPM of the AFP-8 uses PROM's to decode the single character commands in order to select and enable the appropriate logic. The CPU input functions are ignored unless the CPU is halted. The functions "A", "F", and "D" load the contents of the SR onto the DATA BUS along with one of the BUS signals, e.g., MEM START, LA, or INIT.

The output commands load the selected data into a 12-bit buffer register and transmit the digits to the terminal with a carriage return and a line feed.

The control commands decode, select, and assert the necessary signals for the command.

Characters not used by FPM are ignored and simply echoed.

Teletype Mode Summary


When the AFP-8 is not in FPM, it performs all functions of a Teletype control. Teletype mode of the AFP-8 converts parallel data words from the CPU to serial teletype characters. It converts serial Teletype characters into parallel data words for the computer.

The Teletype mode of the AFP-8 interprets two flags: the Teleprinter and Keyboard Flags. The transmitter section services the Keyboard while the receiver section services the Keyboard or Reader. Reader-Run is fully implemented on the AFP-8 to provide ASR paper tape control as does the KL8-XX.

PROM's are used to decode the Teletype IOT's.

For more detailed information on the operation of the logic of the AFP-8, please refer to the AFP-8 Drawing Set immediately following.

25
AFP-8 TECHNICAL SPECIFICATION SUMMARY
Front Panel Mode Summary




	PANEL
	ASCII FRONT PANEL
	ASCII
Ly	E

BATE 8 FEB 76


2	1411	CIA CITICAL DE LA CITICAL DE L
DWG. NO.	NO.	TITLE
AFPV3 - CCI		COMPONENT INSTALLATION
AFPV3-ISL		INTERRUPT & SKIP LOGIC
AFPV3 - REG		XMTR DATA MULTIPLEXER
AFPV3 - ROM		ROM DECODER
AFPV3 - SEL		TTY OR READOUT DATA SELECT
AFPV3 - SR		SWITCH & MASTER REGISTER
AFPV3 - TCL		TIMING CONTROL LOGIC
AFPV3 - UART		TRANSMITTER-RECEIVER UART
AFPV3 - TD1		TIMING DIAGRAM @→G
AFPV3 - TD2		TIMING DIAGRAM H-O
AFPV3 - TABLE 1		TRUTH TABLE FOR E12
AFPV3 - TABLE 2		TRUTH TABLE FOR E29
AFPV3 - TABLE 3		TRUTH TABLE FOR E41
AFPV3 - TABLE 4		TRUTH TABLE FOR E36
AFPV3 - MISC		MISCELLANEOUS
AF PV3 - LFC		LOGIC FLOW CHART
		2.
	1	


The information contained in the following Drawing Set is proprietary to Digital Communications Associates, Inc., and is furnished for the purpose of explaining the functions, operations, and layout of the AFP-8 ASCII Front Panel. These drawings may not be reproduced in any manner whatsoever, nor may they be divulged to any third parties for any reason without prior written permission from Digital Communications Associates, Inc.

		49) (55) (55) (57) (43) (43)	7 X X X X X X X X X X X X X X X X X X X	
C (13,14) 5, 7, 8,91 Q1 Q2 Q2 E50 E13	E (45,46) E (45,46) E (48,46) E (48,46) E (48 E (48 E (48 E (48 E (48) E (7,11) E (7,13) E (2,3,8) E (2,3,8)	E (4,34) E (4,34) E (30,33) E (51 E (8,43) E (22,25,47) E (22,25,43)	CR2 CR1 Z5 Z5 Z6,2) JØ4 Y1	ATION
C (3,	AV3E (12, 2 E (15, 22 E (15, 22 E (16, 10, 14, 15	E (2		
	AV3		06 E E 53432 CRYSTAL	DESCRIPTION IS LIST ALCHILLATION IT INSTALLATION VUMBER PV3-CCI CK
F F F F F F F F F F F F F F F F F F F	28 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	255 223 299 86 86 87 87 87 88 88	DIODE DIODE DIODE DIODE MHZ G MHZ G	
27 pF 22 pF 22 ppF 2 N3646 2 N3638A 1C 2 N37 1C NESS		1C 74125 1C 74123 1C 74109 1C 7474 1C 7410 1C 7406 1C 7406 1C 7407 1C 7407 1C 7407 1C 7407 1C 7407 1C 7400	INAØØI DIODE IN914 DIODE IN75/04 DIODE IN75/14 DIODE	
88 2 2	4-0	00-0000	 	
44 44 44 44 44 44 44 44 44 44 44 44 44	<u> </u>	20 20 20 20 20 20 20 20 20 20 20 20 20 2		
	ECO LIST 6.48-10. 6.48-10. 6.48-10. 6.38-7. (SCE DETAIL VIEW at) 2.(ONNECT TWO PIECES OF ETCH AS SHOWN IN DETAIL VIEW # 2. 3.REMOVE 1NSH4 ABOVE RS. CONNECT E13-07 TO LOWER 1NSH4. 4. ADD A. ØSJLJF CAPACITOR BETWEEN BASE OF QZ AND	1115 1115 1000 1000	R60 R1 R1(5, 31) R(20, 35) R(2, 28) R(41, 48)	R (9, 36) R (6, 11) R (2, 12) R (38, 49, 50, 50) R (38, 49, 50, 50) C (1, 2, 10, 12) C (1, 2, 10, 12)
	LI CUT © E48-10. CONNECTED TO SCE DETAIL VIEW CI I WO PLEGES I AS SHOWN IN VIEW # 2. INSIA ABOVE RS E13-07 TO LOWEI BOVE MENTIONEI BOVE MENTIONEI	, , , , , , , , , , , , , , , , , , ,	SIP ×	[] [] [] [] [] [] [] [] [] []
	ECO LIST 6.4 ETCH CUT © E4 E48-10 CONNECT E38-7. (SCE DETAIL E.CONNECT IWO I OF ETCH AS SHO OF ETCH AS SHO AND OF ABOVE MEN 1N914.	ND. CAPACITOR CAPACITOR CAPACITOR FLVID LE 10 1/2 W	15M 15M 15K SIP 15K SIP 15K 6.8K 6.8K 1.5K 1.5K	750 11 470 11 270 11 150 11, 100 11 27 11, 20 PIN 10 IN 10 IN 1
RU 4	ECO LIST 1. ETCH CU E48-10 CO E38-7. (SCE 2. CONNECT OF ETCH A DETAIL VIE 3. REMOVE IN COMNECT E4 VIA OF ABO 1M94. 4. ADD A. Ø5 BETWEEN BI	69 1 C/6 68	62 1 62 1 60 2 59 2 57 2 57 2 55 32 55 32	54 2 552 2 552 1 551 2 560 4 499 2 448 2 446 4 455 1
		<u>. ~ </u>		525 525 505 506 506 506 506 506 506 506 506 50
REV1 INCLUDES ECO 1 THRU 4	######################################	48£3£VS	1001 +	•
INCLU		6 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	早	
A A	Ø18	174 H 174 H 153		
	69 - 65 - 67	0 5		ж
/ न	2 2 8 2 5 9 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	H 251	AS secretaria	יר עוכש
REV	2 2 2 1 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2	£20 £20 £153		OR TALL
#1	(1) can ———————————————————————————————————	613 677 677 673 673 673 673 673 673 673 67	; ; }	
VIEW #1	600 628 175 627 6793 6793 626	92 625 153 625 624		
DETAIL	R16————————————————————————————————————			
E DIMITHUM THOMAS	8	825 88 825 23 24 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	∀)	
AFP8	82.3 82.3 82.3 82.3 83.2	12.8 12.8 12.8 12.8 12.8 12.8 12.8 12.8 13.8 14.8 15.8		
	NO1 — R35 —			111111111111111111111111111111111111111
	R34			لىي
	E43.23.23.24.24.24.24.24.24.24.24.24.24.24.24.24.	22		7 100 .91×F . 220pF
I	100 100 100 100 100 100 100 100 100 100	8137 178 178 178 178 178 178 178 178 178 17	40	9 9 9
	64 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1	素		
	HAS THE	4 - 12 + 12 + 12 + 12 + 12 + 12 + 12 + 12		
(o)	- 10mE - c13	Session Services Serv		





Page 29







ĺ.









_
` L
a
V

	NOT ES:	1. THIS ROW IS THE PRINCIPAL SOURCE	FOR 1	2, ROM PART # AV3E12,													35		*		3									BOMETHA, CONTINUENCING PRECIONTER, ITC.		TRIITH TARI F FOR DROM	® E12	- 1
	COMMENTS		NOP	SAME AS PW	SAME AS H-O	SAME AS A-G	NOP	SW, SS, SI, HALT, CLR, CONTROL REG	READOUT AC, MD, MA, MO, DATA, STATUS	LD ADR, EXTD ADD, DEP, EXAM, CLR, CONT	NOP	NUMBERS Ø→→7	NOP	NOP	NOP	NOP	NOP	MOP	NOP	SAME AS PW	H → 0	PREVENTS A-G WHEN BUS RUN L			0	PREVENTS A-G WHEN BUS RUN L	NOP	NUMBERS Ø7	NOP	NOP	NOP	NOP	NOP	MON
	BLAST CODE		371	171	330	274	371	171		274	371	363	371	371	371	371	371	371	371	171	330	374	371	171	330	371	371	363	371	371	371	371	371	371
	TCL ROM EN L	a			٦	٦			٦	_											٦	T	1		_									
	TCL SRINT L	-	_	٦	٦	٦	_	_	_	_	٦		٦	٦	٦	7	٦	٦		_	٦	_	٦	٦	7	٦	٦		П	٦	٦	_	٦	٦
_	דכר ספג ר	2	_	٦	_		٦	٦	_		٦	_	٦	٦	٦	٦	T.	٦	٦	٦	٦	٦	٦	٦	7	٦	٦	٦	٦	Г	٦	_	٦	٦
(4:0)	TCL NUMBER L	10				П						٦																_						
BITS	NOT USED	4																																
A D	TCL READOUT EN L	2			្ន				٦												٦				-									
WO	TCL FP LETTER L	9				7				٦																								
	TCL MR LOAD L	~		_				٦												٦				_										
	AST FILE CODE	18	Q	-	2	ы	4	2	9	7	100	11	12	13	14	15	16	17	200	21	22	23	24	25	26	27	30	31	32	33	3.4	35	36	37
	BRCVR 8 L	92	7	I		I		I		Ξ		I		I		I		I		Ι		I		Ξ		I		I		I		I		I
S	BRCVR 7 L	2	٦		I	Ξ			Ι	I			Ι	I			I	Ξ			r	Ι			I	Ι			I	Ι			I	Ι
ADDRESS	BRCVR 6 L	22	٦				т	I	Ι	Ι					Ι	I	Ι	Ι		Ц	Ц		I	I	Ξ	Ι			L	L	I	I	I	I
ADD	BRCVR 5 L	23									Ι	I	I	Ι	Ι	I	I	Ι			Ц						I	I	I	I	I	Ι	Ι	I
	н мия лэт	24	_																Ι	Ι	I	Τ	I	Τ	I	Ι	I	Ι	I	I	I	I	Ι	I
	FUNCTION		xDELETE	M — d	h	<i>6</i> ♣/	→ *	M ← d	H +0	@, A G	58	70	· /•)	SPACE	♦XCTRL SHFT O	M - d	0+H+	NULL	•					SAME AS UPPER	16 WORDS	EXCEPT WITH MACHINE	RUNNING							A

		NOT ES:	1. ROM PART # AV3E29.									-																			COMPAN CONTRICTOR AND		TRUTH TABLE FOR PROM	© E29	DATE NUMBER
	COMMENTS			4							INCORRECT ENABLE		ARE IRRELEVANT						A									4		1.0	ONLY WHEN MACHINE	IS HALTED			•
_	CODE	D F W 2 I		7		-	4	4	+	+	+	+	+	+	-	-	-		7.	374	376	375	377	276	376	375	374	377	232	107	227	374	375	262	375
-	L CODE			377	4	\neg	\dashv	7	-	7	+	7	7	4	-	\exists	\exists	-	377	L 37	L 37	3	3/	L 27	L 3	ю	1 3	3	7	10	25	ا ا	10	L 26	3
		N SU8	2		Н	-	\dashv	\dashv	+	+	+	+	+	\dashv	\dashv	\dashv	\dashv	-	\dashv		\exists	+	\dashv	I	-	_	\dashv	\forall	-	\dashv	\dashv			+	_
	S QN	II SN8	-		Н	_	Н	\dashv	+	+	+	+	+	-	\dashv	\dashv	\dashv	_	\dashv	_	H	_	\dashv	+	\dashv	-	_1	Н	-	\dashv	\dashv	\exists	_	\dashv	\exists
(0:1)	Y EN F	BNS F	2	Ц		Ц	Ц	4	4	+	+	+	4	4	4	4	4	_	Н	_	Н	4	\dashv	4	\dashv	-	-	\vdash				\dashv		-	\dashv
	S IB DIS L		М				Ц		4	1	1	1	4	4		_	4				Ц	\dashv	4	\dashv	4	_	_	\mathbb{H}	_	٦	7	_	\vdash	_	4
BITS	אס סוצ ר	N SUB	4		Ц			4	4	4	+	+	4	4	\dashv	4	_	_		_		-	4	4	\dashv	4	4	Н	_	7	\dashv	_	\vdash	\dashv	\dashv
WORD	L LT Y	BNS K	2							1	1	1	4						Ц				4	4	4		_	Ц		7	_		Ц		_
*	J TNOO R	ROM S	9																	L				_					1		_		Ш	٦	
	J TWO2 ATAG	BNS BK	7																											_					
	ILE CODE	TSA.	8	Ø.	-	2	ю	4	2	9	- 3	2	=	12	13	14	15	16	17	200	21	22	23	24	25	26	27	30	31	32	33	34	35	36	37
	7 11 1	висля	92	٦	ī		I		I		I	1	I		I		I		Ξ		I		I		I		I		I		I		Ι		I
S	J ØI	ВВСЛВ	5	٦		Ι	I			ェ	I			I	Ι			Ι	I			Ι	Ι			Ι	I			I	I			Τ	I
ADDRESS	768	ВВСУВ	22	٦				I	Ι	I	I	I				Ι	Ι	Ι	I			Ц		I	I	I	I				Ц	Ι	I	I	I
ADD	7 8 F	ВКСУЯ	23	٦								r	I	Ι	I	Ι	I	I	Ι	L		Ц					Ц	Ι	I	I	I	I	I	Ι	I
	7 2 1	ВКСУВ	24	٦								1								Ι	I	I	Τ	Ι	π	I	Ι	I	н	π	T	н	Ι	Ι	Ξ
	FUNCTION					UPPER 16 WORDS	ARE NEVER ENABLED	ON THIS ROM				HALT,	V, v HALT, SS	U, u HALT, SW	T, t HALT, SI	S, s SET, SS, SW	R,r SET, SS	Q,q SET, SW	P, p CLR CONTROL REG	O, 0 STATES READ	N, n MA READ	M, m MD READ	L, / STATUS READ	K, k SR READ	J, J DATA READ	I, / MQ READ	H, h AC READ	G, g CONTINUE	F, F LOAD EXTD ADR	E, e EXAMINE	D, d DEPOSIT	C, c CLR AC, LINK	B, b NGP	A, a LCAD ADDRESS	e, NCP

		NOT ES:	1. ROM PART # AV3E41																											CONTRACTOR MENOCATICAL STATE		TRUTH TABLE FOR PROM	® E41	DATE NUMBER DRN EM
			-	•-	7	7	7	1	1	1	1	M. L	-		TER		7		+	+	+	+	-	-	-		FPM	\dashv		H H			+	
			-	•-	+		9	+	\dashv	-	+	•	\dashv		TELEPHINTER	+		+	2	•	+	15	2	-	\dagger	*	4-		_	TELEPRINTER	1	1	1	-=-
	COMMENTS			KEY BOARD FOT	SERVICE IGNORED	WHEN IN FPM TO	AVOID INTERFERENCE	WITH FPM	FUNCTIONS						40E (40EN 18	FPM (DOES NOT PRINT)	Nation and St	FPW (DOES NOT PRINT	PRINT WHEN IN FPM															
	8-BIT	8.LA		377	377	377	377	377	377	377	377	077	277	037	377	367	237	027	026	373	337	172	, ,	000	200	377	710	277	037	377	367	237	027	026
	ר שר		ø	I												\perp			_	_		_	_	_	-	ļ.	<u></u>						_	
	ר ר	sna	~	I	ļ											_	\downarrow				ightharpoonup	_	1	.	_		ļ	_						
	า ชชอ	00	2	I	أ															_	-	_	\downarrow	<u> </u> .	-					<u> </u> 				
<u: 0=""></u:>	35T TIP L	00	ю	I		Í										_		لد					_	1			L	_					\Box	_
BITS	CVR LD CONT L) 100 B	4	Τ																	_	\perp	_	4	بـ	↓		-	_		<u> </u>		Ц	
A O	TCOM @ L	. 00	5	I										_				:	_				_		_	ļ.,	_		_	_	ļ 	ٔد	7	
0.8	בכסא ז ר	. 00	9	ï								اد	ب	٦			-	ن								<u> </u>				L	L	_	_	
	J S MOST	. Q Q	7	Ξ				<u> </u>				٦,		٦					ᅬ			_		-	ـ ا دـ	1	-	<u> </u>	_		_			_
Г	FILE CODE	TSA.	18	Q		2	3	4	5	ę	7	10	11	12	13	4	-5	16	17	20	21	22	23	24	2 2	27	30	3	3.2	33	34	35	3.6	3.7
	Н	HOM	92	_	Ξ		π		Ι		I		Ξ		н]	I		エ		н	-	Ξ	_	<u> </u>	1	┺	Ŧ	ļ	工	L	I	-	Ξ
ဟ္သ	н	MDYØ	21	L		ı	Н			н	Ξ			Ξ,	Ι	Щ		Ι	Ξ	_		工	エ	4	1	+	┿	-	エ	Ξ	_	L	Ξ	Ι
ADDRESS	Н	eaw	25	_	Щ	_		Ι	Τ	Ξ	Ι			L			Ι	Ξ	Υ	_				=	I		╬	+	-	<u> </u>	Ξ.	╀╌	┼	T T
ADD	н	90W	23			<u> </u>	<u> </u>		L		Ц	Ŧ	Ξ	I	Ξ	エ	Ξ	Ξ	I	L	L		_	4	+	\bot	-	+-	Ξ	<u></u>	I	エ	⊢	Ξ.
	H (1 Mqf	JOT)	24				_				Ш	Ļ	_		<u> </u>	ليا	لِيا	10	Ļ	Ξ	ェ		エ		± ⊐ জ ড		•		Ξ 7	1	4 T	ις: Τ		Σ
			101	6030	6031	6032	۱,√	6Ø34	6035	6036	ζ	6040	6041	6Ø42	2/N	6044	6045	6046	6047	6630	603		Š	6034	6035	P VN	5040	6041	6042	Ž	604	604	5604	5Ø4
-	FUNCTION			KCF	KSF	KCC	NOT USED			KRB	NOT USED			TCF	NOT USED	TPC		71.5	Ü	CLEAR KBO FLAG	KSF, SKP ON KBD FLAG 6034	CLR KBD FLAG & AC. ADVANCE RDB	NOT USED	KRS, READ KBD	KIE, NT ENABLE	NOT USED		, 8		USED	TPC, LOAD TP & PRINT 6044	TSK, SKP ON TPF	S S	TLSC, TLS & CLA 6047

NOTES: NOTE: NOTES: NO
(FE-TPE)・下野・ KBF KIE - TPF・ KBF KIE - TPF・ KBF TSK - TPF・ KBF TSF - TPF・ KBF TSF - TPF・ KBF KCC - TPF・ KBF TSF - TPF・ KBF KCC - TPF・ KBF TSF - TPF・ KBF KCC - TPF・ KBF TSF - TPF・ KBF KSF - TPF・ KBF
(TCF+TPC)・TPF・KBF K(E・TPF・KBF KCC・TPF・KBF TSK・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KCC・TPF・KBF KSF・TPF・KBF KCC・TPF・KBF KSF・TPF・KBF TSK・TPF・KBF KSF・TPF・KBF TSK・TPF・KBF KSF・TPF・KBF
(FCF+TPC)・TPF・KBF KIE・TPF・KBF KCC・TPF・KBF TSK・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF
12. 1 PF・ KBF K1E・TPF・KBF TSK・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF KC・TPF・KBF KC・TPF・KBF KC・TPF・KBF KC・TPF・KBF KSF・TPF・KBF TSF・TPF・KBF KSF・TPF・KBF
KIE - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF KCC - TPF - KBF KCC - TPF - KBF KSF - TPF - KBF
TSK - TPF - KBF KSF - TPF - KBF TCF + TPC) - TPF - KBF TTC - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF KCC - TPF - KBF KCC - TPF - KBF TFL - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF KCC - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF TSF - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF
(T.C.F.+T.P.F K.B.F.
(TCF + TPC) · TPF · KBF KIE · TPF · KBF KIE · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF KIE · TPF · KBF KSF · TPF · KBF KIE · TPF · KBF KSF · TPF · KBF
(TCF+TPC) · TPF · KBF KIE · TPF · KBF KCC · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF TFL · TPF · KBF TSF · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF TSK · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF
(TCF + TPF - KBF K1E - TPF - KBF K1E - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF KSF - TPF - KBF KSF - TPF - KBF TSC - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF TSF - TPF - KBF KIE - TPF - KBF KCC - TPF - KBF KSF - TPF - KBF
TFL · TPF · KBF KCC · TPF · KBF TSK · TPF · KBF TSF · TPF · KBF TSF · TPF · KBF TFL · TPF · KBF KCC · TPF · KBF KCC · TPF · KBF TSF · TPF · KBF TSF · TPF · KBF KCC · TPF · KBF
KIE · TPF · KBF TSK · TPF · KBF TSF · TPF · KBF TSF · TPF · KBF KIE · TPF · KBF
KCC - TPF - KBF TSF - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF TCC - TPF - KBF KCC - TPF - KBF KCC - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF TSK - TPF - KBF
TSK - TPF - KBF KSF - TPF - KBF KSF - TPF - KBF (TCF + TPC) - TPF - KBF TFL - TPF - KBF KIE - TPF - KBF TSK - TPF - KBF KSF - TPF - KBF KIE - TPF - KBF KSF - TPF - KBF KSF - TPF - KBF TSK - TPF - KBF
TSF · TPF · KBF KSF · TPF · KBF (TCF + TPC) · TPF · KBF TFL · TPF · KBF TSF · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF TSK · TPF · KBF
KSF · TPF · KBF TFL - TPF · KBF KIE · TPF · KBF KCC · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF KIE · TPF · KBF KIE · TPF · KBF KCC · TPF · KBF KCC · TPF · KBF KCC · TPF · KBF KSF · TPF · KBF
(TCF + TPC) · TPF - KBF TFL - TPF · KBF KKC · TPF · KBF TSK · TPF · KBF KSF · TPF · KBF KSF · TPF · KBF KKC · TPF · KBF KC · TPF · KBF KC · TPF · KBF KC · TPF · KBF KKC · TPF · KBF
(TCF + TPC) · TPF · KBF TFL - TPF · KBF KKC · TPF · KBF TSK · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF KIE · TPF · KBF KIE · TPF · KBF KIE · TPF · KBF KSC · TPF · KBF TSK · TPF · KBF
KIE . TPF · KBF KCC . TPF · KBF TSF . TPF · KBF KSF . TPF · KBF KSF . TPF · KBF KIE . TPF · KBF KCC . TPF · KBF KCC . TPF · KBF TSK . TPF · KBF KCC . TPF · KBF
KIE · TPF · KBF KCC · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF KIE · TPF · KBF KCC · TPF · KBF KCC · TPF · KBF TSK · TPF · KBF KCC · TPF · KBF TSK · TPF · KBF KCC · TPF · KBF
KCC . TPF - KBF TSF . TPF - KBF KSF . TPF - KBF KSF . TPF - KBF (ICF + TPC) . TPF - KBF KIE . TPF - KBF KCC . TPF - KBF KCC . TPF - KBF TSK . TPF - KBF TSK . TPF - KBF KSF . TPF - KBF TSK . TPF - KBF KSF . TPF - KBF
TSK - TPF - KBF KSF - TPF - KBF KIC - TPF - KBF KIC - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF
TSF . TPF . K&F KSF . TPF . K&F (TCF + TPC) . TPF . K&F TFL . TPF . K&F KCC . TPF . K&F TSK . TPF . K&F TSK . TPF . K&F TSF . TPF . K&F KSF . TPF . K&F
KSF - TPF - KBF (ICF + TPF - KBF KIE - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF TSK - TPF - KBF TSK - TPF - KBF KSF - TPF - KBF TSK - TPF - KBF
(TCF+TPC) · TPF · KBF TFL · TPF · KBF KCC · TPF · KBF TSK · TPF · KBF TSK · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF
(TCF+TPC) · TPF · KBF TFL · TPF · KBF KIE · TPF · KBF KCC · TPF · KBF TSK · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF
KIE - TPF - KBF KCC - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF TSF - TPF - KBF TSF - TPF - KBF
KCC TPF · KBF TSK · TPF · KBF TSF · TPF · KBF KSF · TPF · KBF
KCC - TPF - KBF TSK - TPF - KBF TSF - TPF - KBF KSF - TPF - KBF
TSK . TPF . KBF TSF . TPF . KBF KSF . TPF . KBF
TSF - TPF - KBF KSF - TPF - KBF
ASF . TPF . XBF

TO CONTRACTOR PROCESSING

MOTE 3 38 NOV 76 AFPV3-TABLE 4 OFN EM

