

/8A CPU TEST 08-DJKKA=B
/PROGRAMMER: MIKE WARE
/COPYRIGHT C 1974,1975 DIGITAL EQUIPMENT CORP.
/.....

/ASSEMBLY INSTRUCTIONS:
/1. IF ASSEMBLING 2K VERSION, INSERT THE FOLLOWING: TWOK=0
/2. IF ASSEMBLING THE FIRST 1K SEGMENT, INSERT THE FOLLOWING: ONEKP1=0
/3. IF ASSEMBLING THE SECOND 1K SEGMENT, INSERT THE FOLLOWING: ONEKP2=0
/ ONE AND ONLY ONE OF THE ABOVE THREE DEFINITIONS MUST BE INSERTED IN
/ THIS SOURCE BEFORE ANY OTHER ASSEMBLY CODE.
/4. IF ASSEMBLING ANY OF THE ABOVE 3 VERSIONS FOR USE ON THE ACT=0/A LINE,
/ INSERT ONE OF THE ABOVE DEFINITIONS AND THE FOLLOWING: ACT0A=0
/5. IF ASSEMBLING THE ACT=0/E VERSION, DEFINE ACT0E=0 AND ACT0A=0.
/ THE ACT=0/E VERSION MUST BE A 2K VERSION, 1K VERSIONS ARE NOT
/ SUPPORTED ON THE ACT=0/E LINE.
/.....

0000 THOK=0
/INSTRUCTION EQUALITIES

7402 HLT=7402 /HALT
7002 BSW=7002 /BYTE SWAP
7421 MQL=7421 /AC TO MQ, 0 TO AC
7501 MQA=7501 /MQ + AC TO AC
7621 CAM=7621 /CLEAR AC AND MQ
7521 SWP=7521 /SWAP AC AND MQ
7701 ACL=7701 /MQ TO AC
6214 RDF=6214 /READ DATA FIELD
6224 RIF=6224 /READ INSTRUCTION FIELD
6000 SKON=6000 /SKIP IF INTERRUPT ON, TURN INTERRUPT OFF
6001 ION=6001 /TURN INTERRUPT ON
6002 IOF=6002 /TURN INTERRUPT OFF
6003 SRQ=6003 /SKIP ON INTERRUPT REQUEST
6004 GTF=6004 /GET FLAGS
6005 RTF=6005 /RESTORE FLAGS
6006 SGT=6006 /SKIP ON "GREATER THAN" FLAG, NOTE: THE "GT" FLAG
 /IS NOT IMPLEMENTED IN THE PDP-8/A
6007 CAF=6007 /CLEAR ALL FLAGS, AND CLEAR AC AND LINK
6102 SPL=6102 /SKIP ON POWER LOW

/.....

/XOR INSTRUCTIONS
6170 XRON=6170 /TURN XOR ON
6171 SKXR=6171 /SKIP ON XOR ERROR 1
6172 KRCL=6172 /TURN OFF XOR INTERRUPT
6173 STIP=6173 /SKIP IF MUT ON AND FIRST XRON DONE
6174 XRSI=6174 /SET XOR INTERRUPT ENABLE
6175 SXRO=6175 /SKIP ON XOR ERROR 2
6176 XRTD=6176 /SET TIME OUT FLOP

/.....

/8-A I/O SIMULATOR INSTRUCTIONS
6140 CNTENA=6140 /START TP1 COUNTER, ENABLE STATUS READING VIA 0141 IF BIT 11=1
6141 READA=6141 /READ REGISTER A, OR DATA BREAK DATA, OR STATUS.
6142 STROB=6142 /GATE C LINES AS DEFINED BY REGISTER B TO CPU
6143 SETBK=6143 /SET BREAK REQUEST, (DELAY MUST ALSO TIME OUT BEFORE BREAK OCCURS)
6144 SKPOFV=6144 /SKIP IF OVERFLOW F/F SET IN SIMULATOR. CLEARS SIMULATOR INTERRUPT.
6145 CLRAL=6145 /CLEAR SIMULATOR LOGIC.
6146 LOADA=6146 /LOAD REGISTER A WITH AC.
6147 LOADB=6147 /LOAD REGISTER B WITH AC.
/.....

0000 *0
0001 7402 HLT/HLT(7402) /A HALT HERE INDICATES A JUMP'S FAILURE TO GATE MQ TO PC,
0002 7402 HLT/RHF(6244) /CHANGE IF AND DF BACK
0003 7402 HLT/JMP SKPCHN /GET BACK TO CORRECT FIELD
0004 7777 BIT3, 7777
0005 0000 BIT4, 0
0006 0000 BIT5, 0
0007 0000 BIT6, 0
0008 0000
0009 0000
0010 0000
0011 0000

0013 *13
0014 0000
0015 0000
0016 0000
0017 0000

/.....
/PDP-8 STANDARDIZED SWITCHES AND HARDWARE DESIGNATOR WORDS

0020 *20
0020 0000 SWITCH, 0 /PSEUDO SWITCH REGISTER
0021 0000 HWRUES, 0 /BIT3=1 FOR I/O TESTER, BIT5=1 FOR XOR
 /BIT6=1 FOR 0/E TYPE CPU
0022 0000 0
/.....

0023 3074 SKPCHN, DCA SAVAC /SAVE THE AC FOR A MOMENT
0024 6201 CDF 00 /DATA FIELD TO 0 FOR GETTING INTERRUPT PC
0025 1440 TAD I K0 /GET CONTENTS OF 00000,
0026 3000 DCA 0 /PUT INTERRUPT PC IN THIS FIELD
0027 6102 SPL /POWER FAILURE?
0030 7410 SKP /NO, CHECK FOR XOR INTERRUPT
0031 5125 JMP POWRON /YES, PREPARE FOR BLACKOUT
0032 6244 RMF /RESTORE DF
0033 6144 SKPOFV /CLEAR SIMULATOR INTERRUPT
0034 7000 K7000, NOP
0035 6175 SXRC /XOR ERROR? (TYPE 2)
0036 7402 CHNCON, HLT /NO, UNEXPECTED INTERRUPT, REPLACED BY A JMP I 7
 /IF SOME OTHER INTERRUPT EXPECTED,
0037 5166 JMP XQBAK /YES, PROCESS XOR INTERRUPT,
/.....

```

/CONSTANTS
0040 0000 K0, 0000
0041 0001 K1, 0001
0042 0002 K2, 0002
0043 0004 K4, 0004
0044 0010 K10, 0010
0045 0020 K20, 0020
0046 0040 K40, 0040
0047 0077 K77, 0077
0050 0100 K100, 0100
0051 0200 K200, 0200
0052 0400 K400, 0400
0053 1111 K1111, 1111
0054 1777 K1777, 1777
0055 2000 K2000, 2000
0056 2525 K2525, 2525
0057 2552 K2552, 2552
0060 3333 K3333, 3333
0061 4000 K4000, 4000
0062 4444 K4444, 4444
0063 5225 K5225, 5225
0064 5252 K5252, 5252
0065 5253 K5253, 5253
0066 6666 K6666, 6666
0067 7700 K7700, 7700
0070 7721 K7721, 7721
0071 7770 K7770, 7770
0072 7777 K7777, 7777
IFNDEF ACTBE <

/*****
/SCRATCH LOCATIONS

0074 0000 SAVAC, 0 /POWERFAIL AC STORAGE
0075 0000 SAVFLG, 0 /POWERFAIL FLAG STORAGE
0076 0000 SAVHQ, 0 /POWERFAIL HQ STORAGE
0077 0000 SAVRET, 0 /POWERFAIL RETURN STORAGE
0100 0000 PARTWO, 0 /CONTAINS 7777 WHEN IN I/O SIM PORTION OF CPU TEST
0101 0000 ACHAS, 0
0102 0000 MQMAS, 0
0103 0000 LKMAS, 0
0104 0000 SKPPED, 0
0105 0000 SOMSKP, 0
0106 0000 SAVFLD, 0 /STORAGE FOR IF AND DF
0117 BIT6=POINTD
0007 BIT7=0007
0112 BIT11=TESLOC
0107 0000 ACDATA, 0
0110 0000 HQDATA, 0
0111 0000 LKDATA, 0
0112 0000 TESLOC, 0
0113 0114 POINTR, +4
0114 2526
0115 0116 POINTB, POINTC
    
```

```

0116 0000 POINTC, 0
0117 0000 POINTD, 0
0120 1310 POINTE, JMSLOC=1
0121 1324 POINTF, JMSLOC=2
0122 1372 INSTR, INSTR
0123 1577 TEST, TESTS
0124 1745 CKSWIT, XOR29> /CONTAINS THE CONSTANT 0200 FOR PART 2 OF THE 1K VERSION.

/*****
/POWER FAIL ROUTINE
PWRDWN, GTF /GET LINK AND FLAGS
/SAVE FLAGS
/NO TO AC
DCA I PAVFLG
SMP
DCA I PSAVHQ /SAVE HQ CONTENTS
/GET RETURN ADDRESS FOR POWER-UP
TAD 0
/SAVE RETURN ADDRESS IN FLD 0
DCA I PAVRET
TAD RETINS /INSTRUCTION FOR POWER-UP EXECUTION
DCA I K0 /PUT IT IN ADDRESS 00000
/WAIT OUT POWER FAILURE
KSTOP, HLT
PAVFLG, SAVFLG
PSAVHQ, SAVHQ
PAVRET, SAVRET
THOBAK, JMP I CKSWIT
PWRADD,
*,+13
/POWER UP ROUTINE
PWRUP, TAD SAVHQ /RESTORE HQ
/
/ MQL
/ TAD SAVFLG /RESTORE FLAGS
/
/ RTF
/
/ CLA
/ TAD I PPRTHQ
/ SZA CLA /IN THE SECOND PART OF THE TEST?
/ JMP THOBAK /YES, BEGIN SECOND PART OVER,
/ TAD SAVAC /RESTORE AC
/ JMP I SAVRET /RETURN TO PROGRAM
/PPRTHQ, PARTWO

/*****
/XOR CODE
*156
/THIS ROUTINE MUST ALWAYS REMAIN AT LOCATION 0156, IT IS REPLACED
/ BY THE RIM LOADER PROGRAMS IN 1K MACHINES, AND BY ACT-B/A CODE ON THE ACT LINE.
/ROUTINE FOR SAVING XOR RETURN FOR ERROR LOOPING
POINT, 0
CLA CLL
SKXR /TYPE 1 ERROR EXISTING?
SKPI /NO, SWAP POINTER AND GO NEXT TEST
JMP XORBAK /ERROR EXISTING, LOOP ON LAST TEST,
TAD POINT /SWAP POINTER
DCA POINTX
JMP I POINT

/XOR RETURN AND INITIALIZE
XORBAK, CAF /CLEAR AC, LINK, AND WORLD
    
```

```

0167 7621 CMA /CLEAR NO
0170 6145 CLRAL /CLEAR I/O SIMULATOR
0171 6001 ION
0172 5573 JMP I POINTX /RETURN TO TEST THAT ERRORED.
0173 0174 POINTX, POINTXA
0174 7482 POINTXA, HLT /XOR INTERRUPT WHEN NOT RUNNING XOR VERSION
0177 0177 *177
0177 7770 DATPAY, 7770

0200 *200
/*****
/INITIAL CONDITIONS: AC AND LINK CLEAR FROM INITIALIZE
/*****
/TEST ALL BASIC SKIPS TO EITHER SKIP OR NOT SKIP WHEN AC=7777.
START, CLA/JMS POINT FOR XOR
0200 7200 SNA
0201 7450 SEL
0202 7430 HLT /SNA SKIPS WHEN AC CLEAR, OR SEL DOES NOT SKIP WHEN LINK = 0
0203 7402 /AC TO 7777
0204 7040 CMA /ENABLE INTERRUPTS FOR POSSIBLE POWER FAIL
0205 6001 ION
0206 7450 SNA
0207 7402 HLT /CMA SKIPPED OR DID NOT COMPLEMENT, OR SNA DID NOT SKIP, OR ION SKIPPED
0210 7440 SEA
0211 7410 SKP
0212 7402 HLT /SNA CLEARED AC, OR SEA SKIPPED, OR SKP FAILED
0213 7500 SMA
0214 7402 HLT /SEA OR SKP CLEARED AC, OR SMA FAILED TO SKIP
0215 7510 SPA
0216 7410 SKP
0217 7402 HLT /SMA CLEARED AC, OR SPA SKIPPED WHEN AC=1
0220 7020 CML /SET LINK TO 1
0221 7402 EXHLT1, HLT/JMS POINT FOR XOR /EXPECTED HALT #1. AC SHOULD EQUAL 7777, LINK=1
/*****
/VERIFY THAT AC=7777 AND LINK=1, THEN CONTINUE
/*****
/TEST CLA CLL TO CLEAR AC AND LINK
/*****
0222 7300 TSCACL, CLA CLL
0223 7450 SNA
0224 7430 SEL
0225 7402 HLT /CLA CLL DID NOT CLEAR AC OR LINK, OR SNA SKIPPED
/WHEN AC=0000, OR SEL DID NOT SKIP WHEN LINK=0
0226 7040 CMA /AC TO 7777
/*****
/TEST BASIC SKIPS TO SKIP OR NOT SKIP WHEN AC=0000
/*****
0227 7040 TSBSSK, CMA /AC TO 0000
0230 7440 SEA
0231 7402 HLT /CMA DID NOT COMPLEMENT AC OR SEA FAILED TO SKIP, OR CMA SKIPPED
0232 7510 SPA
0233 7402 HLT /SPA FAILED TO SKIP WHEN AC=0
0234 7500 SMA
0235 7410 SKP
0236 7402 HLT /SMA SKIPPED WHEN AC=0
/*****
/TEST IAC TO INCREMENT AC TO 0000 AND SET LINK

```

```

0237 7100 TSTIAC, CLL /THIS INSTRUCTION NOT YET TESTED
0240 7040 CMA /AC TO 7777
0241 7001 IAC /AC TO 0000, LINK TO 1
0242 7440 SEA
0243 7402 HLT /SEA FAILED TO SKIP, OR IAC DID NOT INCREMENT AC TO 0000
/*****
/TEST TO SEE IF LINK COMPLEMENTED TO A 1 ON A CARRY OUT OF ADDER
/*****
0244 7420 TSTLDM, SNL
0245 7402 HLT /LINK DID NOT COMPLEMENT ON CARRY OUT, OR CLL FAILED
/OR SNL FAILED TO SKIP FOR LINK = 1
0246 7430 SEL
0247 7410 SKP
0250 7402 HLT /SEL SKIPPED ON LINK=1, OR SNL CLEARED LINK, OR SKIP FAILS WHEN LINK =1
/*****
/TEST CLL TO CLEAR LINK
/*****
0251 7100 TSTCLL, CLL
0252 7420 SNL
0253 7410 SKP
0254 7402 HLT /CLL FAILED, OR SNL SKIPPED WHEN LINK=0, OR SKP FAILED WHEN LINK=0
0255 7430 SEL
0256 7402 HLT /SEL FAILED TO SKIP, OR SNL OR SKP SET LINK
/*****
/TEST ABILITY OF CML TO SET LINK
/*****
0257 7020 TSTCML, CML /LINK TO 1
0260 7420 SNL
0261 7402 HLT /CML DID NOT SET LINK
/*****
/TEST ABILITY OF LINK TO COMPLEMENT FROM A 1 TO A 0 ON A CARRY OUT
/*****
0262 7040 CMA /AC TO 7777, LINK=1
0263 7001 IAC /AC TO 0000, CARRY TO LINK, LINK TO 0
0264 7430 SEL
0265 7402 HLT /CARRY OUT DID NOT COMPLEMENT LINK TO A 0
/*****
/TEST ABILITY OF CML TO COMPLEMENT LINK FROM A 0 TO A 1 AND BACK TO A 0
/*****
0266 7200 XOR03, CLA/JMS POINT FOR XOR
0267 7020 CML /LINK TO 1
0270 7020 CML /LINK TO 0
0271 7430 SEL
0272 7402 HLT /CML DID NOT COMPLEMENT LINK FROM A 1 TO A 0
0273 7440 SEA
0274 7402 HLT /CML CHANGED AC
/*****
/TEST CLA TO CLEAR AC AND NOT CLEAR LINK
/*****
0275 7020 CML /MAKE LINK A 1
0276 7040 CMA /AC TO 7777
0277 7200 CLA /AC TO 0000
0300 7420 SNL
0301 7402 HLT /CLA CLEARED LINK
0302 7440 SEA
0303 7402 HLT /CLA DID NOT CLEAR AC
/*****
/TEST NOP TO NOT CHANGE AC OR LINK
/*****
0304 7000 NOP /AC=0000 LINK=1
0305 7420 SNL
0306 7402 HLT /NOP SKIPPED OR CLEARED LINK

```



```

0307 7440 SEA
0310 7402 HLT /NOP SET AC BIT
0311 7040 CMA /AC TO 7777
0312 7000 CML /LINK TO 0
0313 7000 NOP /AC=7777, LINK=0
0314 7430 SEL
0315 7402 HLT /NOP SKIPPED OR SET LINK
0316 7450 SNA
0317 7402 HLT /NOP CLEARED AC
/*****
/TEST RAL TO NOT PICK UP BITS BY SHIFTING ZEROES
0320 7000 XOR04, NOP/JMS POINT FOR XOR
0321 7200 CLA /AC TO 0000
0322 7004 RAL
0323 7400 SNA
0324 7430 SEL
0325 7402 HLT /RAL OF ZEROES PICKED UP AC BIT OR LINK BIT
/*****
/TEST RTL TO NOT PICK UP BITS WHEN SHIFTING ALL ZEROES
0326 7006 RTL
0327 7400 SNA
0330 7430 SEL
0331 7402 HLT /RTL PICKED UP BIT IN AC OR LINK WHEN SHIFTING ZEROES
/*****
/TEST RAR TO NOT PICK UP BITS WHEN SHIFTING ALL ZEROES
0332 7010 RAR
0333 7400 SNA
0334 7430 SEL
0335 7402 HLT /RAR PICKED UP BIT IN AC OR LINK WHEN SHIFTING ZEROES
/*****
/TEST RTR TO NOT PICK UP BITS WHEN SHIFTING ALL ZEROES
0336 7012 RTR
0337 7400 SNA
0340 7430 SEL
0341 7402 HLT /RTR PICKED UP BIT IN AC OR LINK WHEN SHIFTING ZEROES
/*****
/TEST BSW TO NOT PICK UP ANY BITS WHEN SWAPPING ZEROES, AND TO NOT AFFECT LINK
0342 7002 BSW
0343 7400 SNA
0344 7430 SEL
0345 7402 HLT /BSW PICKED UP BIT IN AC WHEN SWAPPING ALL ZEROES, OR SET LINK
/*****
/*****
/FIRST TEST OF MRI
/*****
/TEST TAD TO ADD 7777 TO A CLEAR AC
0346 7000 XOR05, NOP/JMS POINT FOR XOR
0347 1072 TAD K7777 /AC TO 7777, LINK=0
0350 7450 SNA
0351 7402 HLT /TAD DID NOT LOAD AC, OR TAD SKIPPED,
0352 7430 SEL
0353 7402 HLT /TAD SET LINK WHEN NO CARRY OUT EXPECTED
/*****
/TEST TAD TO ADD 1 TO AC=7777 TO PRODUCE AC=0000 AND LINK=1
0354 1041 TAD K1 /AC TO 0000, LINK TO 1
0355 7440 SEA

```

```

0356 7402 HLT /TAD USED INCORRECT VALUE, OR ADDER CARRY CKT
/FAULTY OR TAD SKIPPED
0357 7420 SNL
0360 7402 HLT /CARRY OUT OF ADDER DID NOT COMPLEMENT LINK
/*****
/TEST ADDER CARRY STRUCTURE TO GENERATE CARRY THROUGH ALL POSITIONS
/UNDER OPPOSITE CONDITIONS FROM PREVIOUS TEST
0361 1041 TAD K1 /AC TO 0001, LINK=1
0362 1072 TAD K7777 /AC TO 0000, LINK TO 0
0363 7450 SNA
0364 7430 SEL
0365 7402 HLT /CARRY FAILED TO PROPAGATE ALL THROUGH ADDER TO LINK
/*****
/TEST ABILITY TO ADD 0000 TO A CLEAR AC TO PRODUCE A CLEAR AC
0366 1040 TAD K0 /AC=0000, LINK=0
0367 7450 SNA
0370 7430 SEL
0371 7402 HLT /ADDING 0000 TO 0000 PRODUCED NON-ZERO RESULT
/OR COMPLEMENTED LINK
/*****
/TEST ADDER'S ABILITY TO PROPAGATE CARRY WHEN ACN=1, MDN=1, AND CARRY IN N=1
0372 1072 TAD K7777 /AC TO 7777, LINK=0
0373 1072 TAD K7777 /AC TO 7776, LINK TO 1
0374 7420 SNL
0375 7402 HLT /CARRY DID NOT PROPAGATE TO LINK
0376 7001 IAC /MAKE AC=7777 FOR EASE OF CHECKING RESULT OF PREVIOUS IAD
0377 7040 CMA /AC TO 0000
0400 7440 SEA
0401 7402 HLT /CARRY DID NOT PROPAGATE CORRECTLY
/OR TAD USED INCORRECT OPERAND
/*****
/TEST ADDER'S ABILITY TO GENERATE CARRY WHEN ACN=1, MDN=1, AND CARRY IN N=0 IN ODD NUMBERED BIT POSITIONS
0402 1056 TAD K2525 /AC TO 2525, LINK = 1
0403 1056 TAD K2525 /AC TO 5252
0404 1056 TAD K2525 /AC TO 7777, LINK = 1 (NO CARRY GENERATED TO LINK)
0405 7040 CMA /AC TO 0000, LINK = 1
0406 7440 SEA
0407 7402 HLT /CARRY FAILED IN AN ODD BIT POSITION
0410 7420 SNL
0411 7402 HLT /LINK COMPLEMENTED WHEN NO CARRY OUT EXPECTED
/*****
/TEST ADDER'S ABILITY TO GENERATE CARRY WHEN ACN=1, MDN=1, AND CARRY IN N=0 IN ALL EVEN BIT POSITIONS
0412 1064 TAD K5252 /AC TO 5252, LINK=1
0413 1064 TAD K5252 /AC TO 2524, LINK TO 0
0414 1064 TAD K5252 /AC TO 7776, LINK=0
0415 7001 IAC /AC TO 7777, LINK=0
0416 7040 CMA /AC TO 0000, LINK=0
0417 7440 SEA
0420 7402 HLT /CARRY FAILED IN AN EVEN BIT POSITION
0421 7430 SEL
0422 7402 HLT /CARRY OUT FAILED TO COMPLEMENT LINK
/*****
/TEST AND INSTRUCTION TO NOT SET ANY AC BITS WHEN AC =0000
0423 7000 XOR06, NOP/JMS POINT FOR XOR
/*****
0424 0072 AND K7777 /AC=0000, LINK=0

```

```

0425 7450 SNA
0426 7430 SEL
0427 7402 HLT
/AND SET BIT WHEN AC INITIALLY CLEAR, OR AND SET LINK
/TEST AND INSTRUCTION TO CLEAR ALL AC BITS WHEN USING AN OPERAND OF 0000
0430 1072 TAD K7777 /AC TO 7777, LINK = 0
0431 0040 AND K0 /AC TO 0000, LINK = 0
0432 7450 SNA
0433 7430 SEL
0434 7402 HLT
/AND FAILED TO CLEAR ALL AC BITS, OR SET LINK
/TEST AND INSTRUCTION TO NOT CLEAR ANY AC BITS WHEN AC=7777 AND M0=7777
0435 1072 TAD K7777 /AC TO 7777
0436 0072 AND K7777 /AC=7777, LINK=0
0437 7040 CMA /AC TO 0000, LINK = 0
0440 7450 SNA
0441 7430 SEL
0442 7402 HLT
/AND OF 7777 CLEARED AC BIT OR SET LINK
/TEST FOR ADJACENT PIN SHORTS IN "AND" CIRCUITRY
0443 1056 TAD K2525 /AC TO 2525
0444 0064 AND K5252 /AC TO 0000
0445 7440 SNA
0446 7402 HLT
/AND DID NOT CLEAR AC, POSSIBLE ADJACENT PIN SHORTS IN AND CIRCUITRY
XOR07, NOP/JMS POINT FOR XOR
/TEST ADDER=0 CIRCUITRY
/TEST BIT 11 INPUT TO ADDER=0
0450 1041 ADDRER, TAD K1 /AC TO 0001
0451 7450 SNA
0452 7402 HLT
/ADDER=0 OPEN ON BIT 11 INPUT
/TEST BIT 10 INPUT TO ADDER=0
0453 7200 CLA /AC TO 0000
0454 1042 TAD K2 /AC TO 0002
0455 7450 SNA
0456 7402 HLT
/ADDER=0 OPEN ON BIT 10 INPUT
/TEST BIT 9 INPUT TO ADDER=0
0457 7200 CLA /AC TO 0000
0460 1043 TAD K4 /AC TO 0004
0461 7450 SNA
0462 7402 HLT
/ADDER=0 OPEN ON BIT 9 INPUT
/TEST BIT 8 INPUT TO ADDER=0
0463 7200 CLA /AC TO 0000
0464 1044 TAD K10 /AC TO 0000
0465 7450 SNA
0466 7402 HLT
/ADDER=0 OPEN ON BIT 8 INPUT
/TEST BIT 7 INPUT TO ADDER=0
0467 7200 CLA /AC TO 0000
0470 1045 TAD K20 /AC TO 0020
0471 7450 SNA

```

```

0472 7402 HLT
/ADDER=0 OPEN ON BIT 7 INPUT
/TEST BIT 6 INPUT TO ADDER=0
0473 7200 CLA /AC TO 0000
0474 1046 TAD K40 /AC TO 0000
0475 7450 SNA
0476 7402 HLT
/ADDER=0 OPEN ON BIT 6 INPUT
/TEST BIT 5 INPUT TO ADDER=0
0477 7200 CLA /AC TO 0000
0500 1050 TAD K100 /AC TO 0000
0501 7450 SNA
0502 7402 HLT
/ADDER=0 OPEN ON BIT 5 INPUT
XOR08, NOP/JMS POINT FOR XOR
/TEST BIT 4 INPUT TO ADDER=0
0504 7200 CLA /AC TO 0000
0505 1051 TAD K200 /AC TO 0200
0506 7450 SNA
0507 7402 HLT
/ADDER=0 OPEN ON BIT 4 INPUT
/TEST BIT 3 INPUT TO ADDER=0
0510 7200 CLA /AC TO 0000
0511 1052 TAD K400 /AC TO 0400
0512 7450 SNA
0513 7402 HLT
/ADDER=0 OPEN ON BIT 3 INPUT
/TEST BIT 2 INPUT TO ADDER=0
0514 7200 CLA /AC TO 0000
0515 1131 TAD K1000 /AC TO 1000
0516 7450 SNA
0517 7402 HLT
/ADDER=0 OPEN ON BIT 2 INPUT
/TEST BIT 1 INPUT TO ADDER=0
0520 7200 CLA /AC TO 0000
0521 1055 TAD K2000 /AC TO 0000
0522 7450 SNA
0523 7402 HLT
/ADDER=0 OPEN ON BIT 1 INPUT
/TEST BIT 0 INPUT TO ADDER=0
0524 7200 CLA /AC TO 0000
0525 1061 TAD K4000 /AC TO 4000
0526 7450 SNA
0527 7402 HLT
/ADDER=0 OPEN ON BIT 0 INPUT
XOR09, NOP/JMS POINT FOR XOR
/TEST RAR TO ROTATE AND NOT DROP ANY BITS
0531 7200 RARTST, CLA /AC TO 0000
0532 1056 TAD K2525 /AC TO 2525
0533 7100 CLL
0534 7020 CML /LINK TO 1
0535 7010 RAR /AC TO 5252, LINK=1
0536 7420 SNL
0537 7402 HLT
/RAR DID NOT SHIFT AC11 TO LINK
0540 7040 CMA /AC TO 2525, LINK=1

```



```

0541 0064 AND K5252 /AC=0000, LINK=1
0542 7440 SZA
0543 7402 HLT /RAR DROPPED BIT OR DID NOT SHIFT
/ANY BIT SET IN AC INDICATES POSITION OF DROPPED BIT
/*****
/TEST RAR TO NOT PICK UP ANY BITS
0544 1056 TAD K2525 /AC TO 2525, LINK=1
0545 7010 RAR /AC TO 5252, LINK=1
0546 0056 AND K2525 /AC TO 0000, LINK=1
0547 7450 SNA
0550 7420 SNL
0551 7402 HLT /RAR PICKED UP BIT, POSITION OF BIT PICK UP IS
/INDICATED BY BIT(S) SET IN AC
/*****
/TEST RAL TO SHIFT AND NOT DROP ANY BITS
0552 1064 TAD K5252 /AC TO 5252 LINK=1
0553 7004 RAL /AC TO 2525 LINK=1
0554 7420 SNL
0555 7402 HLT /RAL DROPPED LINK BIT
0556 7040 CMA /AC TO 5252 LINK=1
0557 0056 AND K2525 /AC TO 0000 LINK=1
0560 7440 SZA
0561 7402 HLT /RAL DROPPED BIT OR DID NOT SHIFT
/FAILING BIT POSITIONS ARE SET IN AC
/*****
/TEST RAL TO NOT PICK UP ANY BITS
0562 1064 TAD K5252 /AC TO 5252 LINK=1
0563 7004 RAL /AC TO 2525 LINK=1
0564 0064 AND K5252 /AC TO 0000 LINK=1
0565 7440 SZA
0566 7402 HLT /RAL PICKED UP BIT, BITS SET IN AC INDICATE FAILING POSITIONS
/*****
/TEST RTR TO SHIFT TWICE AND NOT DROP ANY BITS
0567 7100 CLL /CLEAR LINK
0570 1062 TAD K4444 /AC TO 4444 LINK=0
0571 7012 RTR /AC TO 1111 LINK=0
0572 7430 SZL
0573 7402 HLT /RTR PICKED UP LINK BIT
0574 7040 CMA /AC TO 0666
0575 0053 AND K1111 /AC TO 0000 LINK=0
0576 7440 SZA
0577 7402 HLT /RTR DROPPED BIT OR DID NOT SHIFT TWICE
/BIT SET IN AC INDICATES BIT DROPPED
0600 7000 XOR10, NOP/JMS POINT FOR XOR
/*****
/TEST RTR TO NOT PICK UP ANY BITS
0601 1062 RTRPK, TAD K4444 /AC TO 4444
0602 7012 RTR /AC TO 1111
0603 0066 AND K5666 /AC TO 0000
0604 7440 SZA
0605 7402 HLT /RTR PICKED UP BIT, BIT SET IN AC INDICATES FAILING POSITION,
/*****
/TEST RTL TO SHIFT AND NOT DROP BITS
0606 1053 RTLURP, TAD K1111
0607 7006 RTL /AC TO 4444 LINK=0

```

```

0610 7430 SZL
0611 7402 HLT /RTL PICKED UP LINK BIT
0612 7040 CMA /AC TO 3333 LINK=0
0613 0062 AND K4444 /AC TO 0000 LINK=0
0614 7440 SZA
0615 7402 HLT /RTL DROPPED BIT OR DID NOT SHIFT
/BIT SET IN AC INDICATES BIT DROPPED
/*****
/TEST RTL TO NOT PICK UP ANY BITS
0616 1053 RTLCK, TAD K1111 /AC TO 1111
0617 7006 RTL /AC TO 4444
0620 0060 AND K3333 /AC TO 0000
0621 7440 SZA
0622 7402 HLT /RTL PICKED UP BIT, BIT SET IN AC INDICATES FAILING POSITION
/*****
/TEST BSW TO SWAP AND NOT DROP BITS OR CHANGE LINK
0623 7100 BSWDRP, CLL /INITIALIZE LINK TO ZERO
0624 1047 TAD K77 /AC TO 0077 LINK=0
0625 7002 BSW /AC TO 7700 LINK=0
0626 7430 SZL
0627 7402 HLT /BSW SET LINK
0630 1050 TAD K100 /AC TO 0000 LINK TO 1
0631 7440 SZA
0632 7402 HLT /BSW DID NOT SWAP OR PICKED UP BIT.
/*****
/TEST BSW FOR ADJACENT PIN SHORTS AND DROPPED BITS
0633 1067 BSWPK, TAD K7700 /AC TO 7700 LINK=1
0634 7002 BSW /AC TO 0077 LINK=1
0635 7420 SNL
0636 7402 HLT /BSW CLEARED LINK
0637 7040 CMA /AC TO 7700
0640 1050 TAD K100 /AC TO 0000, LINK TO 0
0641 7440 SZA
0642 7402 HLT /BSW PICKED UP OR DROPPED BIT(S),
XOR11, NOP/JMS POINT FOR XOR
/*****
/TEST OF GROUP 3 OPERATES AND HQ REGISTER FOLLOWS
/*****
/TEST MQL TO CLEAR AC
0644 1072 MQLTST, TAD K7777 /AC TO 7777
0645 7421 MQL /AC TO MQL, 0 TO AC,
0646 7440 SZA
0647 7402 HLT /MQL DID NOT CLEAR AC
/*****
/TEST SWP TO EXCHANGE MQL AND AC, TEST RESULTS OF PREVIOUS MQL.
0650 7921 SWPTST, SWP /AC TO HQ, MQL TO AC, AC=7777 MQL=0000
0651 7040 CMA
0652 7440 SZA
0653 7402 HLT /SWP DID NOT LOAD AC WITH MQL, OR MQL DID NOT LOAD MQL, OR
/AC TO 0000
0654 7040 CMA /SWP OR MQL DROPPED A BIT.
/*****
/TEST MQL REGISTER FOR OUTPUTS STUCK HIGH
0655 7921 SWP /AC TO 0000 MQL TO 7777
0656 7440 SZA

```

```

0657 7402          HLT          /SWP PICKED UP BIT IN AC,
/*****
/TEST MQ FOR ADJACENT PIN SHORTS BY TESTING FOR DROPPED BITS
0660 1056          TAD          K2525   /AC TO 2525 MQ=7777
0661 7421          MQL          /AC TO 0000 MQ TO 2525
0662 7521          SWP          /AC TO 2525 MQ TO 0000
0663 7040          CMA          /AC TO 5252
0664 0056          AND          K2525   /AC TO 0000
0665 7440          SEA          /AC TO 0000
0666 7402          HLT          /MQL OR SWP DROPPED BIT, POSSIBLE ADJACENT PIN SHORTS
/IN MQ, BIT SET IN AC INDICATES POSITION OF FAILURE
/*****
/TEST FOR ADJACENT PIN SHORTS IN MQ BY TESTING FOR BITS PICKED UP
XOR13, NOP/JMS POINT FOR XOR
0667 7000          TAD          K2525   /AC TO 2525 MQ=0000
0668 1056          MQL          /AC TO 0000 MQ TO 2525
0669 7421          SWP          /AC TO 2525 MQ TO 0000
0670 0064          AND          K5252   /AC TO 0000
0671 7440          SEA          /AC TO 0000
0672 7402          HLT          /MQL OR SWP PICKED UP BIT, POSSIBLE ADJACENT PIN SHORT IN MQ,
/BIT SET IN AC INDICATES POSITION OF FAILURE,
/*****
0676 7100          CLL          /AC TO 7777
0677 7040          CMA          /AC TO 7777
/*****
/TEST MQA TO OR THE MQ WITH THE AC, ENTER WITH AC=7777 MQ=0000 LINK=0
0700 7421          MQL          /AC TO 0000 MQ TO 7777
0701 7501          MQA          /AC TO 7777 MQ=7777
0702 7430          SZL          /AC TO 7777 MQ=7777
0703 7402          HLT          /MQA SET LINK
0704 7040          CMA          /AC TO 0000 MQ=7777
0705 7440          SEA          /AC TO 0000 MQ=7777
0706 7402          HLT          /MQA DID NOT OR MQ WITH AC
0707 7521          SWP          /AC TO 7777 MQ TO 0000
0708 7450          SNA          /AC TO 7777 MQ TO 0000
0709 7402          HLT          /MQA CLEARED MQ
/*****
/TEST CAM TO CLEAR AC AND MQ
CAMTST, SWP
0712 7521          CMA          /AC TO 0000 MQ TO 7777
0713 7040          CML          /AC TO 7777 MQ=7777
0714 7020          CML          /SET LINK
0715 7421          CAM          /CLEAR AC AND MQ
0716 7440          SEA          /AC TO 0000 MQ=7777
0717 7402          HLT          /CAM DID NOT CLEAR AC
0720 7420          SNL          /CAM CLEARED LINK
0721 7402          HLT          /AC=0000 MQ=0000
0722 7521          SWP          /AC=0000 MQ=0000
0723 7440          SEA          /AC=0000 MQ=0000
0724 7402          HLT          /CAM DID NOT CLEAR MQ
/*****
/TEST ACL TO LOAD ZEROES FROM MQ TO AC
ACLTST, CMA
0725 7040          ACL          /AC TO 7777 MQ=0000
0726 7701          ACL          /AC TO 0000 MQ=0000
0727 7440          SEA          /AC TO 0000 MQ=0000
0730 7402          HLT          /ACL DID NOT LOAD 0000 TO AC
0731 7420          SNL          /AC TO 0000 MQ=0000

```

```

0732 7402          HLT          /ACL CLEARED LINK
0733 7040          CMA          /AC TO 7777
0734 7521          SWP          /AC TO 0000 MQ TO 7777
0735 7440          SEA          /AC TO 0000 MQ TO 7777
0736 7402          HLT          /ACL CHANGED MQ
/*****
/TEST OF DCA AND ISZ, DIRECT ADDRESSING TO PAGE ZERO FOLLOWS
/*****
/TEST DCA TO STORE ALL 1'S, CLEAR AC, AND NOT AFFECT LINK
DCAZTS, CML
0740 1072          TAD          K7777   /AC TO 7777 LINK=0
0741 3112          DCA          TESLOC /AC TO 0000 LINK=0
0742 7440          SEA          /AC TO 0000 LINK=0
0743 7402          HLT          /DCA DID NOT CLEAR AC, OR DCA SKIPPED
0744 7430          SZL          /AC TO 0000 LINK=0
0745 7402          HLT          /DCA SET LINK
0746 1112          TAD          TESLOC /AC TO 7777
0747 7040          CMA          /AC TO 7777
0750 7440          SEA          /AC TO 7777
0751 7402          HLT          /DCA DID NOT STORE, OR DCA STORED TO WRONG ADDRESS
/*****
/TEST DCA TO STORE ALL ZEROES
XOR15, NOP/JMS POINT
0752 7000          DCA          TESLOC /0000 TO LOCATION "TESLOC"
0753 3112          TAD          TESLOC /0000 TO AC
0754 1112          TAD          TESLOC /0000 TO AC
0755 7440          SEA          /AC TO 0000
0756 7402          HLT          /DCA DID NOT STORE ALL 0'S, BIT SET IN AC
/INDICATES FAILING BIT POSITION,
/*****
/TEST ISZ TO INCREMENT WITHOUT SKIPPING
ISZT9, ISZ
0757 2112          TESLOC /LOCATION "TESLOC" TO 0001
0760 7440          SEA          /AC TO 0001
0761 7402          HLT          /ISZ SKIPPED WHEN NO OVERFLOW, OR ISZ SET AC BIT
0762 7430          SZL          /AC TO 0001
0763 7402          HLT          /ISZ SET LINK
0764 1112          TAD          TESLOC /AC TO 0001 LINK=0
0765 1072          TAD          K7777   /AC TO 0000, LINK TO 1
0766 7440          SEA          /AC TO 0000, LINK TO 1
0767 7402          HLT          /ISZ DID NOT INCREMENT BY 1
/*****
/TEST ISZ TO SKIP ON OVERFLOW
0770 1072          TAD          K7777   /AC TO 7777 LINK=1
0771 3112          DCA          TESLOC /LOCATION "TESLOC" TO 7777, AC TO 0000
0772 2112          ISZ          TESLOC /SHOULD SKIP
0773 7402          HLT          /ISZ DID NOT SKIP ON OVERFLOW
0774 7420          SNL          /AC TO 7777 LINK=1
0775 7402          HLT          /OVERFLOW ON ISZ SET LINK
0776 1112          TAD          TESLOC /0000 TO AC
0777 7440          SEA          /AC TO 7777 LINK=1
1000 7402          HLT          /ISZ DID NOT INCREMENT 7777 TO 0000, OR ISZ
/AFECTED AC ON OVERFLOW
/*****
/TEST OF "AND", TAD, ISZ, AND DCA, DIRECT ADDRESSING TO SAME PAGE
/*****
/TEST TAD TO ADDRESS SAME PAGE DIRECT

```



```

1001 1203 TOSTS, TAD ,+2 /AC TO 2926 LINK=0
1002 7410 SKP
1003 2926 /OPERAND FOR TAD SAME PAGE TEST
1004 1064 TAD K5252 /AC TO 0000, LINK TO 1
1009 7440 SEA
1006 7402 HLT /TAD TO SAME PAGE DIRECT FAILED
/*****
/TEST DCA TO SAME PAGE DIRECT
DOSTS, TAD K7777 /AC TO 7777
1010 3212 DCA ,+2 /AC TO 0000
1011 7410 SKP
1012 0000 /TEST LOCATION FOR DCA TO SAME PAGE TEST
1013 1212 TAD ,+1 /AC TO 7777
1014 7040 CMA /AC TO 0000
1015 7440 SEA
1016 7402 HLT /DCA TO SAME PAGE FAILED
1017 3212 DCA ,+5 /CLEAR TEST LOCATION FOR POSSIBLE SECOND PASS
/*****
/TEST ISZ TO SAME PAGE DIRECT TO SKIP
XOR16, NOP/JMS POINT FOR XOR
1021 1072 ISDSTS, TAD K7777 /AC TO 7777
1022 3224 DCA ,+2 /AC TO 0000
1023 7410 SKP
1024 0000 /ISZ TEST LOCATION
1025 2224 ISZ ,+1 /SHOULD SKIP
1026 7402 HLT /ISZ DID NOT SKIP
/*****
/TEST ISZ TO SAME PAGE DIRECT TO NOT SKIP
1027 2224 ISZ ,+3 /SHOULD NOT SKIP
1030 7410 SKP
1031 7402 HLT /ISZ SKIPPED WHEN NO SKIP EXPECTED
/*****
/TEST "AND" TO SAME PAGE DIRECT TO CLEAR ALL AC BITS
1032 1064 ANDSTS, TAD K5252 /AC TO 5252
1033 0235 AND ,+2 /AC TO 0000
1034 7410 SKP
1035 2525 /OPERAND FOR AND SAME PAGE TEST
1036 7440 SEA
1037 7402 HLT /AND TO SAME PAGE DIRECT FAILED
/*****
/TESTS OF TAD, "AND", DCA AND ISZ INDIRECT THRU PAGE ZERO FOLLOW
/*****
/TEST OF TAD THRU PAGE ZERO INDIRECT
1040 1513 TDISTS, TAD I POINTR /AC TO 2526
1041 1064 TAD K5252 /AC TO 0000
1042 7440 SEA
1043 7402 HLT /TAD INDIRECT THRU PAGE ZERO FAILED, OR AUTO-INDEXED,
/*****
/TEST DCA INDIRECT THRU PAGE ZERO
1044 1072 DCISTS, TAD K7777 /AC TO 7777
1045 3515 DCA I POINTB /7777 TO LOCATION "POINTC", AC TO 0000
1046 1116 TAD POINTC /AC TO 7777
1047 7040 CMA /AC TO 0000
1050 7440 SEA
1051 7402 HLT /DCA INDIRECT THRU PAGE ZERO FAILED

```

```

/*****
/TEST ISZ INDIRECT THRU PAGE ZERO
1052 2515 ISISTS, ISZ I POINTB /LOCATION "POINTC" TO 0000, SKIP
1053 7402 HLT /ISZ INDIRECT THRU PAGE ZERO FAILED TO SKIP
/*****
/TEST "AND" INDIRECT THRU PAGE ZERO
1054 1056 ANISTS, TAD K2525 /AC TO 2525
1055 3116 DCA POINTC /AC TO 0000
1056 7000 XOR17, NOP/JMS POINT
1057 1072 TAD K7777 /AC TO 7777
1060 0515 AND I POINTB /AC TO 2525
1061 1065 TAD K5253 /AC TO 0000
1062 7440 SEA
1063 7402 HLT /AND INDIRECT THRU PAGE ZERO FAILED
/*****
/TESTS OF TAD, DCA, ISZ, & "AND" INDIRECT THRU SAME PAGE FOLLOW
/*****
/TEST TAD INDIRECT THRU SAME PAGE
1064 1666 TDISTS, TAD I ,+2 /AC TO 2526
1065 7410 SKP
1066 0114 POINTER+1 /POINTER FOR TAD INDIRECT THRU SAME PAGE
1067 1064 TAD K5252 /AC TO 0000
1070 7440 SEA
1071 7402 HLT /TAD INDIRECT THRU SAME PAGE FAILED
/*****
/TEST DCA INDIRECT THRU SAME PAGE
1072 1072 DCISTS, TAD K7777 /AC TO 7777
1073 3675 DCA I ,+2 /AC TO 0000
1074 7410 SKP
1075 0116 POINTC /POINTER FOR DCA INDIRECT THRU SAME PAGE
1076 1116 TAD POINTC /AC TO 7777
1077 7040 CMA
1100 7440 SEA
1101 7402 HLT /DCA INDIRECT THRU SAME PAGE FAILED
/*****
/TEST ISZ INDIRECT THRU SAME PAGE
1102 2725 ISISTS, ISZ I ,+3 /LOCATION "POINTC" TO 0000, SKIP
1103 7402 HLT /ISZ INDIRECT THRU SAME PAGE FAILED TO SKIP
1104 7410 SKP
1105 0116 POINTC
/*****
/TEST "AND" INDIRECT THRU SAME PAGE
1106 1056 ANISTS, TAD K2525 /AC TO 2525
1107 3116 DCA POINTC /AC TO 0000
1110 1072 TAD K7777 /AC TO 7777
1111 0713 AND I ,+2 /AC TO 2525
1112 7410 SKP
1113 0116 POINTC /POINTER FOR "AND" INDIRECT THRU SAME PAGE
1114 1065 TAD K5253 /AC TO 0000
1115 7440 SEA
1116 7402 HLT /"AND" INDIRECT THRU SAME PAGE FAILED
1117 7000 XOR18, NOP/JMS POINT
/*****
/TESTS OF AUTO-INDEX FOLLOW
/*****

```



```

1120 1056 /TEST AUTO-INDEX TO NOT INCREMENT WHEN NOT INDIRECTLY ADDRESSED,
A1N10, TAD K2525 /AC TO 2525
1121 3010 DCA 10 /ADDRESS 10 TO 2525
1122 1010 TAD 10 /AC TO 2525
1123 1065 TAD K9253 /AC TO 0000
1124 7440 SEA
1125 7402 HLT /AUTO-INDEX INCREMENTED WHEN NOT INDIRECTLY ADDRESSED
/*****
/TEST AUTO-INDEX TO INCREMENT WHEN INDIRECTLY ADDRESSED
1126 3116 A1I0TS, DCA POINTC /CLEAR LOCATION "POINTC"
1127 1056 TAD K2525 /AC TO 2525
1130 3117 DCA POINTD /LOCATION "POINTD" TO 2525
1131 1115 TAD POINTB
1132 3010 DCA 10 /SET LOCATION 10 TO THE ADDRESS OF "POINTC"
1133 1410 TAD I 10 /LOCATION "POINTD"'S CONTENTS TO AC, AC TO 2525
1134 1065 TAD K9253 /AC TO 0000
1135 7440 SEA
1136 7402 HLT /AUTO-INDEX FAILED TO INCREMENT
/*****
/TEST AUTO-INDEX DECODER FROM BITS 0 THRU 3 BY ADDRESSING ADDRESS 1010
/INDIRECTLY AND INSURING THAT AUTO-INDEXING DID NOT TAKE PLACE.
1137 7000 XOR20, NOP/JMS POINT
1140 1210 AIB10, TAD 1010 /GET INITIAL CONTENTS OF 1010
1141 3112 DCA TESLOC /SAVE FOR LATER COMPARISON
1142 0610 AND I 1010 /REFERENCE 1010 INDIRECTLY
1143 1210 TAD 1010 /GET CONTENTS OF 1010
1144 7041 CIA /NEGATE IT
1145 1112 TAD TESLOC /COMPARE TO INITIAL CONTENTS
1146 7440 SEA /FINAL=INITIAL?
1147 7402 HLT /NO, AUTO INDEX OCCURRED FOR LOCATION 1010
/*****
/TEST BIT 0 INPUT OF AUTO-INDEX DECODER BY ADDRESSING LOCATION 0007
/INDIRECTLY AND CHECKING THAT AUTO-INDEXING DID NOT OCCUR
1150 3007 AIB10, DCA 7 /CLEAR LOCATION 0007
1151 1407 TAD I 7 /REFERENCE LOCATION 0007 INDIRECTLY
1152 7000 CLA /CLEAR AC
1153 1407 TAD 7 /GET CONTENTS OF LOCATION 0007
1154 7440 SEA /DOES IT STILL CONTAIN 0007?
1155 7402 HLT /NO, LOCATION 0007 AUTO-INDEXED
/*****
/TEST AUTO-INDEX DECODER INPUT FROM BITS 4 THRU 7, BY REFERENCING
/ADDRESS 0330 INDIRECTLY AND CHECKING THAT AUTO-INDEXING DID NOT OCCUR
1156 1030 AIB14, TAD 30 /GET INITIAL CONTENTS OF LOC 0000
1157 3112 DCA TESLOC /SAVE IT FOR COMPARISON
1160 0430 AND I 30 /REFERENCE 30 INDIRECTLY
1161 1030 TAD 30 /GET FINAL CONTENTS OF LOC 30
1162 7040 DCA /
1163 7001 IAC /COMPLEMENT IT FOR COMPARE
1164 1112 TAD TESLOC /COMPARE TO INITIAL CONTENTS
1165 7440 SEA /HAS LOC 30 AUTO-INDEXED?
1166 7402 HLT /YES, LOC 30 AUTO-INDEXED
1167 7000 XOR19, NOP/JMS POINT FOR XOR
/*****
/TESTS OF INTERNAL IOT INSTRUCTIONS FOLLOW

```

```

/*****
/TEST GTF TO SAVE LINK, AND HEAD ZERO FOR THE GT FLAG
1170 7100 GTFTS1, GLL /CLEAR LINK
1171 7220 GML /LINK TO 1
1172 6004 GTF
1173 7500 SMA
1174 7402 HLT /GTF DID NOT SAVE A 1 FOR LINK
1175 7004 RA,
1176 7510 SP4
1177 7402 HLT
1200 7300 CLA GLL /GTF READ A 1 FOR GT FLAG, NO GT FLAG EXISTS IN B/A
1201 6214 ROP /GET DATA FIELD
1202 7012 RTR
1203 7010 RAR /MOVE DF TO AC 9-11
1204 6224 RIF /GET INSTRUCTION FIELD
1205 3106 DCA SAVFLD /SAVE IF AND DF FOR EXTENDED FIELD INTERRUPT PROCESSING
1206 7000 XOR20, NOP/JMS POINT
/*****
/TEST RTF TO RESTORE LINK
1207 1061 RTFTS1, TAD K4000 /AC TO 4000
1210 1106 TAD SAVFLD /GET CORRECT IF AND DF INFORMATION
1211 6005 RTF /RESTORE LINK TO 1
1212 5213 JMP ,+1 /ENABLE INTERRUPT FOR POWER FAIL
1213 7420 SNL
1214 7402 HLT /RTF DID NOT RESTORE LINK TO A 1
/*****
/TEST GTF TO SAVE A LINK OF 0, AND INT REQUEST AND INT ENABLE OF 0
1215 6002 GTFTS2, IOF
1216 7300 CLA GLL /CLEAR AC AND LINK
1217 6004 GTF /GET FLAGS, LINK TO AC0
1220 0366 AND K7600 /ELIMINATE SAVE FIELD REGISTER AND USER BIT
1221 7440 SEA /LINK, INT REQUEST, AND INT ENABLE ALL ZERO?
1222 7402 HLT /NO, GTF DID NOT SAVE CORRECTLY,
/IF BIT0=1 LINK WAS SAVED AS 1 INSTEAD OF 0
/IF BIT2=1 INT REQUEST WAS SAVED AS 1 INSTEAD OF 0
/IF BIT4=1 INT ENABLE WAS SAVED AS 1 INSTEAD OF 0
/*****
/TEST SKIP ON GT FLAG TO NOT SKIP
1223 6006 SGTST, SGT /SKIP ON GT FLAG(DOESN'T EXIST IN B/A)
1224 7410 SKP
1225 7402 HLT /SGT SKIPPED WHEN NO GT FLAG EXISTS
/*****
/TEST CAF TO CLEAR AC AND LINK
1226 6001 IOV
1227 7040 CMA /AC TO 7777
1230 7020 CML /AC=7777 LINK TO 1
1231 6007 CAF /CLEAR ALL FLAGS, CLEARS AC AND LINK, AND INT ENABLE
1232 7450 SNA
1233 7430 SEL:
1234 7402 HLT /CAF FAILED TO CLEAR AC OR LINK
/*****
/TEST SKON TO NOT SKIP WHEN INTERRUPT ENABLE IS CLEAR
1235 6000 SKON /SHOULD NOT SKIP
1236 7410 SKP
1237 7402 HLT /SKON SKIPPED WHEN INT ENABLE CLEAR, OR CAF FAILED

```

```

/TO CLEAR INT ENABLE
/TEST SKON TO SKIP ON INTERRUPT ON AND TURN INTERRUPT OFF
1240 6001 XOR21, ION /INTERRUPT ON,
1241 7000 SKON /SKIP IF INTERRUPT ON, TURN INTERRUPT OFF
1242 6000 HLT /ION DID NOT ENABLE INTERRUPT, OR SKON FAILED TO SKIP
1243 7402
/TEST THAT SKON TURNED OFF INTERRUPT
1244 6000 SKONT2, SKON /SHOULD NOT SKIP
1245 7410 SKP
1246 7402 HLT /SKON DID NOT TURN OFF INT, OR SKON SKIPS WHEN INT OFF
/TEST IOF TO DISABLE INTERRUPTS
1247 6001 IOFTS1, ION /ENABLE INTERRUPTS
1250 7000 NOP /ALLOWS TIME FOR INTERRUPT DELAY TO SET
1251 6002 IOF /TURN OFF INTERRUPT
1252 6000 SKON
1253 7410 SKP
1254 7402 HLT /IOF DID NOT DISABLE INTERRUPT
/TEST PROPER OPERATION OF INT ENABLE,
1255 6001 INTENA, ION /INTERRUPT ON
1256 6004 DTF /SHOULD GET A 1 FOR INT ENABLE, AND A 1 FOR INT DELAY
1257 0051 AND K200 /MASK OUT INT ENABLE BIT
1260 7450 SNA /SKIP IF INT ENABLE BIT SET
1261 7402 HLT /ION DID NOT SET INT ENABLE OR DTF DID NOT GET A 1 FOR INT ENABLE
/TEST RTF TO SET INT ENABLE AND TO CLEAR LINK
1262 6002 RTF2, IOF /CLEAR INT ENABLE
1263 7300 CLA CLL
1264 7020 CML /SET LINK
1265 1106 TAD SAVFLD /GET IF AND OF INFORMATION
1266 6005 RTF /RESTORE FLAGS, LINK TO 2, SET INTERRUPT ENABLE
1267 5270 JMP ,+1 /ENABLE INTERRUPT FOR POWER FAIL USE
1270 7430 S2L
1271 7402 HLT /RTF DID NOT CLEAR LINK
1272 6000 SKON /SKIP IF INTERRUPT ON
1273 7402 HLT /RTF FAILED TO ENABLE INTERRUPTS
/TEST SRQ TO NOT SKIP WHEN NO INTERRUPT REQUEST
1274 6001 SRQTS1, ION /INTERRUPT ON
1275 7300 CLA CLL /GIVE POWER FAIL A CHANCE TO INTERRUPT
1276 6003 SRQ /SKIP ON INTERRUPT REQUEST
1277 7410 SKP
1300 7402 HLT /SRQ SKIPPED WHEN NO INTERRUPT, OR ILLEGAL INTERRUPT
/TESTS OF JUMPS AND JMS'S FOLLOW
/TEST JUMP DIRECT
1301 7000 JMPTS1, NOP
1302 7300 CLA CLL /CLEAR AC AND LINK
1303 1135 TAD KSTDP
1304 3000 DCA 0 /PUT HLT IN LOC 0 IN CASE JUMP FAILS TO GATE MD TO PC

```

```

1305 5307 JMP ,+2 /FIRST JUMP TESTED
1306 7402 HLT /JMP FAILED TO JUMP DIRECT
/TEST JMS DIRECT
1307 4311 JMSTS1, JMS ,+2
1310 7402 HLT /JMS FAILED TO JUMP
1311 0000 JMSLOC, 0 /JMS ENTRY POINT, PC STORAGE,
1312 1311 TAD ,-1 /GET STORED PC
1313 7000 CMA
1314 7001 IAC /COMPLEMENT IT
1315 1120 TAD POINTE
1316 7400 SEA
1317 7402 HLT /JMS DID NOT STORE PROPER PC
/TEST JUMP INDIRECT TO JUMP CORRECTLY
1320 5722 JMPTS2, JMP ,+2
1321 7402 HLT /JMP INDIRECT FAILED TO JUMP
1322 1323 ,+1 /POINTER FOR JMP INDIRECT ABOVE
/TEST JMS INDIRECT TO JUMP AND STORE PC
1323 4725 JMSTS2, JMS ,+2
1324 7402 HLT /JMS INDIRECT FAILED TO JUMP
1325 1326 ,+1
1326 0000 JMSLOC, 0 /JMS INDIRECT PC STORAGE
1327 1326 TAD ,-1
1330 7040 CMA
1331 7001 IAC /COMPLEMENT STORED PC
1332 1121 TAD POINTE /COMPARE IT TO EXPECTED VALUE
1333 7440 SEA /WAS IT EQUAL?
1334 7402 HLT /NO, JMS INDIRECT STORED INCORRECT PC,
1335 7000 XOR22, NOP/JMS POINT FOR XOR
/TESTS OF ROMS D AND F FOLLOW
/THE ROMS ARE TESTED BY EXECUTING EVERY INSTRUCTION THAT CAUSES A UNIQUE
/ADDRESS INPUT TO THESE ROMS, FOR EACH OF THE INSTRUCTIONS
/EXECUTED, A TOTAL OF 8 PATTERNS OF AC, MD, AND LINK CONTENTS ARE USED,
/TO TEST FOR ERRORS IN THE EXECUTED INSTRUCTION A SIMULATION OF THE
/INSTRUCTION IS ALSO PERFORMED, AND THE RESULTS OF THE INSTRUCTION ARE
/COMPARED TO THE SIMULATION, BARRING INTERMITTENT ERRORS, ALL FAILURES
/WILL BE IN THE EXECUTED INSTRUCTION, AND WILL BE DUE TO A ROM D OR F FAILURE,
/CREATE THE INSTRUCTION TO BE USED, INSTRUCTION RANGE IS 7XX0, 7XX1.
1336 3116 R0HTST, DCA POINTE /INITIALIZE INSTRUCTION MAKER
1337 7410 SKP
1340 7300 NXTONE, CLA CLL
1341 2116 ISE POINTE
1342 7020 CML
1343 7000 XOR12, NOP/JMS POINT
1344 1116 TAD POINTE
1345 1067 TAD K7700
1346 7500 SNA /ALL COMBINATIONS TRIED?
1347 5524 JMP I CKNWIT /YES, TEST OVER, CHECK FOR I/O SIMULATOR,
1350 7300 CLA CLL

```



```

1351 1116      TAQ      POINTC
1352 7006      RTL
1353 7004      RAL
1354 1034      TAQ      K7000      /MAKE NEXT INSTRUCTION
1355 3372      DCA      INSTRT      /SAVE IT.
1356 1071      TESAGN, TAQ      K7770
1357 3177      DCA      DATPAT
/*****
/SET UP AC, MQ, AND LINK FOR EXECUTION OF TEST INSTRUCTION
NXTPAT, CAM
XOR23, NOP/JMS POINT FOR XOR
1360 7621      DCA      SKPPED
1361 7000      DCA      SOMSKP
1362 3104      TAQ      LKDATA
1363 3105      RAR
1364 1111      M7600, 7600/CLA      /LOAD LINK
1365 7010      TAQ      MQDATA
1366 7600      SWP      /LOAD MQ
1367 1110      TAQ      ACDATA      /LOAD AC
1370 7521
1371 1107
/*****
/EXECUTE TEST INSTRUCTION
INSTRT, 0      /EXECUTE INSTRUCTION
1372 0000      ISZ      SKPPED      /DIDN'T SKIP
1373 2104
/*****
/SAVE RESULTS OF TEST INSTRUCTION
DCA      ACWAS
1374 3101      CMA
1375 7040      SNL
1376 7420      CLA
1377 7200      DCA      LKWAS
1400 3103      SWP
1401 7521      DCA      MQWAS
1402 3102
/*****
/SET UP FOR SIMULATED EXECUTION TO TEST RESULT
CMA
1403 7040      DCA      BIT11
1404 3112      CMA
1405 7040      DCA      BIT8
1406 3006      CMA
1407 7040      DCA      BIT7
1410 3007      CMA      BIT6
1411 7040      DCA
1412 3117      CMA      BIT5
1413 7040      DCA
1414 3005      CMA      BIT4
1415 7040      DCA
1416 3004      CMA
1417 7040      DCA      BIT3
1420 3003      SETSIM, TAQ I INSTRT      /GET INSTRUCTION
1421 1522      RTL
1422 7006      RTL
1423 7006      SZL
1424 7430      ISZ      BIT3      /WAS BIT 3 SET?
1425 2003      NOP      /YES, CLEAR POINTER
1426 7000      RAL
1427 7004

```

```

1430 7430      SEL
1431 2004      ISZ      BIT4      /BIT 4 SET?
1432 7000      NOP      /YES, CLEAR POINTER
1433 7004      RAL
1434 7430      SEL
1435 2005      ISZ      BIT5      /BIT 5 SET?
1436 7000      NOP      /YES, CLEAR POINTER
1437 7004      RAL
1440 7430      SEL
1441 2117      ISZ      BIT6      /BIT 6 SET?
1442 7000      NOP      /YES, CLEAR POINTER
1443 7004      RAL
1444 7430      SEL
1445 2007      ISZ      BIT7      /BIT 7 SET?
1446 7000      NOP      /YES, CLEAR POINTER
1447 7004      RAL
1450 7430      SEL
1451 2006      ISZ      BIT8      /BIT 8 SET?
1452 7000      NOP      /YES, CLEAR POINTER
1453 7006      RTL
1454 7004      RAL
1455 7430      SEL
1456 2112      ISZ      BIT11     /WAS BIT 11 SET?
1457 7000      NOP      /YES, CLEAR POINTER
1460 7200      CLA
/*****
/SET UP AC, MQ, AND LINK FOR SIMULATED EXECUTION
D0SIMU, TAQ      LKDATA
1461 1111      RAR
1462 7010      CLA
1463 7200      TAQ      MQDATA
1464 1110      SWP      /LOAD LINK
1465 7521      TAQ      ACDATA      /LOAD AC
1466 1107
/*****
/SIMULATED EXECUTION BEGINS
/*****
/GROUP 1 SIMULATION
GR1SIM, ISZ      BIT3      /WAS BIT 3 SET IN THE INSTRUCTION?
1470 5307      JMP      GR2GR3      /YES, IT IS A GROUP 2 OR 3.
1471 2004      ISZ      BIT4      /WAS BIT 4 SET(GROUP 1)
1472 7200      CLA      /YES, SO CLEAR THE AC
1473 2005      ISZ      BIT5      /WAS IT CLL?
1474 7100      CLL      /YES.
1475 2117      ISZ      BIT6      /WAS IT CMA?
1476 7040      CMA      /YES
1477 2007      ISZ      BIT7      /WAS IT CML?
1500 7020      CML      /YES
1501 2112      ISZ      BIT11     /WAS IT IAC?
1502 1041      TAQ      K1      /YES, ADD 1
1503 2006      ISZ      BIT8      /WAS IT RAR?
1504 7010      RAR      /YES
1505 2104      ISZ      SKPPED      /INDICATE NO SKIP
1506 5523      JMP I TEST      /GO CHECK RESULTS
/*****

```

```

1507 2112 /GROUP 2 SIMULATION
GRGR3, ISE BIT11 /GROUP 2?
1510 5394 JMP GROUP3 /NO, GROUP 3,
1511 2006 GROUP2, ISE BIT8 /REVERSE SENSE SKIPS?
1512 5340 JMP REVSEN /YES, DO DO REVERSE
1513 2005 ISE BIT5 /IS IT SMA?
1514 7500 SMA /YES
1515 7410 SKP
1516 2105 ISE SOMSKP /SMA SKIPPED.
1517 2117 ISE BIT6 /IS IT SEA?
1520 7440 SEA /YES
1521 7410 SKP
1522 2105 ISE SOMSKP /SEA SKIPPED
1523 2007 ISE BIT7 /IS IT SNL?
1524 7420 SNL /YES
1525 7410 SKP
1526 2105 ISE SOMSKP
1527 3007 OUT, DCA BIT7 /SAVE AC
1530 1105 TAD SOMSKP
1531 7490 SNA /ANY SKIP?
1532 2104 ISE SKPPED /NO
1533 7200 CLA
1534 1007 TAD BIT7 /REPLACE AC
1535 2004 ISE BIT4 /WAS IT CLAT?
1536 7200 CLA /YES
1537 5523 JMP I TEST

/*****
/REVERSE SENSE SKIPPING FOR GROUP 2
1540 2005 REVSEN, ISE BIT9 /WAS IT SPA?
1541 7500 SMA /YES.
1542 7410 SKP /SPA WOULD HAVE SKIPPED.
1543 5327 JMP OUT /SPA WOULD NOT HAVE SKIPPED
1544 2117 ISE BIT6 /WAS IT SNA?
1545 7440 SEA /YES.
1546 7410 SKP /SNA WOULD HAVE SKIPPED
1547 5327 JMP OUT /SNA WOULD NOT HAVE SKIPPED
1550 2007 ISE BIT7 /SZL?
1551 7420 SNL /YES
1552 5326 JMP OUT-1 /QUALIFIED SKIP
1553 5327 JMP OUT /SZL WOULD NOT HAVE SKIPPED.

/*****
/GROUP 3 OPERATE SIMULATION
1554 2104 GROUP3, ISE SKPPED /INDICATE NO SKIP
1555 2004 ISE BIT4 /CLAT?
1556 7200 CLA /YES
1557 2005 ISE BIT5 /IS IT MQA?
1560 5364 JMP ,+4 /YES
1561 2007 ISE BIT7 /IS IT MQL?
1562 7421 MQL /YES
1563 5523 JMP I TEST /COMPARE RESULTS
1564 2007 ISE BIT7 /IT IS MQA. IS IT ALSO MQL? (SWP)
1565 5370 JMP DQSWAP /YES, DO A SWP.
1566 7501 MQA /NO, JUST DO MQA.
1567 5523 JMP I TEST /COMPARE RESULTS
1570 3003 DQSWAP, DCA BIT3

```

```

1571 7501 MQA /MQ TO AC
1572 3004 DCA BIT4 /SAVE PREVIOUS MQ
1573 1003 TAD BIT3 /GET PREVIOUS AC
1574 7421 MQL /PUT IN MQ
1575 1004 TAD BIT4 /PUT PREVIOUS MQ IN AC.
1576 5523 JMP I TEST /TEST RESULTS

/*****
/COMPARE RESULTS OF SIMULATION TO ACTUAL RESULTS
/*****
/TEST LINKS
1577 3112 TESTS, DCA BIT11 /SAVE SIMULATED AC
1600 7004 RAL /LINK TO AC 11
1601 3007 DCA BIT7 /SAVE SIMULATED LINK
1602 1007 TAD BIT7 /GET EXPECTED LINK
1603 1103 TAD LKNAS /ADD IN LINK OBTAINED
1604 3003 DCA BIT3 /SET ERROR INDICATOR IF LINKS DIFFERENT
/CLEAR ERROR INDICATOR IF LINKS SAME

/*****
/LINKS AGREE, TEST THE AC CONTENTS
1605 1112 TAD BIT11 /GET EXPECTED AC CONTENTS
1606 7040 CMA
1607 7001 IAC /COMPLEMENT IT
1610 1101 TAD ACHAS /GET ACTUAL RESULTS
1611 7440 SEA /SAME?
1612 3003 DCA BIT3 /NO, SET ERROR INDICATOR

/*****
/AC CONTENTS OK, TEST MQ CONTENTS
1613 7521 SWP /MQ TO AC
1614 3006 DCA BIT8 /SAVE MQ
1615 1006 TAD BIT8
1616 7040 CMA
1617 7001 IAC /COMPLEMENT IT
1620 1102 TAD MQWAS /COMPARE TO ACTUAL RESULTS
1621 7440 SEA /SAME?
1622 3003 DCA BIT3 /NO, SET ERROR INDICATOR

/*****
/CHECK FOR SIMULATED INSTRUCTION AND ACTUAL INSTRUCTION TO BOTH HAVE
/ SKIPPED OR BOTH TO HAVE NOT SKIPPED
1623 1104 SKPCHK, TAD SKPPED /GET SKIP INDICATOR
1624 7010 RAR /AC 11 TO LINK
1625 7200 CLA
1626 7420 SNL /BOTH SKIP OR BOTH NOT SKIP?
1627 5243 JMP, SINERR /YES, BOTH SKIPPED OR BOTH DIDN'T
1630 1522 TAD I INSTR /FAILING INSTRUCTION TO AC.

//////////
1631 7402 HLT /THE INSTRUCTION IN THE AC SKIPPED WHEN EXECUTED, AND A
/SIMULATION OF THE SAME INSTRUCTION DID NOT, OR VICE VERSA.
/BARRING INTERMITTENT FAILURES, ROM D OR F IS FAULTY.
/DEPRESS CONTINUE FOR STATE OF AC, LINK, AND MQ WHEN THE
/INSTRUCTION WAS EXECUTED.

//////////
/GET DATA THAT WAS IN AC, MQ, AND LINK WHEN SKIP PROBLEM OCCURRED.
1632 7621 CAM
1633 1110 TAD MQDATA /GET MQ DATA

```



```

1634 7521 SMP /PUT IT IN MQ
1635 1111 TAD LKDATA /GET LINK DATA
1636 7010 RAR /LOAD LINK
1637 7200 CLA
1640 1107 TAD ACDATA /LOAD AC DATA
1641 7402 HLT /AC, LINK, AND MQ ARE AS THEY WERE WHEN INSTRUCTION WAS EXECUTED,
/DEPRESS CONTINUE TO EXECUTE FAILING INSTRUCTION OVER.
1642 5822 JMP I INSTTR /GO EXECUTE INSTRUCTION AGAIN
/TEST FOR ANY SIMULATION DATA ERRORS
1643 1003 SIMERR, TAD BITS /GET ERROR INDICATOR
1644 7450 SNA /ANY SIMULATION ERRORS?
1645 5271 JMP TESTPT /NO
/DISPLAY THE ERROR INFORMATION
1646 7200 DISERR, CLA /ERRORS EXIST
1647 1522 TAD I INSTTR /GET FAILING INSTRUCTION
1650 7402 HLT /OPERATE INSTRUCTION FAILED. FAILING INSTRUCTION
/IS IN THE AC. DEPRESS CONTINUE FOR EXPECTED DATA,
/BAHRRING INTERMITTENTS, ROM D OR F AT FAULT.
/GET EXPECTED DATA FOR AC, MQ, AND LINK
1651 7300 GETEXP, CLA CLL
1652 1007 TAD BIT7 /GET EXPECTED LINK
1653 7010 RAR
1654 1006 TAD BIT8
1655 7421 MQL /LOAD EXPECTED MQ
1656 1112 TAD BIT11 /LOAD EXPECTED AC
1657 7402 HLT /AC, MQ, AND LINK CONTAIN EXPECTED DATA
/DEPRESS CONTINUE FOR DATA FOUND
/GET DATA FOUND
1660 7300 GETFND, CLA CLL
1661 1103 TAD LKQAS
1662 7010 RAR
1663 7200 CLA
1664 1102 TAD MQQAS /LOAD MQ AS IT WAS FOUND
1665 7421 MQL /LOAD AC AS IT WAS FOUND
1666 1101 TAD ACQAS
1667 7402 HLT /AC, MQ, AND LINK ARE AS THEY WERE FOUND
/DEPRESS CONTINUE TO EXECUTE SAME INSTRUCTION OVER
/DO SAME INSTRUCTION OVER FOR ERROR
1670 5742 DDAGAN, JMP I NXTPTT /JMP TO NXTPAT
/SIMULATION AGREES WITH ACTUAL, SEE IF ALL DATA PATTERNS HAVE
/BEEN TRIED WITH THIS INSTRUCTION.
1671 2177 TESTPT, ISZ DATPAT /ALL PATTERNS TRIED?
1672 5314 JMP TRNXPT /NO, TRY NEXT PATTERN

```

```

1673 3107 DCA ACDATA
1674 7000 XOR14, NOP/JMS POINT
1675 3110 DCA MQDATA
1676 3111 DCA LKDATA
1677 1522 TAD I INSTTR /GET INSTRUCTION
1700 7010 RAR /BIT11 TO LINK
1701 7430 SEL /HAS INSTRUCTION BEEN TRIED WITH BIT11=1?
1702 5743 JMP I NXTONN /YES, DO NEXT INSTRUCTION (JMP TO NXTONE)
1703 2522 ISZ I INSTTR /UPDATE INSTRUCTION
1704 0051 AND K200 /MASK OUT MQ TYPE BIT
1705 7400 SNA /MQ TYPE?
1706 5744 JMP I TESAGG /NO, GO DO IT
1707 7200 CLA
1710 1522 TAD I INSTTR
1711 0070 AND K7721 /MASK OUT BITS NOT ALLOWED(EAE)
1712 3522 DCA I INSTTR
1713 5744 JMP I TESAGG /JMP TO TESAGN
/CREATE NEXT DATA SET UP
1714 7000 TRNXPT, NOP/JMS POINT
1715 1177 TAD DATPAT
1716 7010 RAR /AC BIT TO LINK
1717 7200 CLA
1720 1056 TAD K2525
1721 7420 SNL /AC TO BE SET?
1722 7200 CLA /NO
1723 3107 DCA ACDATA
1724 1177 TAD DATPAT
1725 7010 RTR
1726 7200 CLA
1727 1522 TAD I INSTTR
1730 7420 SNL /MQ TO BE SET?
1731 7200 CLA /NO
1732 3110 DCA MQDATA
1733 1177 TAD DATPAT
1734 7010 RTR
1735 7010 RAR
1736 7420 SNL /LINK TO BE SET?
1737 7200 CLA /NO
1740 3111 DCA LKDATA
1741 5742 JMP I NXTPTT /JMP TO NXTPAT
1742 1300 NXTPTT, NXTPAT
1743 1340 NXTONN, NXTONE
1744 1356 TESAGG, TESAGN
/TEST FOR I/O SIMULATOR
1745 7000 XOR29, NOP/JMS POINT
1746 1021 TAD 21 /GET HARDWARE DESIGNATOR
1747 0052 AND K400 /MASK OUT SIMULATOR BIT,
1750 7440 SNA /DO WE HAVE A SIMULATOR?
1751 5772 JMP I TSTCHX/CLA CLL FOR 1K /YES, DO PART 2
/TEST FOR HALT AT END OF PASS
1752 1021 LOPBAK, TAD 21 /NO
1753 7700 SNA CLA /FRONT PANEL AVAILABLE?

```

```

1754 5557 JMP ,43 /NO
1755 7404 DSR /YES, "OR" THE SWITCH REGISTER WITH AC
1756 7410 SKP
1757 1020 TAD 20 /NO, FRONT PANEL, USE 20 FOR SR
1760 0052 AND K400
1761 7640 SRA CLA /HALT ON PASS COMPLETE?
1762 7402 7402/HLT /YES, HALT,
1763 1021 TAD 21 /GET HARDWARE DESIGNATOR
1764 0050 AND K100
1765 7440 SRA /RUNNING ON XOR?
1766 5773 JMP I XORPNT/NOP FOR 1K /YES
1767 7000 XOR30, NOP/JMS POINT
1770 5771 JMP I STOVER /START OVER BUT SKIP INITIAL HALT
1771 0222 STOVER, TSOACL
1772 2200 TSTCHX, 2200
1773 4000 XORPNT, XORST
1777 1777 *1777
1777 0000 0 /USED FOR DATA BREAK
2200 *2200
/*****
/8A INSTRUCTION TEST, PART 2, TO BE RUN ONLY WITH THE 8/A I/O SIMULATOR
/MODULE, THIS SECTION COMPLETES TESTING OF THE 8/A CPU MODULE.
/*****
/NOTE: DURING ALL I/O TRANSFERS WITH THE 8/A I/O SIMULATOR, THE "CM"
/LINES ARE ASSERTED FROM TFS TIME OF THE 10T INSTRUCTION UNTIL TFS TIME
/OF THE FOLLOWING INSTRUCTION, IN ORDER TO TEST THE ADDRESSING OF ROM E,
/(I.E. "CM" LINES ASSERTED WITH NO I/O PAUSE, THIS CONDITION SHOULD CAUSE
/NO ENABLES TO BE OUTPUTTED FROM ROM E) AN IMPROPERLY BLASTED ROM E COULD
/CAUSE ANY OF THE ERROR HALTS IN THE SUCCEEDING SECTION, OR IN THE ROM E
/TESTS THAT FOLLOW LATER IN THE PROGRAM.
/*****
/CHECK FOR 8/A OR 8/E TYPE CPU
TSTF0E, NOP/JMS POINT
2200 7000 CLA
2201 7200 ION
2202 6001 TAD 21 /GET HARDWARE DESIGNATOR
2203 1021 AND K40 /MASK OUT 8/E BIT
2204 0046 SNA CLA /8/A?
2205 7650 TAD K410 /YES, MAKE A SKIP
2206 1353 TAD K7000 /NO, 8/E, MAKE A NOP
2207 1034 DCA TSDPNS /THIS ACTION PREVENTS TESTING "DEPOSIT
2210 3777 /NON-STOP" ON PDP-8/E'S
2211 1021 TAD 21
2212 0046 AND K40 /8/E?
2213 7640 SRA CLA /YES
2214 1034 TAD K7000 /THIS ACTION MAKES UP FOR A SMALL TIMING
2215 3776 DCA DF8E8A /DIFFERENCE IN THE HANDLING OF "USER MODE"
/BETWEEN 8/E'S AND 8/A'S.
/*****
/CHANGE POWER FAIL TO RETURN TO BEGINNING OF PART TWO IN THE EVENT
/OF A POWER FAILURE OCCURRING DURING PART TWO
2216 7240 CLA CMA
2217 3100 DCA PARTWO

```

```

/*****
/SET UP INTERRUPT SKIP CHAIN IF ON ACT-8/E LINE
ACTINT, TAD 22 /GET HARDWARE WORD 2
2221 7004 RAL /ACT-8/E BIT TO LINK
2222 7700 SNA CLA /ON ACT-8/E LINE?
2223 5236 JMP XOR27 /NO, SKIP THE RESTORE
2224 1375 TAD (6244 /YES, GET A RMP INSTRUCTION FOR SKIP CHAIN.
2225 3001 DCA 1
2226 1374 TAD (JMP SKPCHN
2227 3002 DCA 2
/*****
/TEST THAT A JMS IS NOT DECODED AS AN 10T, CAUSING "I/O PAUSE".
JMSYS3, TAD KJMPI4
2230 1354 DCA 5 /SET UP A RETURN FROM LOCATION 4
2231 3005 CLL CML /SET LINK
2232 7120 JMS 4 /THIS WILL CAUSE A RTF OPERATION
2233 4004 /IF "I/O PAUSE" IS ERRORNEOUSLY GENERATED,
/RETURN HERE IMMEDIATELY FROM LOCATION 4
2234 7440 SRA /AC STILL CLEAR?
2235 7402 HLT /NO, JMS TO LOCATION 4 SET THE AC,
/*****
/TEST FOR AC OUTPUTTED WHEN ALL C LINES=H (ROM E, ADDRESS 27)
XOR27, NOP/JMS POINT
TSTCHI, CLRAL
2237 6145 CLL CLA CMA /AC TO 7777
2240 7340 STROB /10T WITH C0,C1,C2=H
2241 6142 SNA CLA /ENSURE AC IS STILL SET
2242 7650 HLT /AC WAS CLEARED WHEN C0,C1,C2=H
2243 7402 READA /READ BACK THE OUTPUT DATA, AC TO 7777
2244 6141 CMA /AC TO 0000, DROPPED BITS NOW APPEAR AS 1'S
2245 7040 SRA /ANY BITS DROPT?
2246 7440 HLT
/*****
/A HALT AT THE FOLLOWING LOCATION CAN BE CAUSED BY SETTING THE I/O SIMULATOR
/BIT IN LOCATION 21, WHEN NO I/O SIMULATOR IS ON THE OMBIBUS, SEE SECTION
/4.2.1 FOR PROPER INITIALIZATION PROCEDURE
2247 7402 HLT /YES, BITS NOT OUTPUTTED/INPUTTED ARE
/NOT SET IN THE AC.
/*****
/TEST FOR OUTPUT AC AND CLEAR AC WHEN C0=L, C1=H, & C2=H (ROM E ADD 26)
XOR32, NOP/JMS POINT
TSTCLB, CLRAL
2250 7000 CLA CMA /CLEAR SIMULATOR
2251 6145 LOADA
2252 7240 SRA /WAS AC CLEARED?
2253 6146 HLT /NO, C0=L C1&C2=H DID NOT CLEAR AC
2254 7440 READA /GET OUTPUTTED DATA
2255 7402 CMA /AC TO 0000, ANY BITS DROPPED ARE NOW SET
2256 6141 SRA /ANY BITS DROPT?
2257 7040 HLT /YES, BITS NOT INPUTTED/OUTPUTTED IN AC
/*****
/TEST FOR "OR" INPUT TO AC WHEN C0&C2=H AND C1=L (ROM E ADDRESS 25)
XOR46, NOP/JMS POINT
TSTCLC, CLRAL
2262 7000 TAD K2000 /Q1=LQW
2263 6145 LOADB
2264 1025
2265 6147

```



```

2266 1056      TAD      K2525
2267 6146      LOADA
2270 1864      TAD      K5252      /REGISTER A TO 2525
2271 6142      STROB
2272 7040      CMA
2273 7440      SEA
2274 7402      HLT
/*****
/TEST FOR JAM INPUT WHEN C08C1=L AND Q2=H (ROM E ADDRESS 24)
XOR47, NOP/JMS POINT
YSTCLD, CLRAL      /CLEAR SIMULATOR
TAD      K2525      /AC TO 2525
TAD      K6000
LOADB
TAD      K5252      /C08C1=LOW
TAD      K5252      /AC TO 2525
STROB
TAD      K5253      /AC TO 2525
SNA
JMP      XOR31      /JAM INPUT DONE CORRECTLY?
HLT
/YES, BITS SET IN AC DID NOT "OR" INPUT
/NO, JAM INPUT FAILED.

2311 7402      IOFHLT, HLT
/IOF FAILED TO DISABLE INTERRUPT. SEE BELOW.
/TEST REMAINDER OF ROM J AND ASSOCIATED CIRCUITRY
XOR31, NOP/JMS POINT
CLRAL      /CLEAR SIMULATOR
TAD      (IOFHLT    /SET UP INTERRUPT RETURN
DCA      7
TAD      (JMP I 7   /TO IOFHLT
IOF
TAD      CHNCON     /SET UP SKIP CHAIN FOR RETURNS
DCA      K200
TAD      K200
/TURN OFF INTERRUPT
LOADA
CNTENA
/CAUSE AN INTERRUPT

2324 6003      /TEST SRQ TO SKIP ON INTERRUPT REQUEST
TSTSRG, SRQ
HLT
/SKIP ON INTERRUPT REQUEST
/SRQ DID NOT SKIP, OR SIMULATOR DID NOT
/CAUSE AN INTERRUPT

2326 6004      /TEST GTF TO SAVE INTERRUPT LINE
GTFSS, GTF
AND      K1000     /GET FLAGS
SNA CLA
/*****
/SET UP INTERRUPT REQUEST
/TO IOFHLT
/SET UP SKIP CHAIN FOR RETURNS
/TURN OFF INTERRUPT
/CAUSE AN INTERRUPT
/TEST SRQ TO SKIP ON INTERRUPT REQUEST
/SKIP ON INTERRUPT REQUEST
/SRQ DID NOT SKIP, OR SIMULATOR DID NOT
/CAUSE AN INTERRUPT

2333 6145      /TEST GTF TO SAVE INTERRUPT LINE
GTFSS, GTF
AND      K1000     /GET FLAGS
SNA CLA
/*****
/SET UP INTERRUPT REQUEST
/TO IOFHLT
/SET UP SKIP CHAIN FOR RETURNS
/TURN OFF INTERRUPT
/CAUSE AN INTERRUPT
/TEST SRQ TO SKIP ON INTERRUPT REQUEST
/SKIP ON INTERRUPT REQUEST
/SRQ DID NOT SKIP, OR SIMULATOR DID NOT
/CAUSE AN INTERRUPT

2333 6145      XOR33, NOP/JMS POINT
TSTSET, CLRAL
IOV
TAD      (FSETER
DCA      7
TAD      K200
/*****
/TEST FOR INTERRUPT TO OCCUR ONLY WHEN "PSET LOW"
TSTSET, CLRAL
IOV
TAD      (FSETER
DCA      7
TAD      K200

```

```

2340 6146      LOADA
2341 6140      CNTENA
2342 1513      TAD I POINTR
2343 7402      HLT
2344 1343      FSETER, TAD      ,=1
2345 3036      DCA      CHNCON
2346 1074      TAD      SAVAC
2347 1064      TAD      K5252
2350 7440      SEA
2351 7402      HLT
/*****
/CAUSE AN INTERRUPT
/INTERRUPT AFTER EXECUTE, AC TO 2526
/WE SHOULD HAVE INTERRUPTED

2352 5770      JMP      XOR34
2353 0410      K410, D410
2354 5404      KJMP14, JMP I 4
2355 6000      K6000, 6000

2370 2400
2371 2344
2372 5407
2373 2311
2374 5023
2375 6244
2376 2451
2377 3350
2400 2400      PAGE

/*****
/TEST OPERATION OF INTERRUPT DELAY
XOR34, NOP/JMS POINT
TSTINT, TAD      (DLYHLT
DCA      7
/SET UP INTERRUPT RETURN
TAD      (JMP I 7
DCA      CHNCON
TAD      K200
/CAUSE INTERRUPT PULSE
LOADA
CNTENA
IOV
/INTERRUPT AFTER EXECUTE, AC TO 2526
/WE SHOULD HAVE INTERRUPTED

2406 6146      /CAUSE INTERRUPT PULSE
2407 6140      CNTENA
2410 6001      IOV
2411 6002      IOF
2412 7410      SKP
2413 7402      DLYHLT, HLT
/INTERRUPT DELAY NOT WORKING

/*****
/TEST OPERATION OF INTERRUPT
XOR35, NOP/JMS POINT
TSTINT, CLRAL
IOV
TAD      (TSTPCI
DCA      7
/SET UP INTERRUPT RETURN
TAD      K200
LOADA
CNTENA
/CAUSE INTERRUPT
AND      101
INTADD, HLT
/SHOULD INTERRUPT AT THE END OF THIS INSTRUCTION
/INTERRUPT FAILED

```

```

/TEST THAT INTERRUPT STORED CORRECT PC
2426 1225 TSTPCI, TAD 1,=1
2427 3036 DCA CHNCON /SET UP FOR UNEXPECTED INTERRUPT
2430 6061 ION
2431 1374 TAD (-INTADD
2432 1000 TAD 0
2433 7440 SEA
2434 7402 HLT /INTERRUPT DID NOT STORE CORRECT PC
/*****
/TEST THAT USER MODE DISABLES A HLT INSTRUCTION
2439 7000 XOR36, NOP/JMS POINT
2436 6145 CLRAL
2437 1050 TAD K100
2440 6146 LOADA /CAUSE A PULSE ON USER MODE
2441 6140 CNTENA
2442 7602 7002/HLT CLA /ONLY HALTS IF USER MODE FAILS TO DISABLE
/*****
/TEST THAT USER MODE DISABLES AN IOT INSTRUCTION
/THIS TEST DIFFERS SLIGHTLY IN TIMING BETWEEN 8/A AND 8/E TYPE PROCESSORS
2443 7000 XOR37, NOP/JMS POINT
2444 6145 CLRAL
2445 1050 TAD K100 /USER MODE PULSE BIT
2446 7001 IAC /3 CYCLE DELAY
2447 6146 LOADA
2448 6140 CNTENA
2449 0000 DFBE8A, AND 0/NOP /((NOP FOR PDP-8/E), THE INSTRUCTION DIFFERENCES EXIST
/FOR THE FOLLOWING REASON: THE SIMULATOR PULLS THE USER MODE LINE
/ON THE THIRD TP1 AFTER THE CNTENA INSTRUCTION. THE USER MODE
/LINE WILL REMAIN LOW UNTIL THE FOLLOWING TP1 PULSE. FOR PDP-8/A'S
/THE STATE OF THE USER MODE LINE IS GATED TO A F/F AT TP1 TIME
/AND THE F/F IS USED TO DISABLE I/O PAUSE AT TP3 TIME. PDP-8/E'S
/USE THE USER MODE DIRECTLY AT TP3 TIME TO DISABLE I/O PAUSE.
/HEREFORE IN THE PROGRAM, ALTHOUGH THE USER MODE LINE GOES LOW
/AT TP1 TIME OF THE NOP AT DFBE8A+1, IT DOES NOT ARRIVE AT THE
/8/A CPU IN TIME TO SET THE F/F WHICH CHECKS THE USER MODE LINE
/AT TP1 TIME, SO I/O PAUSE IS NOT DISABLED DURING THE NOP.
/AT THE NEXT TP1 TIME, USER MODE REMAINS LOW LONG ENOUGH TO
/SET THE F/F, THEREFORE I/O PAUSE IS DISABLED FOR THE READA INSTRUCTION.
/FOR PDP-8/E'S, THE "AND 0"(USES FETCH & EXECUTE), IS CHANGED
/TO A "NOP"(USES FETCH ONLY), THIS ELIMINATES ONE MAJOR STATE BETWEEN
/THE "CNTENA" AND THE "READA", SINCE IN EFFECT THE PDP-8/E SEES
/THE USER MODE LINE ONE MAJOR STATE EARLIER THAN THE 8/A IN THIS
/PARTICULAR INSTANCE.
2452 7000 NOP
2453 6141 READA /WON'T READ IF USER MODE DISABLES I/O PAUSE
2454 7640 SEA CLA
/*****
/THE FOLLOWING HALT CAN BE CAUSED BY SETTING BIT 6 IN LOCATION 21 TO
/SPECIFY AN 8/E TYPE CPU WHEN THE TEST IS ACTUALLY RUNNING ON A PDP-8/A.
/OR VICE VERSA,
2459 7402 HLT /USER MODE DID NOT DISABLE I/O PAUSE
/*****
/TEST SKIP LINE TO CPU BOARD AND OVERFLOW LINE FROM CPU BOARD, AND "LINK LOAD" LINE

```

```

2456 7000 XOR38, NOP/JMS POINT
2457 7360 CLA GMA CLL CML /AC TO 7777 LINK TO 1
2460 3112 DCA TESLOC /SET UP FOR ISE SKIP
2461 6145 CLRAL /CLEAR SIMULATOR
2462 2112 ISE TESLOC /ISE SKIPS AND PUTS OVERFLOW LOW ON BUS
2463 7402 HLT /ISE DID NOT SKIP
2464 6144 SKPOFV /SKIP ON OVERFLOW
2465 7402 HLT /SKIP LINE FROM DM41BUS STUCK HIGH
/OR OVERFLOW LINE TO BUS STUCK HIGH
2466 7430 SEL /DID LINK LOAD FROM "CLRAL" INSTRUCTION CLEAR LINK?
2467 7402 HLT /NO, LINK LOAD FAILED TO CLEAR LINK
/*****
/TEST ROM H ADDRESS 04, BY EXECUTING AN IOT WITH MDS SET, CHECK TO INSURE
/OP1, OP2, OR OPS NOT BEING DECODED, AND THAT NEITHER EXECUTE NOR DEFER
/IS BEING DONE,
2470 7000 XOR40, NOP/JMS POINT
2471 7300 ROMH04, CLA CLL
2472 1224 TAD K101
2473 6146 LOADA /PULSE TO USER MODE AFTER 3 CYCLE DELAY
2474 6140 CNTENA
2475 7240 CLA GMA
2476 6770 6770
2477 7402 7402/HLT
/AC TO 7777
/IOT WITH BITS SET, ASSUMED NO DEVICE USES THIS IOT
/IF IOT WORKS CORRECTLY, USER PULSE WILL
/ARRIVE DURING THIS HLT AND PREVENT MACHINE FROM
/STOPPING. IF HALT OCCURS, ASSUMED THAT ROM H
/ADDRESS 04 IS TRANSLATING FOR A DEFER OR
/EXECUTE FOR IOT'S WITH BITS SET. (OR SIMULATOR
/MAY NOT BE PULSING USER MODE LINE)
/AC STILL SET?
/NO, ROM H ADDRESS 04 PROBABLY TRANSLATED
/AN IOT WITH BIT 3 SET AS AN OPERATE.
/OR DEVICE ON SYSTEM USES 6770 IOT.
/*****
/TEST THAT OVERFLOW F/F DOES NOT SET SKIP WHEN NOT DOING AN ISE.
2502 7000 XOR39, NOP/JMS POINT
2503 7340 I21TTS, CLA CLL CMA /AC TO 7777
2504 3010 DCA 10 /SET AUTO-INDEX LOCATION TO 7777
2505 1376 TAD (JMP I 7 /SET UP INTERRUPT RETURN
2506 3036 DCA CHNCON
2507 1373 TAD (PCTST2
2510 3007 OCA 7 /SET RETURN FROM INTERRUPT
2511 1051 TAD K200 /INTERRUPT BIT
2512 6146 LOADA /INTERRUPT
2513 6140 CNTENA
2514 5410 JMP I 10 /0010=7777 SO WE AUTO-INDEX AND JUMP TO 0000, BUT
/INTERRUPT COMES UP AT TP1 OF FETCH
/AND IS HONORED AFTER DEFER MAJOR STATE
/DID NOT INTERRUPT
/GET INTERRUPTED PC(SHOULD BE 0000)
/DID WE END UP AT LOCATION 0000 AFTER JUMP?
/NO, IF AC=0001 THE OVERFLOW F/F PROBABLY
/SET THE SKIP F/F DURING DEFER OF JMP I (AUTO-INDEX)
/*****
/TEST INTERRUPT TO NOT INTERFERE WITH A NON-SKIPPING ISE
2521 1372 TAD (JMP I 0

```



```

2522 3036 DCA CHNCON
2523 3003 DCA BITS
2524 6001 ION
2525 1051 TAO K200
2526 6146 LOADA
2527 6140 CNTENA
2530 2003 ISE BITS /INTERRUPT NEXT CYCLE
2531 7410 RETURN, SKP /SHOULD NOT SKIP
2532 7402 HLT000, HLT /INTERRUPTED, RETURNED, AND DID NOT SKIP,
2533 1332 TAO HLT000 /INTERRUPT CAUSED ISE TO SKIP
2534 3036 DCA CHNCON /MAKE HLT FOR UNEXPECTED INTERRUPT
2535 6001 ION

/*****
/TEST INDICATE LOGIC, FIRST MAKE IND1=2 LOW AND TEST FOR AC TO BUS
XOR40, NOP/JMS POINT
TSINDL, CLRAL /CLEAR SIMULATOR
TAO K2025 /AC TO 2525
MQL K446 /MO TO 2525, AC TO 0000
TAO K446 /IND1=2 LOW AC TO BUS
LOADB
CNTENA /ENABLE IND 1&2 TO BUS
TAO K5253 /AC TO 5253, AC ON BUS DURING TS1
READA /READ REGISTER A, AC REMAINS 5253
TAO K2525 /AC TO 0000
SEA
HLT /IND1=2 LOW DID NOT GATE AC TO BUS DURING TS1

/*****
/TEST THAT MO GATES TO BUS DURING TS1 WHEN IND1=H1, IND2=L0
XOR41, NOP/JMS POINT
TSINOB, CLRAL
TAO K2525 /MO TO 2525
MQL K444 /IND1=H IND2=L
TAO K5252 /ENABLE IND 1&2 (MO WILL BE ON BUS DURING TS1)
READA /AC TO 2525
TAO K5253 /AC TO 0000
SEA /WAS MO ON BUS AT TS1?

/*****
/A HALT AT THE NEXT LOCATION CAN BE CAUSED BY HAVING THE FRONT PANEL "INDICATE" SWITCH
/IN SOME POSITION OTHER THAN THE "MD", "STATUS", OR "STATE" POSITIONS. SEE
/SECTION 3, PART D.
2565 7402 HLT /NO, IND1=H1, IND2=LOW DID NOT PUT MO TO BUS
2566 5771 JMP TSINDC
2567 0444 K444, 0444
2570 0446 K446, 0446
2571 2600
2572 5400
2573 2516
2574 5353
2575 2426
2576 5407
2577 2413
2600 PAGE

```

```

/*****
/TEST THAT IND1=H1, IND2=H1 PUTS STATUS ON BUS DURING TS1
/SINCE STATUS TO BUS IS A FUNCTION OF ROM J, THIS TEST MUST BE DONE
/8 TIMES WITH A DIFFERENT OCTAL DIGIT IN MO BITS 9 THRU 11 EACH TIME
/TO COVER ALL THE ADDRESSES USED IN ROM J TO PERFORM THIS FUNCTION
2600 3112 TSINDC, DCA TESLOC
2601 1071 TAO K7770 /=8
2602 3003 DCA BITS
2603 7000 XOR42, NOP/JMS POINT
2604 6145 CLRAL /CLEAR SIMULATOR
2605 7120 CLL CML /SET LINK FOR STATUS INDICATION
2606 1304 TAO K440
2607 6147 LOADB
2610 6140 CNTENA /ENABLE IND OUTPUTS TO BUS
2611 1112 TAO TESLOC /TO GET DIFFERENT BITS IN MO9 THRU 11
2612 6141 READA /AC SHOULD BE 42XX
2613 0067 AND K7700 /MASK OUT IF + DF
2614 1305 TAO K4200
2615 7440 SEA

/*****
/A HALT AT THE FOLLOWING LOCATION CAN BE CAUSED BY HAVING THE FRONT PANEL
/"INDICATE" SWITCH IN SOME POSITION OTHER THAN THE "MD", "STATUS", OR
/"STATE" POSITION, SEE SECTION 3, PART D.
2616 7402 HLT /DON'T GET STATUS TO BUS WHEN IND1=2 H1
/IF (TESLOC) = 0000 THEN SUSPECTED FAILURE
/IN INDICATE LOGIC, IF (TESLOC) = NON-ZERO
/THEN SUSPECTED ROM J FAILURE

2617 7000 XOR43, NOP/JMS POINT
2620 2112 ISE TESLOC /FOR NEXT COMBO OF MO9 THRU 11
2621 2003 ISE BITS /ALL COMBINATIONS TRIED? (0)
2622 5203 JMP XOR42 /NO

/*****
/TEST THAT AC, MO, OR STATUS IS NOT ON DATA BUS DURING TS1 WHEN IND1=L0, IND2=H1
XOR44, NOP/JMS POINT
TSINDD, TAO K442
LOADB /IND1=LOW IND2=H1
TAO K2525 /MO TO 2525
MQL /AC TO 7777
CLA CMA
CNTENA /AC TO 0000
READA
SEA
HLT /AC, MO, OR STATUS ON BUS WHEN IND1=LOW IND2=H1
2635 7000 XOR45, NOP/JMS POINT

/*****
/CONTINUED TEST OF ROM E
/TEST FOR INPUT, DATA ADDED TO PC WHEN C0=H, C1=H, C2=L (ROM E ADDRESS 23)
TSTCLE, XRC1 /DISABLE XOR INTERRUPTS
CLRAL /CLEAR SIMULATOR
TAO (BACKAD
DCA 7 /SET UP INTERRUPT RETURN
TAO (JMP I 7
DCA CHNCON

```

```

2644 1131 TAO K1000
2645 6147 LOADB /C0&C1=H C2=L
2646 1091 TAO K200 /INTERRUPT, 1 CYCLE DELAY
2647 6146 LOADA
2650 6140 CNTENA /INTERRUPT AFTER THIS INSTRUCTION
2651 6142 STROB /DID NOT INTERRUPT OR ADD TO PC
2652 7402 HLT /GET INTERRUPTED AC
2653 1074 BACKAD, TAO SAVAC /STILL ZERO?
2654 7440 SEA /NO, AC WAS CHANGED.
2655 7402 HLT
2656 1255 TAO ,=1
2657 3036 DCA CHNCON /SET UP FOR UNEXPECTED INTERRUPT
2660 1000 TAO 0 /GET INTERRUPTED PC
2661 6001 ION
2662 1375 TAO (=BACKAD=200+1 /WAS PC CORRECT?
2663 7440 SEA /NO, C0&1=L AND C2=H DID NOT ADD TO PC
2664 7402 HLT
/*****
/A FAILURE IN THE TEST ABOVE OR THE TEST BELOW COULD BE DUE TO A PROBLEM
/IN THE "NOT LAST XFER" OR "I/O STALL" LOGIC. THESE TWO ROUTINES ARE THE
/ONLY ONES IN THE PROGRAM THAT CAUSE THE SIMULATOR TO ASSERT "NOT LAST XFER",
/WHICH IN TURN ASSERTS I/O STALL IN THE CPU.
/*****
/TEST FOR INPUT, DATA ADDED TO PC WHEN C0&2=L AND C1=H (ROM E ADDRESS 22)
XOR49, NOP/JMS POINT
TSTCLF, CLRAL /CLEAR SIMULATOR
2665 7000 TAO (BAKADB
2666 6145 DCA 7
2667 1374 TAO K5000
2670 3007 DCA
2671 1303 TAO K5000 /C0&C2=L C1=H
2672 6147 LOADB
2673 1376 TAO (JMP I 7
2674 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
2675 1051 TAO K200 /INTERRUPT, 1 CYCLE DELAY
2676 6146 LOADA
2677 6140 CNTENA /GATE C LINES, INTERRUPT AFTER THIS INSTRUCTION
2700 6142 STROB /DID NOT ADD TO PC OR INTERRUPT
2701 7402 HLT
2702 0442 K442, 0442
2703 5000 K5000, 5000
2704 0440 K440, 0440
2705 3600 M4200, 3600
2706 1074 BAKADB, TAO SAVAC
2707 7440 SEA
2710 7402 HLT /AC WAS AFFECTED BY C0&2=L C1=H
2711 1310 TAO ,=1
2712 3036 DCA CHNCON /GET INTERRUPTED PC
2713 1000 TAO 0
2714 6001 ION
2715 1373 TAO (=K442=200+1 /WAS PC CORRECT?
2716 7440 SEA /NO, C0&2=L C1=H DID NOT ADD TO PC
2717 7402 HLT
/*****
/TEST FOR INPUT TO PC WHEN C0=H C1&2=L (ROM E ADDRESS 21)
XOR50, NOP/JMS POINT
TSTCLG, XRSI /ENABLE XOR INTERRUPTS
2720 7000
2721 6174

```

```

2722 6145 CLRAL
2723 1372 TAO (BAKADC
2724 3007 DCA 7 /SET UP INTERRUPT RETURN
2725 1336 TAO K3000
2726 6147 LOADB /C0=H C1&C2=L
2727 1376 TAO (JMP I 7
2730 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
2731 1091 TAO K200
2732 6146 LOADA /INTERRUPT, 1 CYCLE DELAY
2733 6140 CNTENA
2734 6142 STROB /GATE C LINES, INTERRUPT AFTER INSTRUCTION
2735 7402 HLT /DID NOT INTERRUPT OR LOAD PC
2736 3000 K3000, 3000
2737 1074 BAKADC, TAO SAVAC /GET INTERRUPTED AC
2740 7440 SEA /STILL 0000?
2741 7402 HLT /NO, AC WAS CHANGED WHEN C0=H C1&2=L
2742 1341 TAO ,=1
2743 3036 DCA CHNCON /SET UP FOR UNEXPECTED INTERRUPT
2744 1000 TAO 0 /GET INTERRUPTED PC
2745 6001 ION
2746 1366 TAO M200 / 7000
2747 7440 SEA /PC CORRECT?
2750 7402 HLT /NO, C0=H C1&2=L DID NOT LOAD PC
/*****
/TEST FOR INPUT TO PC WHEN C0,C1, & C2 = L (ROM E ADDRESS 20)
XOR51, NOP/JMS POINT
TSTCLH, CLRAL /CLEAR SIMULATOR
2751 7000 TAO (BAKADD
2752 6145 DCA 7 /SET UP INTERRUPT RETURN
2753 1371 TAO K7000
2754 3007 DCA
2755 1034 TAO K7000 /C0,C1,&C2=L
2756 6147 LOADB
2757 1376 TAO (JMP I 7
2760 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
2761 1051 TAO K200 /INTERRUPT, 3 CYCLE DELAY
2762 6146 LOADA
2763 6140 CNTENA /GATE C LINES, INTERRUPT AFTER THIS INSTRUCTION
2764 6142 STROB /DID NOT INTERRUPT OR INPUT TO PC
2765 7402 HLT
2766 7600 M200, 7600
2771 3000
2772 2737
2773 4677
2774 2706
2775 4726
2776 9407
2777 2653
3000 PAGE
3000 1074 BAKADD, TAO SAVAC /GET INTERRUPTED AC
3001 7440 SEA /STILL 0000?
3002 7402 HLT /NO, AC WAS LOADED WHEN ALL C LINES WERE LOW
3003 1202 TAO ,=1
3004 3036 DCA CHNCON /SET UP FOR UNEXPECTED INTERRUPT
3005 1000 TAO 0

```



```

3006 6001      JON
3007 1777      TAJ      W200      / 7600
3010 7440      SZA      /WAS PC CORRECT?
3011 7402      HLT      /NO, 00,1,4,2 LOW DID NOT INPUT TO PC
/*****
/TEST ROM B, ADDRESS 15 BY INTERRUPTING AT THE END OF A DEFER
XOR92, NOP/JMS POINT
ROMB19, CLRAL
3012 7000
3013 6145
3014 1376      TAJ      (ROBRET
3015 3007      DCA      7      /CLEAR SIMULATOR
3016 1375      TAJ      (JMP I 7      /SET UP INTERRUPT RETURN
3017 3036      DCA      CHNCON      /SET UP FOR EXPECTED INTERRUPT
3020 1227      TAO      K201
3021 6146      LOADA
3022 6140      CNTENA      /INTERUPT, 3 CYCLE DELAY
3023 7300      CLA GLL
3024 5774      JMP I (-,+1
3025 7402      ROBHLT, HLT      /INTERRUPT AFTER DEFER
3026 7402      HLT      /DID NOT INTERRUPT
3027 0201      K201, 0201      /DID NOT INTERRUPT, BUT CARRY IN ENABLED
3030 1226      ROBRET, TAJ      ,=2
3031 3036      DCA      CHNCON      /SET UP FOR UNEXPECTED INTERRUPT
3032 1000      TAJ      0      /GET INTERRUPTED PC
3033 6001      JON
3034 1373      TAJ      (-ROBHLT
3035 7440      SZA      /WAS PC CORRECT?
3036 7402      HLT      /NO, INTERRUPT AFTER DEFER DID NOT STORE CORRECT PC
/*****
/TEST "ROM ADD L" TO DISABLE STORING PC FOR A JMS AND DISABLE MA+1 TO PC.
XOR93, NOP/JMS POINT
TSR08A, CLRAL
3037 7000
3040 6145
3041 1372      TAO      (DRETU
3042 3007      DCA      7      /CLEAR SIMULATOR
3043 1375      TAJ      (JMP I 7      /SET UP INTERRUPT RETURN
3044 3036      DCA      CHNCON      /SET UP FOR EXPECTED INTERRUPT
3045 1225      TAJ      ROBHLT
3046 3254      DCA      ROMCLR      /SET UP INDICATOR
3047 1357      TAJ      K221
3050 6146      LOADA
3051 6140      CNTENA      /CAUSE PULSE ON ROM ADD L, 3 CYCLE DELAY, 8 INT
3052 7000      NOP
3053 4254      JMS      ,+1      /PULSE ON ROM ADD L SHOULD ARRIVE DURING
/EXECUTE AND DISABLE STORING PC AND DISABLE
/MA+1 TO PC. IN CORE MACHINES NEXT LOCATION IS CLEARED SINCE
/ROM ADD L ARRIVES AND PREVENTS RESTORING MEMORY
3054 7402      ROMCLR, HLT
3055 7402      HLT
3056 1225      DRETU, TAJ      ROBHLT      /DID NOT INTERRUPT AFTER EXECUTE OF JMS
3057 3036      DCA      CHNCON
3060 1000      TAJ      0      /SET UP FOR UNEXPECTED INTERRUPT
3061 6001      JON      /GET INTERRUPTED PC
3062 1371      TAJ      (-ROMCLR
3063 7440      SZA
3064 7402      HLT      /DID ROM ADD L DISABLE MA+1 TO PC?
/NO, ROM ADD L DID NOT DISABLE MA+1 TO PC
/*****

```

```

/TEST BREAK FROM MEMORY AND BREAK BACK INTO MEMORY - (USES ROMA ADDRESSES 30 THRU 37)
/AND ROM B ADDRESS 3)
XOR94, NOP/JMS POINT
DBOUT, CLRAL
3065 7000
3066 6145
3067 1000      TAJ      K100
3070 6147      LOADB      /BREAK OUT
3071 7240      CLA CMA      /AC TO 7777
3072 6201      CDF 00      /IN CASE PROGRAM IS RUNNING IN EXT MEMORY
3073 3454      DCA I K1777      /7777 TO 7777, AC TO 0000
3074 6143      SETBK      /SET BREAK REQUEST
3075 6140      CNTENA
3076 7000      NOP
3077 6141      READA
3080 7240      CMA      /AC TO 0000 ANY BITS DROPPED FROM DB ARE SET
3081 7440      SZA      /ANY BITS DROP DURING DB?
3082 7402      HLT      /YES, DB OUT DID NOT WORK. ANY BIT SET IN
/AC IS A BIT DROPPED ON A DB OUT OF MEMORY.
/*****
/TEST BREAK INTO MEMORY (ADDRESS 1777)
TSBKTO, DCA I K1777
3083 3454
3084 6147      LOADB      /CLEAR 1777
3085 6143      SETBK      /BREAK IN
3086 6140      CNTENA      /BREAK IN OCCURS END OF NEXT CYCLE
3087 7000      NOP
3088 1454      TAJ I K1777      /AC TO 7777 IF BREAK IN AND OUT BOTH WORKED
3089 7040      CMA      /AC TO 0000. DROPPED BITS APPEAR AS 1'S
3090 7440      SZA      /ANY BITS DROPPED DURING DATA BREAK?
3091 7402      HLT      /YES, BREAK OUT OR BREAK IN FAILED COMPLETELY
/OR DROPPED BITS, BITS NOT TRANSFERRED ARE
/NOT SET IN AC
/*****
/TEST DATA BREAK ADD TO MEMORY
TSBKAD, TAJ      K200
3094 1051
3095 6147      LOADB
3096 1064      TAJ      K5252
3097 3454      DCA I K1777      /SET 1777 TO 5252
3098 6143      SETBK      /SET BREAK REQUEST
3099 6140      CNTENA      /BREAK IN AND ADD TO 1777 NEXT CYCLE
3100 7000      NOP      /1777 TO 5251 DURING DATA BREAK
3101 1454      TAJ I K1777      /AC TO 5251
3102 1300      TAJ      K2527      /AC TO 0000
3103 7440      SZA      /DID ADD TO MEMORY BREAK WORK?
3104 7402      HLT      /NO, DATA BREAK ADD TO MEMORY DID NOT FUNCTION,
/ROM A ADDRESSES 30 THRU 33 ARE SUSPECT
/*****
/TEST BREAK OUT OF ADDRESS 0017
XOR95, NOP/JMS POINT
BKFL0N, CLRAL
3107 7000
3108 6145
3109 1056      TAJ      K2525      /AC TO 2525
3110 3761      DCA I K17      /0017 TO 2525 (DF=0)
3111 7307      CLA GLL IAC RTL      /+4
3112 6146      LOADA      /BREAK FORM LOW ADDRESS (0017)
3113 1050      TAJ      K100
3114 6147      LOADB
3115 6143      SETBK      /BREAK OUT OF MEMORY

```

```

3140 6140 CNTENA
3141 7000 NOP
3142 6141 READA /BREAK AFTER NOP, 2925 TO SIMULATOR
3143 1845 TAD K9253 /AC TO 2525
3144 7440 SEA /BREAK FROM LOW ADDRESS WORK?
3145 7402 HLT /NO, BREAK OUT OF ADDRESS 0017 FAILED, CPMA
/BIT MAY NOT BE GOING TO ITS HIGH IMPEDENCE STATE.
/*****
/TEST BREAK INTO 0017
3146 6147 BKIN17, LOADB /BREAK IN
3147 3761 DCA I K17 /CLEAR 00017
3150 6143 SETBK
3151 6140 CNTENA /BREAK AFTER THIS INSTRUCTION
3152 7240 CLA CMA /AC TO 0000
3153 7040 CMA /DATA BREAK AFFECT AC1
3154 7440 SEA /YES, DATA BREAK AFFECTED AC,
3155 7402 HLT
3156 5770 JMP BKINTO
3157 0221 K221, 0221
3160 2527 K2527, 2527
3161 0017 K17, 0017
3170 3200
3171 4724
3172 3056
3173 4753
3174 3025
3175 5407
3176 3030
3177 2766
3200 PAGE
3201 1773 BKINTO, TAD I K17B /AC TO 2525
3202 1065 TAD K9253 /AC TO 0000
3203 7440 SEA /BREAK INTO 0017 CORRECTLY
3204 7402 HLT /NO, BREAK INTO 0017 FAILED.
/*****
/CAUSE AN ASYNCHRONOUS DATA BREAK
3205 7000 XOR56, NOP/JMS POINT
3206 6145 ASYNCB, CLRAL
3207 1092 TAD K400 /ASYNC DATA BREAK
3210 6146 LOADA /AC TO 7777
3211 7240 CLA CMA /1777 TO 7777
3212 3454 DCA I K1777
3213 6143 SETBK /BREAK WITHIN 14 USEC.
3214 6140 CNTENA /-3
3215 7346 CLA CMA CLL RTL
3216 3112 DCA TESLOC
3217 2112 ISZ TESLOC
3218 5216 JMP ,-1 /TIME WASTER, DB OCCURS DURING THIS WAIT.
3219 1454 TAD I K1777 /AC TO 0000
3220 7440 SEA /BREAK OCCUR CORRECTLY?
3221 7402 HLT /NO, ASYNC DATA BREAK DID NOT CLEAR 1777
/*****
/TEST FOR PROPER OPERATION OF 5 BREAKS IN A ROW
3223 7000 XOR57, NOP/JMS POINT
3224 6145 TS5BRK, CLRAL

```

```

3225 1090 TAD K100
3226 6147 LOADB
3227 1056 TAD K2525
3230 3454 DCA I K1777 /(1777) TO 2525
3231 6143 SETBK
3232 6140 CNTENA /(1777) TO SIMULATOR
3233 7000 NOP
3234 1043 TAD K4 /LOW ADDRESS FOR DB
3235 6146 LOADA
3236 1041 TAD K1 /5 BREAKS
3237 6147 LOADB
3240 1371 TAD H5B
3241 3112 DCA TESLOC /SET UP LOOP OF 5
3242 1271 TAD K12
3243 3010 DCA I 10 /POINTER FOR ADDRESS 13
3244 3410 DCA I 10 /CLEAR 13 THRU 17
3245 2112 ISZ TESLOC /ALL 5 CLEARED?
3246 5244 JMP ,-2 /NO
3247 6143 SETBK
3250 6140 CNTENA
3251 7000 NOP /13 THRU 17 TO 2525
3252 1271 TAD K12
3253 3010 DCA I 10
3254 1371 TAD H5B
3255 3112 DCA TESLOC
3256 1410 SOMMOR, TAD I 10 /GET A LOCATION BETWEEN 13 AND 17
3257 1065 TAD K9253 /COMPARE TO 2525
3260 7440 SEA /EQUAL 2525?
3261 7402 HLT /NO, 5 BREAKS DID NOT WORK CORRECTLY
3262 2112 ISZ TESLOC /ALL LOCATIONS CHECKED?
3263 5256 JMP SOMMOR /NO
/*****
/TEST THAT INITIALIZE LINE(CR1) IS NOT OPEN TO BUS
3264 7000 XOR58, NOP/JMS POINT
3265 6145 TSINLN, CLRAL /CLEAR SIMULATOR
3266 7240 CLA CMA /AC TO 7777
3267 3112 DCA TESLOC
3270 2112 ISZ TESLOC /SHOULD SKIP AND SET OVERFLOW F/F IN SIMULATOR
3271 0012 K12, 0012
3272 6144 SKPOFV /SKIP ON OVERFLOW IN SIMULATOR, SHOULD SKIP
3273 7402 HLT /OVERFLOW DID NOT SET OVERFLOW F/F IN SIMULATOR,
3274 6007 CAPI /CLEAR OVERFLOW F/F IN SIMULATOR
3275 6144 SKPOFV /SKIP ON OVERFLOW IN SIMULATOR, SHOULD NOT SKIP NOW.
3276 7410 SKPI /DID NOT SKIP, OK,
3277 7402 HLT /GAF DID NOT CLEAR OVERFLOW F/F IN SIMULATOR,
/*****
/TEST THAT DMA DISABLES CLOCKING INTERRUPT CIRCUITRY
3300 7000 XOR59, NOP/JMS POINT
3301 6145 TSDMIT, CLRAL
3302 6001 IDN
3303 1056 TAD K2525
3304 3454 DCA I K1777
3305 1050 TAD K100
3306 6147 LOADB /BREAK OUT OF MEMORY (1777)
3307 7001 IAQ

```



```

/8A CPU TEST 08-DJKKA-B PAL10 V142A 8-JAN-75 13:09 PAGE 1-40
3310 6146 LOADA /DELAY OF THREE CYCLES
3311 6143 SETBK /SET BREAK REQUEST
3312 6140 CNTENA /BREAK IN 3 CYCLES
3313 7000 NOP
3314 3454 DCA I K1777 /DB SHOULD OCCUR AT BEGINNING OF EXECUTE, BEFORE
/1777 IS CLEARED, THEREFORE DB DATA SHOULD BE 2525,
3315 6141 READA /READ DB DATA, AC TO 2525
3316 1055 TAD K5253 /AC TO 0000
3317 7440 SEA /DB DATA CORRECT?
3320 7402 HLT /NO, IF AC = 5253, THEN DB OCCURRED AFTER THE EXECUTE
/OF THE DCA, OR DID NOT OCCUR, IF AC NOT EQUAL
/2525 THEN DATA BREAK INTERFERED WITH THE DCA

3321 1051 TAD K200
3322 7001 IAC
3323 6140 LOADA /INTERRUPT DELAY OF THREE CYCLES
3324 6147 LOADB
3325 1377 TAD (DMARET
3326 3007 DCA 7 /SET UP INTERRUPT RETURN
3327 1376 TAD (JMP I 7
3330 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
3331 6143 SETBK /SET BREAK REQUEST
3332 6140 CNTENA /ENABLE INT AND DB ON THIRD TPI
3333 7000 NOP /CYCLE MASTER
3334 1454 TAD I K1777 /DB OCCURS JUST BEFORE EXECUTE OF TAD AND LOADS
/ADDRESS 1777 WITH 2525, THEN THE EXECUTE OF THE TAD
/LOADS THE AC WITH 2525, INTERRUPT OCCURS AFTER
/THE EXECUTE OF THE TAD,
/3335 7402 HLT /DID NOT INTERRUPT CORRECTLY, DATA BREAK AND INTERRUPT INTERFERED,
3336 1074 DMARET, TAD SAVAC /GET INTERRUPTED AC, AC TO 2525.
3337 7450 SNA /HAS AC CLEAR BECAUSE THE INTERRUPT CIRCUITRY WAS
/LOCKED DURING DB, PREVENTING THE EXECUTE OF THE TAD?
/YES, INTERRUPT WAS LOCKED DURING DB,
3340 7402 HLT /AC TO 0000.
3341 1055 TAD K5253 /WAS AC CORRECT?
3342 7440 SEA /NO, DMA AND INTERRUPT INTERFERED,
3343 7402 HLT /SET UP FOR UNEXPECTED INTERRUPTS
3344 1343 TAD =1
3345 3036 DCA CHNCON
3346 6001 IOP

/*****
/TEST ADDRESSES 10 THRU 13 OF ROM A.(DEPOSIT NON-STOP FUNCTION)
XDR00, NOP/JMS POINT
TSDPNS, SKP /NOP FOR PDP-8/E TYPE COMPUTERS
/USED TO SKIP DEPOSIT NON-STOP TEST FOR PDP-8/E
/3351 5775 JMP XDR62 /CLEAN OUT SIMULATOR
3352 6140 CLRAL
3353 7240 CLA DMA
3354 3454 DCA I K1777
3355 1374 TAD (ROMRTN
3356 3007 DCA 7 /SET UP INTERRUPT RETURN
3357 1376 TAD (JMP I 7
3360 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
3361 1372 TAD K220
3362 6147 LOADB /DMA WITH LA ENABLE LOW, KEY CONTROL HIGH,
/AND BREAK DATA CONTROL LOW.
3363 1051 TAD K200 /INTERRUPT ENABLE
3364 6146 LOADA

```

```

/8A CPU TEST 08-DJKKA-B PAL10 V142A 8-JAN-75 13:09 PAGE 1-41
3365 6143 SETBK
3366 6140 CNTENA
3367 1454 TAD I K1777
/DMA WILL DEPOSIT 0 IN LOCATION 1777 BEFORE THE DEFER
/OF THE TAD, THEREFORE THE AC WILL BE LOADED WITH
/0000 DURING THE EXECUTE OF THE TAD, THE DMA WILL LOAD
/THE PC WITH 2000, THEREFORE THE MA=2000
/AFTER THE TAD, AN INTERRUPT OCCURS IMMEDIATELY
/AFTER THE COMPLETION OF THE TAD,
/FAILED TO LOAD PC OR INTERRUPT.

3370 7402 HLT
3371 7773 HSB, 7773
3372 0220 K220, 0220
3373 0017 K170, 0017
3374 3430
3375 3415
3376 5407
3377 3330

PAGE
ROMRTN, TAD SAVAC /GET INTERRUPTED AC, AC TO 0000 IF DMA WORKED
3400 1074 SZA /DMA WORK CORRECTLY?
3401 7440 HLT /NO, DEPOSIT NON-STOP FAILED, ROM A ADDRESSES 10-13.
3402 7402 TAD =1
3403 1202 TAD CHNCON
3404 3036 DCA CHNCON
3405 1185 TAD SAVFLD /SET OF BACK TO WHATEVER IT WAS,
3406 6005 RTF /RESTORE
3407 7300 CLA CLL
3410 1000 TAD 0 /GET INTERRUPTED PC, AC TO 2000
3411 5212 JMP =1 /ENABLES INTERRUPTS
3412 1377 TAD (=2000 /AC TO 0000
3413 7440 SEA /HAS PC LOADED BY DMA?
3414 7402 HLT /NO, DEPOSIT NON-STOP DID NOT LOAD PC
/EXPECTEDLY, ROM A ADDRESSES 10 THRU 13 AT FAULT.

/*****
/TEST THAT MA,MS LOAD CONTROL LOW INHIBITS PC TO CPMA
XDR02, NOP/JMS POINT
TSHMS, CLRAL
3415 7000 TAD K2000 /PULSE MA,MS LOAD CONTROL LINE
3416 6145 CLRAL /PULSE WILL ARRIVE DURING NEXT INSTRUCTION
3417 1055 TAD /THIS INSTRUCTION WILL BE EXECUTED TWICE, CAUSING A FINAL
3420 6146 LOADA /AC OF 0002, THE MA,MS LOAD CONTROL PULSE DURING
3421 6140 CNTENA /THE FIRST EXECUTION, PREVENTS PC TO CPMA AND
3422 7001 IAC /THEREBY CAUSES THE SAME INSTRUCTION TO BE EXECUTED OVER.

3423 1776 TAD M2 /AC TO 0000
3424 7440 SEA /HAS AC = 0002?
3425 7402 HLT /NO, MA,MS LOAD CONTROL DID NOT INHIBIT PC TO CPMA

/*****
/TEST REMAINDER OF OMNIBUS LINES THAT SO FAR HAVE NOT BEEN USED IN BOTH A
/HIGH AND LOW STATE; MA0,RUN,INT IN PH00,LINK L, LINK DATA L,F SET L,
/FETCH,EXECUTE,DEFER,IR0,IR1,IR2,
XDR63, NOP/JMS POINT
TSLINE, CLRAL
3426 7000 IAC RAL /AC TO 0002
3427 6145 LOADA /IF CYCLE DELAY
3430 7005 IAC
3431 6146 LOADA
3432 7001 IAC
3433 6140 CNTENA /ENABLE STATUS READING

```

```

3434 7200 CLA /1ST CYCLE OF DELAY
3435 7000 NOP /2ND CYCLE
3436 6441 AND I K4000 /3TH CYCLE IS EXECUTE OF THIS INSTRUCTION
3437 6141 READA /AC TO 6120
3440 7500 SMA /WAS MA0 LOW?
3441 7402 HLT /NO, MA0 STUCK HIGH ON BUS
3442 7006 RTL /RUN BIT TO LINK,
3443 7420 SNL /RUN LOW?
3444 7402 HLT /NO, RUN LINE STUCK HIGH ON BUS.
3445 7500 SMA /INT IN PROG LOW?
3446 7402 HLT /NO, INT IN PROG STUCK HIGH ON BUS
3447 7006 RTL /
3450 7430 SZL /LINK LINE HIGH?
3451 7402 HLT /NO, LINK LINE(AV2) STUCK LOW ON BUS,
3452 7510 SPA /LINK DATA LINE HIGH?
3453 7402 HLT /NO, LINK DATA LINE(CR2) STUCK LOW ON BUS,
3454 7006 RTL /
3455 7420 SNL /F SET LOW?
3456 7402 HLT /NO, F SET(DP2) STUCK HIGH ON BUS,
3457 7510 SPA /FETCH LINE HIGH?
3460 7402 HLT /NO, FETCH LINE(OJ2) STUCK LOW ON BUS,
3461 7006 RTL /
3462 7420 SNL /EXECUTE LOW?
3463 7402 HLT /NO, EXECUTE(DL2) STUCK HIGH ON BUS,
3464 7510 SPA /DEFER HIGH?
3465 7402 HLT /NO, DEFER(DK2) STUCK LOW ON BUS,
3466 7006 RTL /
3467 7430 SZL /IR0 HIGH?
3470 7402 HLT /NO, IR0 STUCK LOW ON BUS,
3471 7510 SPA /IR1 HIGH?
3472 7402 HLT /NO, IR1 STUCK LOW ON BUS,
3473 7004 RAL /
3474 7710 SPA CLA /IR2 HIGH?
3475 7402 HLT /NO, IR2 STUCK LOW ON BUS,
/*****
/TEST FOR IR0,IR1,AND IR2 LOW, FETCH LOW, MA0 HIGH, EXECUTE HIGH AND LINK LOW
XOR64, NOP/JMS POINT
TSLINB, CLRAL
3476 7000 IAC GML /AC TO 0001, LINK TO 1
3477 6145 CNTENA /ENABLE STATUS READING
3500 7021 CLA /STATUS LOADED AT TP3 OF THIS INSTRUCTION
3501 6140 READA /READ SIMULATOR STATUS REGISTER
3502 7200 SPA /MA0 HIGH?
3503 6141 READA /NO, MA0 STUCK LOW ON BUS,
3504 7510 SPA /
3505 7402 HLT /
3506 7006 RTL /
3507 7006 RTL /
3510 7420 SNL /LINK LOW?
3511 7402 HLT /NO, LINK LINE(AV2) STUCK HIGH ON BUS,
3512 7006 RTL /
3513 7500 SMA /FETCH LOW?
3514 7402 HLT /NO, FETCH (OJ2) STUCK HIGH ON BUS,
3515 7006 RTL /
3516 7430 SZL /EXECUTE HIGH?
3517 7402 HLT /NO, EXECUTE(DL2) STUCK LOW ON BUS,
3520 7006 RTL /

```

```

3521 7420 SNL /IR0 LOW?
3522 7402 HLT /NO, IR0(DD2) STUCK HIGH ON BUS.
3523 5775 JMP TSLNCN
3575 3600 PAGE
3576 3741 TSLNCN, SMA /IR1 LOW?
3577 6000 HLT /NO, IR1(DE2) STUCK HIGH ON BUS,
3600 7500 RAL /
3601 7402 RAL /NO, IR2(DE2) STUCK HIGH ON BUS,
3602 7004 RAL /
3603 7700 SMA CLA /IR2 LOW?
3604 7402 HLT /NO, IR2(DH2) STUCK HIGH ON BUS,
/*****
/TEST FOR LINK DATA LOW ON BUS,
XOR65, NOP/JMS POINT
TSLINC, CLRAL
3605 7000 CLA CLL IAC RAL /+2
3606 6145 LOADA /5 CYCLE DELAY
3607 7305 IAC /
3610 6146 CNTENA /ENABLE STATUS READING
3611 7001 RTR /AC TO 4000
3612 6140 TAD SAVFLD /GET IF AND DF
3613 7012 NOP /
3614 1106 RTF /STATUS READ BY SIMULATOR AT TP3 THIS INSTRUCTION
3615 7000 CLA /
3616 6005 READA /READ STATUS
3617 7200 AND K200 /
3620 6141 SNA CLA /LINK DATA LINE LOW?
3621 0001 HLT /NO, LINK DATA LINE(CR2) STUCK HIGH ON BUS
3622 7600 /
3623 7402 /TEST FOR DEFER LOW ON BUS AND F SET HIGH
XOR66, NOP/JMS POINT
TSLIND, CLRAL
3624 7000 IAC /
3625 6145 LOADA /DELAY OF 3 CYCLES
3626 7001 IAC /
3627 6146 CNTENA /
3630 7001 CLA /
3631 6140 AND I K200 /READ STATUS AT TP3 OF DEFER
3632 7200 READA /
3633 0451 AND K10 /
3634 6141 SNA CLA /WAS DEFER LOW?
3635 0044 HLT /NO, DEFER LINE(DK2) STUCK LOW ON BUS,
3636 7600 READA /READ STATUS AGAIN,
3637 7402 AND K100 /MASK OUT F SET,
3640 6141 SEA /F SET HIGH?
3641 0000 HLT /NO, F SET STUCK LOW ON BUS (DP2)
3642 7440 /
3643 7402 /TEST FOR INT IN PROG HIGH
XOR67, NOP/JMS POINT
TSLINF, CLRAL
3644 7000 TAD K200 /
3645 6145 IAC /
3646 1001 LOADA /DELAY OF THREE CYCLES
3647 7001 TAD KJMP10 /
3650 6146 /
3651 1334 /

```



```

3692 3036 DCA CHNCON
3693 7001 IAC
3694 6140 CNTENA /ENABLE STATUS CHECKING
3695 7200 CLA
3696 7000 NOP
3697 1269 TAO KHALT /INTERRUPT AT END OF THIS INSTRUCTION
3698 3036 DCA CHNCON /RETURN HERE FROM INTERRUPT
3699 6001 ION /SET UP FOR UNEXPECTED INTERRUPT
3700 6141 READA /READ STATUS FROM SIMULATOR
3701 0131 AND K1000 /MASK OUT INT IN PROG
3702 7650 SNA CLA /INT IN PROG HIGH?
3703 7402 KHALT, HLT /NO, INT IN PROG STUCK LOW ON BUS, (BP2)
/*****
/TEST THAT CPMA DISABLE LOW DISABLES MA+1 TO PC
XOR68, NOP/JMS POINT
TSCPOS, CLRAL
3704 1336 TAO KCPMRE
3705 3007 DCA 7 /SET UP INTERRUPT RETURN
3706 1342 TAO K4201
3707 6146 LOADA /CPMA DISABLE PULSE, INTERRUPT, 3 CYCLE DELAY
3708 1339 TAO KJMPT7
3709 3036 DCA CHNCON /SET UP FOR EXPECTED INTERRUPT
3710 6140 CNTENA
3711 7000 NOP /CYCLE MASTER
3712 4301 JMS ,+1 /CPMA DISABLE PULSE OCCURS DURING EXECUTE
/*****
/CPMA DISABLE PULSE OCCURS DURING EXECUTE
/CPMA DISABLE PULSE OCCURS DURING EXECUTE
3713 0000 CPSTOR, 0
3714 7402 HLT /DID NOT INTERRUPT
3715 1302 CPMRET, TAO ,+1
3716 3036 DCA CHNCON /SET UP FOR UNEXPECTED INTERRUPT
3717 1000 TAO 0
3718 6001 ION
3719 1333 TAO KCPST0
3720 7402 SZA /HAS PC AS EXPECTED?
3721 7402 HLT /NO, CPMA DISABLE DID NOT PREVENT MA+1 TO PC
/*****
/TEST FOR HALT AT END OF PASS
XOR69, NOP/JMS POINT
FINALE, DCA PARTHO /GO BACK TO REGULAR TYPE POWER FAIL RECOVERY
3722 1021 TAO 21 /GET HARDWARE DESIGNATOR
3723 7700 SNA CLA /USE FRONT PANEL?
3724 5321 JMP ,+3 /NO, USE PSEUDO SR,
3725 7404 DSR /YES, USE FRONT PANEL SR,
3726 7410 SKP
3727 1020 TAO 20 /GET PSEUDO SR,
3728 0052 AND K400 /MASK OUT STOP BIT,
3729 7640 SZA CLA /HALT ON PASS COMPLETE?
3730 7402 TAO 7402/HLT /YES,
3731 7000 XOR70, NOP/JMS POINT
3732 1021 TAO 21 /GET HARDWARE DESIGNATOR
3733 0050 AND K100 /MASK OUT XOR BIT
3734 7640 SZA CLA /RUNNING ON XOR?
3735 5740 JMP I XRPONT/CLA /YES, (CLA IN 1K VERSION)
3736 5737 LEAVE, JMP I KSTOVR /NO, DO TEST AGAIN.
3737 4077 KCPSTU, =CPSTOR

```

```

3738 5400 KJMPT0, JMP I 0
3739 5407 KJMPT7, JMP I 7
3740 3703 KCPMRE, CPMRET
3741 0222 KSTOVR, TSCACL/0200 FOR 1K VERSION
3742 4000 XRPONT, XORSTT/(LEAVE) FOR 1K VERSION
3743 7776 H2, 7776
3744 4201 K4201, 4201
3745 7773 H5, 7773
IFDEF ACTBE <
/THIS CODE IS USED ON THE ACT-B/E LINE ONLY
ACTCHK, TAO 22 /GET HARDWARE WORD #2
RTL /QUICK VERIFY BIT TO ACB
SPA CLA /QUICK VERIFY?
JMP ACTBAK /YES, REPORT SUCCESSFUL PASS,
/NOT QUICK VERIFY, MUST TIME OUT 10 MINUTES
CLL
ISE ACTNTR /BUMP TIMER
JMP I K200 /NO OVERFLOW, DO ANOTHER PASS.
JMP ACTBAK /OVERFLOW, REPORT GOOD RUN.
/10 MINUTES WORTH OF CPU TEST>
ACTNTR, 3240
IFDEF ACTBA <
IFDEF ONEKP2 <
ACTSLO, 7777
/THIS CODE IS USED ON THE ACT-B/A LINE ONLY
ACTBKK, CLL
TAO KSTOVR
AND K77
SZA CLA /RUNNING 1K?
JMP ACTBAK /NO, REPORT IMMEDIATELY,
ISE ACTSLO
JMP I KSTOVR /SLOW DOWN ACT REPORTING
TAO K7700
DCA ACTSLO
JMP ACTBAK>>>
/*****
/XOR INITIALIZATION CODE
04000
XORSTT, 0
4001 6173 STIP /MUT POWER ON?
4002 7410 SKP /NO, DO CORE SWAP AND INITIALIZATION PASS
4003 5217 JMP XORNIT /YES, SKIP INITIALIZING AND CORE CHANGING
/*****
/START INITIALIZING THE MUT AND THE KGM
/AND CHANGE PROGRAM FOR XOR
4004 6170 XORN
4005 1377 TAO (XORTAB /POWERS MUT AND BEGINS INITIALIZATION
4006 3112 DCA TESLOC
4007 1012 DOMORE, TAO I TESLOC
4008 7450 SNA
4009 5451 JMP I K200 /ALL DONE?
4010 3116 DCA POINTC /YES, DO ONE PASS OF TEST FOR SYNC PURPOSES
4011 1376 TAO (JMS POINT /NO, SAVE POINTER,
/GET XOR HOOK INSTRUCTION

```

```

4014 3516      OCA I POINTC
4015 2112      IS2  TESL00
4016 3207      JMP  DOMORE
/ENABLE "XOR"ING
KORNIT, CAF
4017 6007
4020 7621      CA4
4021 6171      SKAR
4022 6170      XRON      /START "XOR"ING PROCESS
4023 6007      CAF
4024 7621      CA4
4025 1375      TAJ      (XORNIT*4
4026 3173      OCA      POINTX
4027 4156      JMS      POINT
/CHECK FOR STATIC ERROR
/IF A STATIC ERROR EXISTS, RETURN IS MADE
/TO (XORNIT*4)
/TURN ON XOR INTERRUPT, NO STATIC ERROR.
/BEGIN TEST.

4030 6174      XRSI
4031 5451      JMP I K200
/.....
/XOR HOOK TABLE
XORTAB, EXHLT1 /THESE LOCATIONS ARE CHANGED TO
/MS POINT FOR XOR USE
4032 0224      XOR03
4033 0200      XOR04
4034 0200      XOR05
4035 0320      XOR06
4036 0340      XOR07
4037 0420      XOR08
4040 0447      XOR09
4041 0503      XOR10
4042 0530      XOR11
4043 0600      XOR12
4044 0643      XOR13
4045 1343      XOR14
4046 0667      XOR15
4047 1674      XOR16
4050 0752      XOR17
4051 1020      XOR18
4052 1056      XOR19
4053 1117      XOR20
4054 1167      XOR21
4055 1206      XOR22
4056 1244      XOR23
4057 1335      TRNXP
4060 1361      TSTFBE
4061 1714      XOR27
4062 2200      XOR28
4063 2236      XOR29
4064 1137      XOR30
4065 1745      XOR31
4066 1767      XOR32
4067 2312      XOR33
4070 2332      XOR34
4071 2400      XOR35
4072 2414      XOR36
4073 2435      XOR37
4074 2443      XOR38
4075 2456

```

```

4076 2502      XOR39
4077 2536      XOR40
4100 2592      XOR41
4101 2603      XOR42
4102 2617      XOR43
4103 2623      XOR44
4104 2635      XOR45
4105 2262      XOR46
4106 2275      XOR47
4107 2470      XOR48
4110 2665      XOR49
4111 2720      XOR50
4112 2751      XOR51
4113 3012      XOR52
4114 3037      XOR53
4115 3065      XOR54
4116 3127      XOR55
4117 3204      XOR56
4120 3223      XOR57
4121 3264      XOR58
4122 3300      XOR59
4123 3347      XOR60
4124 3415      XOR61
4125 3426      XOR62
4126 3476      XOR63
4127 3605      XOR64
4130 3624      XOR65
4131 3644      XOR66
4132 3666      XOR67
4133 3712      XOR68
4134 3725      XOR69
4135 0000      XOR70
0
/END OF XOR TABLE

4175 4023
4176 4156
4177 4032
0000 FIELD 0

```



```

0000 11111111 11011111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0100 11111111 11111111 11111111 11111111 11000000 00000011 11111111 11111111
0200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
0700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

1000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
1100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

1200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
1300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

1400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
1500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

1600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
1700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11110000

2000
2100

2200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
2300 11111111 11111111 11111111 11111111 11111111 11111100 00000000 11111111

2400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
2500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

2600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
2700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 01111111

3000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
3100 11111111 11111111 11111111 11111111 11111111 11111111 11000000 11111111

3200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
3300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

3400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
3500 11111111 11111111 11110000 00000000 00000000 00000000 00000000 00000111

3600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
3700 11111111 11111111 11111111 11111111 11110000 00000000 00000000 00000000

```

```

4000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
4100 11111111 11111111 11111111 11111100 00000000 00000000 00000000 00000111

4200
4300

4400
4500

4600
4700

5000
5100

5200
5300

5400
5500

5600
5700

6000
6100

6200
6300

6400
6500

6600
6700

7000
7100

7200
7300

7400
7500

7600
7700

```

.....
 /THIS CODE WILL ALWAYS BE LOADED TO FIELD 0 FOR INTERRUPT PROCESSING
 /PURPOSES, REGARDLESS OF WHAT FIELD THE PROGRAM IS LOADED INTO.

```

0000      0000      *0
0000      7402      HLT
0001      5244      RMP
0002      5023      JMP      SKPCHN

0142      0142      *PNRA00
0142      1076      PNRUP, TAD      SAVHQ
0143      7421      MQLI
0144      1075      TAD      SAVFLG
0145      6005      RTP
0146      7200      CLA
0147      1154      TAD      PPRTW0
0150      7640      SEA CLA
0151      0141      JMP      TN0BAK
0152      1074      TAD      SAVAC
0153      5477      JMP      SAVRET
0154      0100      PPRTW0, PARTW0
                    S
    
```

```

0000  11100000  00000000  00000000  00000000  00000000  00000000  00000000  00000000
0100  00000000  00000000  00000000  00000000  00111111  11111000  00000000  00000000

0200
0300

0400
0500

0600
0700

1000
1100

1200
1300

1400
1500

1600
1700

2000
2100

2200
2300

2400
2500

2600
2700

3000
3100

3200
3300

3400
3500

3600
3700
    
```


4000
4100

4200
4300

4400
4500

4600
4700

5000
5100

5200
5300

5400
5500

5600
5700

6000
6100

6200
6300

6400
6500

6600
6700

7000
7100

7200
7300

7400
7500

7600
7700

ACDATA	0107	DOMORE	4007	K2	0042	M4200	2705
ACL	7701	DOSIMU	1461	K20	0045	M5	3743
AGLTST	0725	DOSWAP	1070	K200	0051	M5B	3371
AGTINT	2220	EXHLT1	0221	K2000	0055	HQA	7501
ACHAS	0101	FINALE	3713	K201	3027	HQDATA	0110
ADDRZER	0450	FSETER	2344	K220	3372	HQL	7421
AIBITO	1140	GDRETY	3056	K221	3197	HQLTST	0044
AIBIT4	1156	GETEXP	1651	K2525	0056	HQNAS	0102
AIBIT8	1150	GETFNO	1668	K2527	3100	NXTONE	1340
AIIDTS	1126	GR1SIM	1467	K2552	0097	NXTONN	1743
AINIT5	1120	GR2GR3	1507	K3000	2736	NXTPAT	1360
ANDSTS	1032	GROUP2	1511	K3333	0000	NXTPAT	1742
ANISTS	1106	GROUP3	1554	K4	0043	OUT	1527
ANIZTS	1054	GTF	6004	K40	0046	PARTNO	0100
ASYNCOB	3205	GFPTS1	1170	K400	0052	PAVFLG	0136
BACKAD	2653	GFPTS2	1215	K4000	0001	PAVRET	0140
BAKAD09	2706	GFPTS3	2326	K410	2353	PCTST2	2516
BAKADC	2737	HLT	7402	K4201	3742	POINT	0156
BAKADD	3000	HLTCOD	2532	K440	2704	POINTB	0115
BIT11	0112	HWRDES	0021	K442	2702	POINTC	0116
BIT3	0003	INSTRT	1372	K444	2567	POINTD	0117
BIT4	0004	INSITR	0122	K4444	0002	POINTE	0120
BIT5	0005	INTA0D	2425	K446	2570	POINTF	0121
BIT6	0117	INTEN1	1255	K5000	2703	POINTR	0113
BIT7	0007	IOF	6002	K5225	0003	POINTX	0173
BIT8	0006	IOFHLT	2311	K5250	0004	POINTXA	0174
RKFLOW	3130	IOFST1	1247	K5253	0005	POMRON	0125
RKIN17	3146	ION	6001	K6000	2355	PPRTNO	0154
RKINTD	3200	IOYTS1	1240	K6666	0006	PSAVNO	0137
RSW	7002	ISOSTS	1021	K7000	0034	PWRADD	0142
RSWDRP	2623	ISISTS	1102	K7600	1366	PWRUP	0142
RSWPCK	2633	ISIZTS	1052	K77	0047	RARTST	0531
CAF	6007	ISZETS	0757	K7700	0007	RDF	6214
CAH	7621	IZITTS	2503	K7721	0070	READA	6141
CAHTST	0712	JMPTS1	1301	K7770	0071	RETINS	0073
CHNGDN	0036	JMPTS2	1320	K7777	0072	RETURN	2531
CKSWIT	0124	JMSLO2	1326	KOPHRE	3736	REVSEN	1500
CLRAL	6145	JMSLOC	1311	KOPST0	3733	RIF	6224
DNTEHA	6140	JMST1	1307	KHALT	3605	ROBHLT	3025
OPHRET	3703	JMST2	1323	KJMPIO	3734	ROBRET	3030
CPSTOR	3701	JMST3	2230	KJMPI4	2354	ROMB15	3013
DATPAT	0177	K0	0040	KJMPI7	3735	ROMCLR	3004
DBOUT	3066	K1	0041	KSTOP	0135	ROMH04	2471
DCAZTS	0737	K10	0044	KSTOVR	3737	ROMRTN	3400
DGDSTS	1007	K100	0050	LEAVE	3732	ROMTST	1336
DCISTS	1072	K1000	0131	LKDATA	0111	RTF	6005
DCIZTS	1044	K101	2424	LKWA5	0103	RTFTS1	1207
DFBEBA	2451	K1111	0053	LOADA	6146	RTFTS2	1202
DISERR	1646	K12	3271	LOADB	6147	RTLDRP	0006
OLYHLT	2413	K17	3161	LOPBAK	1792	RTLPEK	0016
DMARET	3336	K1777	0054	M2	3741	RTRPEK	0001
DOAGAN	1670	K17B	3373	M200	2706	SAVAC	0074