

TECMAR, INC. ● 23600 Mercantile Road ● Cleveland, Ohio 44122 ● Phone: (216) 464-7410

And the second s

We + Alvis

The B

w par . 19. 01



TECMAR, INC. • 23600 Mercantile Road • Cleveland, Ohio 44122 • Phone: (216) 464-7410

TM-AD212 S-100 Analog to Digital Converter and Timer/Counter Board



TECMAR, INC. • 23600 Mercantile Road • Cleveland, Ohio 44122 • Phone: (216) 464-7410

ERRATA

It is possible that the AD212 board will power up with the AD DONE flag set (=1). If your program uses this flag either for interrupts or status checking, it will be necessary to clear the flag when initializing the board. This can be done simply by reading the high A/D byte which automatically resets the AD DONE flag.

Pins 20, 53, and 70 have been connected to ground per IEEE standard. If your system uses these lines then cut the traces on the board from these lines to ground.

All 14 Bits modules are configured as 16 Pit modules and are left justified. They are actually 16 Bit modules that have fallen out but have at least 14 Bit accuracy.

TECMAR S-100 AD212 TABLE OF CONTENTS

Introduction	8
A/D Features	
Timer Features	4
Options	Ę
AD212 Circuit Description and Set-up Guide	6
Mother Board - Component Layout	17
Mother Board - Schematic	18
Daughter Board - Component Layout	19
Daughter Board - Schematic	20
Switch and Jumper Summary - Organized by Switch Number	21
Switches Organized by Function	24
Jumpers	26
Interrupts	27
Timing and Control Options	28
Conventions for Jumpers	29
AD212 Mother Board Switch Assignments	30
Output Connectors For AD212	31
P3 Connector Pinouts	32
P4D Connector Pinouts	33
PlD Connector Pinouts	34
Connector Between Mother and Daughter Board	35
P2 Connector Pinouts	36
Jumper Area Numbering - Daughter Board	37
Jumpering for MP6812 Module	20

Jumpering for MP6912 Module	39
Jumpering for DT5701 Modules	40
Jumpering for DT5712 and DT5702 Modules	41
Jumpering for DT5703 Modules	42
Two's Complement From a 12 Bit Module	43
Binary or Offset Binary From a 12 Bit Module	44
Jumpering for DT5714 Module	45
Normal Data Conversions for a 14 Bit Module	46
Converting a Two's Complement to Offset Binary for 14 Bit	
Module	47
Jumpering for DT5716 Module	48
Normal Data Conversions for a 16 Bit Module	49
To Change a Two's Complement 16 Bit Module to Offset	
Binary	50
Typical Configurations for Analogic MP6812 Module	51
Typical Configurations for Data Translation 5712-PGL Module	52
Typical Configurations for Data Translation 5716-SE-U-PGL	
Module	53
Typical Configurations for Data Translation 5716-DI-B-PGL	
Module	54
Programming the S-100 AD212 Board	55
Register Assignments-Write	56
Register Assignments-Read	57
BASIC Program Examples	58
Time of Day	59
Alarm Register	62
Event Counting	63
A/D of Single Channel	64
A/D with Auto-Incrementing	65

Timer Control of A/D					٠					66
AD212 Assembly Language Examples.		٠								68
Time of Day										68
Alarm Register										73
Event Counting										74
A/D of Single Channel										75
A/D with Auto-Incrementing		×								77
Application Note 1:Operation of the AD231 Expan	nder	r b	oa	iro	ls	ir	า			
Free-Run Mode		٠	•				٠	٠	*	79
Appendix AAm9513 Specifications					٠					A-1
Appendix BInput Range Parameters (Resistor an Capacitor Values needed with	nd D. Pr	nor	ra	mm	ah	10				
Gain Option)			•	•					3 .	B-1
Appendix CCabling Between Mother and Daughter	- Bo	ar	d							C-1

INTRODUCTION

The Tecmar S-100 AD212 board is designed for sophisticated industrial, scientific, commercial, laboratory or educational applications requiring high-speed, accurate analog to digital conversion including real time applications. The AD212 interfaces various Complete Data Acquisition Modules and the AMD 9513 Timer Controller to each other and to the S-100 bus. The AD212 consists of a mother board that plugs into the S-100 bus which has all the control logic and timer circuitry, and a daughter board which has the data acquisition module and the associated jumpering. This daughter board can be plugged into the mother board inside the S-100 bus or connected to the mother board via a ribbon cable. Placing the daughter board outside the S-100 bus is recommended for high gain and/or 14 or 16 bit operation. A separate enclosure is available for the daughter board.

The standard board can be jumpered for 16 single-ended or 8 true differential inputs. Optional expansion boards which accommodate two expansion modules each (48 additional single-ended or 24 additional differential channels per expansion module) provide additional channels up to 256 channels. The standard resolution and accuracy is 12 bits. However, 14 and 16 bit resolution options are available. The higher resolution modules are designed for sophisticated users with very exacting requirements.

The AD212 supports three different modes of programmable gain. The PRK precision resistor kit option provides a selection of seven resistors to achieve gain settings from 1 to 1000. Software programmable gain of each channel is provided by PGH with gains of 1, 2, 4, and 8 for high level inputs or PGL with gains of 1, 10, 100 and 500 for low level, wide range inputs. Single resistor gain programming is not necessary with software programmable gain.

This board complies with the IEEE S-100 specifications and will allow 8 or 16 bit transfer of data. If 8 bit systems are being used, two transfers are necessary. However, if a 16 bit system is being used, only one transfer of data is required. The AD212 automatically recognizes if an 8 or 16 bit device is requesting information so both 8 and 16 bit CPU's can be used in the same system to acquire data from this board. The AD212 may be jumpered to act as an I/O device or memory-mapped device and requires 16 locations.

The data is latched after conversion. This provides the capacity to start the next conversion while reading the information into the computer's memory from the conversion just completed. If the data from the next conversion replaces the data in the latches before the data is read into the computer, a "data overrun" bit is set. The throughput using this technique is comparable to that obtained with direct memory access. The standard module has a conversion rate of 30 KHz. However, options are available for conversion rates of 40 KHz, 100 KHz and 125 KHz.

The A/D can be triggered by an external device. A TTL compatible signal is required. The external trigger signal is under software control. For example, the board could respond to CPU commands which would mask out the external trigger, i.e., the A/D could not respond to the external triggers, and at a later time, under software control, the board could be made to trigger on an external signal. There are also provisions for synchronizing A/Ds enabling the acquisition of data from several sources at the same time.

Auto incrementing from any channel to any channel provides the capability of obtaining data at a specified starting channel and then the next channel, etc. until the specified ending channel is reached at which time it automatically obtains data from the starting channel agian.

Programming directions are thoroughly documented in the technical manual provided with the AD212 and software examples are numerous. The software interfacing techniques available include status bit check, vectored interrupts or CPU suspension.

The AD212 timer is available to the CPU as a general timer, to control A/D conversion, or to interface equipment external to the computer. The timer used is the Am9513. It also has 15 lines available for external use. It contains five independent 16 bit counters which are cascadable and can provide internal timing down to 1 microsecond. It is capable of counting events up to a rate of 7 MHz. Time of day with a resolution to 1 second is available by cascading two timers. There are also alarm comparators on two counters. The Am9513 can be used for continuous frequency outputs or one-shot. It has programmable gating and count source selection.

The Tecmar AD212 Software Support Package (AD212-SSP) is designed to help the user perform complex data acquisition tasks and timing operations with an S-100 computer operating under CP/M and using the Tecmar AD212. The following tasks can be performed with the AD212-SSP:

1. Set time of day

2. Set 24 hour time of day

Read time of day

4. Read 24 hour alarm status

Collect a given number of data points using the AD212 at a timer interval varying from 40 microseconds to 64 kiloseconds

5. Optional continuous visual monitoring of the data being collected

- With the TM-DA100 an array of data in memory is converted to an analog signal that can be used to drive a plotter, oscilloscope, etc.
- 8. An event counter is provided which can count from 0 to 64K
- 9. A routine is provided which displays the contents of an integer array on a video monitor (see option 6)

The AD212 is designed to meet a wide range of sophisticated data acquisition needs at a low price with high reliability.

AD212 FEATURES

- IEEE S-100
- 16 single-ended or 8 true differential inputs -- jumper selectable
- 12 bit accuracy and resolution standard
- 30 KHz conversion rate standard
- I/O or memory mapped -- switch selectable
- Jumper selectable input ranges: $\pm 10V$, $\pm 5V$, 0 to $\pm 10V$, 0 to $\pm 5V$
- Output formats: two's complement, binary, offset binary
- Transfers data in 8 or 16 bit words
- Provision for expansion to 256 channels
- External trigger of A/D under computer control
- Auto channel incrementing from any channel to any channel
- Utilizes vectored interrupts, status test of A/D or CPU suspension
- Provision for synchronizing A/Ds
- Data is latched providing pipelining for higher throughput
- Data overrun detection
- Includes high-speed sample-and-hold and precision multiplexer
- Power connector provided to supply user's external circuitry
- Thorough documentation including numerous software examples
- No user adjustments

TIMER FEATURES

In addition to the A/D features, the AD212 contains a powerful timer circuit which can start A/D conversion and can also be used independently for time of day, event counting, frequency shift keying and many other applications.

- 5 independent 16 bit counters (cascadable)
- 15 lines available for external use
- Time of day
- Event counter
- Alarm comparators on 2 counters
- One shot or continuous frequency outputs
- Complex duty cycle and frequency shift keying outputs
- Programmable gating and count source selection
- Utilizes vectored interrupt

AD212 OPTIONS

- Programmable gain up to 1000
- 14 bit accuracy
- 16 bit accuracy
- 40 KHz conversion rate
- 100 KHz conversion rate
- 125 KHz conversion rate
- Screw terminal and signal conditioning panel with optional thermocouple cold junction compensation and rack mount enclosure
- Enclosure and cable for remote daughter board
- Low level, wide range (10mV to 10V FSR) permitting low level sensors such as thermocouples, pressure sensors and strain gauges to be directly connected to the module input
- Complete channel to channel isolation up to ±250V with ±250V of common mode range
- Expansion boards for up to 256 channels
- AD212 Software Support Package

AD212 CIRCUIT DESCRIPTION AND SET-UP GUIDE

1. Conventions

Orientation references in the following description such as "up, down", etc. assume that the AD212 is being viewed with its S100 connector (P1) pointing down.

Signals described as being "high" or "low" refer to voltages of 3 to 5 volts or zero volts, respectively. Signals described as being "true" or "false" refer not to voltage levels, but to the relationship between the voltage levels and the presence or absence of "bubbles" (or small circles) where the signal trace on the schematic connects to the circuit element. The absence of a bubble means that "true" is "high" and "false" is "low". The presence of a bubble means that "true" is "low" and "false" is "high".

2. General

The AD212 is constructed out of two printed circuit boards, one of which is called the mother board and the other the daughter board. The mother board contains entirely digital logic and plugs directly into the S100 bus. The daughter board contains all the analog circuitry and is designed to bolt rigidly to the back of the mother board thus creating a single unit which occupies two S100 bus slots. Pin and socket style connectors are used to carry signals between the two boards. Since these are compatible with ribbon cable connectors, it is optionally possible to locate the daughter board at a location remote from the S100 mainframe. This feature has the advantage of allowing the daughter board to be located nearer to the source of the signals being acquired rather than having to run these signals over a distance and into the noisy \$100 mainframe which might cause noise pickup. The AD212 is designed to work with as much as about 100 feet of ribbon cable between the two boards although even longer runs may be possible depending on the environment. The daughter board has six standoffs swaged to it that accept 6-32 threaded bolts to facilitate mountiny in a remote location.

The AD212 is designed to be totally compatible with the proposed IEEE S100 bus standards. This is, in general, an advantage, but there are specific details in the new standard which are not compatible with some earlier processors. For users of the AD212, the most important potential incompatibility arises from the fact that the AD212 uses all of the proposed, additional ground connections to the S100 bus. These are pins 20, 53 and 70. If any of these bus lines are in use in the machine which the AD212 will be used with, then the corresponding ground traces on the AD212 must be cut near the edge connector. These traces may be identified in part by their width which is wider than that of the signal traces.

3. Address Decoding

The location of the various AD212 registers in the S-100 address space is determined by the five DIP switches SW1-SW5 on the mother board. (See AD212 Mother Board Switch Assignments.) These switches allow placement of the registers anywhere in the memory or I/O space of a conventional or extended memory system. Address comparison is done using four DM8136 ICs which are designated IC14, IC16, IC21 and IC31. These chips find a comparison on a given address line to be satisfied (true) when a high input from the S-100 bus has the corresponding DIP switch position OFF. The AD212 address space may be conceptually divided into three groups of eight lines each. The least significant group, AO through A7, are always used no matter how the AD212 is configured. The middle group, A8 through Al5, is active when memory-mapped addressing is selected on a computer system of conventional size or when I/O mapped addressing is selected on a newer system having sixteen bits of I/O addressing capability. The most significant lines, Al6 through A23, are only used on extended memory systems, where memory-mapped addressing is chosen.

To configure the AD212 in an eight bit I/O space, all address comparators are disabled except for IC31 by opening SW4-7 (position 7 of switch 4) and SW2-7.

Sixteen bit memory or I/O mapped operation is specified by closing SW4-7, opening SW2-7, and setting the left two switches of SW1 such that the lower side of the rockers are depressed. This simultaneously disconnects A16 and A17 from the bus while allowing A14 and A15 of IC16 and all inputs to IC21 to contribute to the comparison.

To operate the AD212 in a 24 bit extended memory-mapped system, the remaining eight most significant address lines must be enabled. This is done by closing SW4-7 and SW2-7 and by setting the left two switches of SW1 such that the upper side of the rockers are depressed.

The choice of memory or I/O-mapped operation is determined by the settings of SW5-5 and the right two switches of SW1. The IEEE S100 standard allows SMEMW to rise very late in a write cycle such that the AD212 may not have sufficient set up time for certain functions when used with fast processors if it is required to wait for the leading edge of SMEMW. Consequently, the preferred method of selection is to have SW1 permanently set to SOUT and SINP while SW5-5 is used to make the choice between memory or I/O. In this case, memory-mapped operation is selected when SW5-5 is on. This scheme eliminates a possible timing problem by eliminating the use of the SMEMW signal, but assumes that SINP and SOUT are stable during PDBIN and WR, respectively. For most processors (of if you didn't get the full gist of the above) set SW1 for SOUT and SINP (switches are down towared edge connector) and set SW5-5 ON for memory-mapped operation and SW5-5 OFF for I/O-mapped operation.

Unfortunately, the above technique will not work with some non-IEEE compatible processors such as Cromemco's Single Card Computer, where (incredibly) the status signals change at the same time as the timing signals PDBIN and WR. With such a processor, it is not possible to reliably use the false state of a status signal as our above selection technique does because circuit delays can cause skew between the timing and status signals thus producing momentary false selection when these signals change. With such processors, the proper method of selection is to leave SW5-5 open (off) and use SW1 to choose memory or I/O. technique simply "ands" the status signals SINP and SOUT for I/Omapped or SMEMR and SMEMW for memory-mapped with the results of the address comparison to form the signal BDSEL, which selects the AD212. I/O addressing is selected when the right two switches of SWI have the lower part of their rockers depressed. Notice that neither of the above selection methods ever have SW5-5 on while SW1 is connected to SMEMW. This combination should rarely work properly due to the unique timing of SMEMW. The 74LS244 acts only as a receiver for these and other signals to minimize the load on the S100 bus.

When the four DM8136 ICs all find a true comparison, their open-collector outputs go high and they allow the signal BDSEL to become true. This signal enables five other chips, most important of which are the two 74LS138 address decoders, IC11 and IC12. These circuits decode address lines Al, A2 and A3 to produce eight possible read functions from IC12 and eight possible write functions from IC11. This is done by enabling IC11 with the WR signal and IC12 with the PDBIN signal. The address line AO is not used in the decoding process because the AD212 is compatible with sixteen bit processors where AO is undefined during sixteen bit transfers. This causes the AD212's functions to be addressable apt pairs of address locations rather than at a single location as indicated in the description of the registers. Activation of various functions by the 74LS138's is straightforward in most cases where a register is loaded or read or a flip-flop cleared. The AM9513 timer chip has two read and two write addresses. Selection of these is accomplished by the 74L\$08, IC8, which is connected in an "OR" configuration between the 74LS138 and the AM9513 and thus enables the timer chip for either of two addresses. Selection of one of these two addresses is determined by Al which controls the C/D (control/data)input on the AM9513.

4. AM9513 Timer Circuit

The AM9513 is capable of performing either eight or sixteen bit transfers to the S100 bus. Considering eight bit transfers first, one finds that the chip does these using the bidirectional data lines DBO through DB7. The most significant data lines must be held high during this time. This is done by using RP5 to pull them up while IC22 is disabled. To write to the timer I.C., the

bidirectional tranceiver, 74LS245, IC24 must be enabled by the occurence of WR and BDSEL. The direction of IC24 will be from the S100 bus to the timer as long as PDBIN is false. To read from the AM9513, a 74LS244, IC28, enables the timer data onto the S100 bus when the timer chip read select is true and S100 signal SXTRQ is false.

For sixteen bit data transfers, IC28 will never be enabled, but IC22 and IC24 will be active. For both reads and writes, IC24 behaves exactly as it did for eight bit transfers. The bidirectional tranceiver, 74LS245, IC22 is enabled whenever SXTRQ (sixteen request) is true and the AM9513 is selected for a read or a write operation. The timer chip read line is used to control the direction of IC22 so that it receives from the S100 bus during a write and drives the bus during a read. All sixteen bit transfers to the AD212 cause an acknowledgement signal, SIXTN, to be placed on the bus by IC4. This signal is true when SXTRQ and BDSEL are true. On power-up, the AM9513 assumes 8 bit operation and must be enabled for 16 bit operation by setting bit 13 of the Master Mode register as detailed in the AM9513 data sheet.

The AM9513 is potentially the slowest component of the AD212 and may not be fast enough to operate at full speed with fast processors. Consequently, IC7, IC9 and IC10 are used to create an optional wait state by lowering the ready line. Specifically, flip-flop IC10 is clocked true during PSYNC by the falling edge of the master timing signal, PHI, and false again on the next clock. Since PSYNC occurs for one clock period at the beginning of each bus cycle, IC10 generates a signal called "WAIT" which can be used to make the processor wait for one clock cycle. If SW3-5 is on, then IC9 will lower the RDY line when the AM9513 is addressed. This will occur when WAIT, A2, A3 and BDSEL are all true. In most cases this wait state will not be needed and SW3-5 can be left open.

The CS (chip select) input on the AM9513 is always enabled, but no action occurs unless the read or write lines are active also. A one megahertz, crystal controlled clock is fed to the timer chip by using a 74LS74, IC10, to divide the two megahertz clock from the S100 bus.

Each of the five counters in the AM9513 has three external connections associated with it. One is an output, one is a count source input, and one is a gated input. All of these are externally available after being buffered by two 74LS244's, IC17 and IC18, to a forty pin ribbon connector with interlaced grounds. In addition, a programmable divider signal called FOUT is accessible on pin 20. Five volt power is also available on this connector for powering a small amount of external logic. On the order of 100 milliamperes may be drawn from this source as long as enough air is provided to the regulator heatsink on the mother board to keep the regulator cool so that it doesn't shut down. These timer chip connections can provide several other special functions which will be described in the Interrupt and A/D sections.

5. The Data Acquisition Subsystem

The main component of the data acquisition subsystem is the large module on the daughter board which contains the 16 channel multiplexer, sample-and-hold, analog to digital converter and related control circuitry. The AD212 is currently designed to accept at least nine different modules from two manufacturers. These are the DT5701, DT5702, DT5703, DT5710, DT5712, DT5714, and DT5716 from Data Translation, Inc. and the MP6812 and MP6912A from Analogic Corp. These modules are not entirely plug compatible with one another so that a number of jumpers are required on the daughter board to compensate for the incompatibilities. There are also a number of optional modes of operation the selection of which requires additional jumper areas. The specific function of these jumpers will be described when the related part of the circuit is discussed.

5a. The Multiplexer

The A/D circuit can only convert one analog voltage to its digital equivalent at a time. Consequently, if it is desired to measure more than one voltage then some means of connecting different input signals to the A/D must be provided. This is done by the multiplexer which allows selection of any one of 16 input signals under program control. These input signals are designated channel 0 through channel 15 and connection to them is done on connector Pl on the daughter board.

There are two basic techniques for determining which channel is selected. The simpler of the two is to load the address of the desired channel into the module before each conversion. This is accomplished by setting bit 2 of the command register to a 1 and loading the address into the MUX (multiplexer) address register before the module is strobed. This holds the load enable input to the module low so that the internal counter is parallel loaded with the least significant four bits of the MUXADDR register IC25 when the module is strobed. This technique works well for random sampling of the channels or for repetitive sampling of a given channel. If repetitive scanning of more than one channel is desired, then the second basic technique is faster. Here the multiplexer automatically advances to the next sequential channel every time the module is strobed. This mode is enabled by setting bit 2 of the command register to a O. The module, as it comes from the factory, would then continuously sequence through all 16 channels repetitively. The module outputs the address of the current channel as signals MXADOUT1, MXADOUT2, MXADOUT4, and MXADOUT8. These signals are connected to bits O through 3 of the status register, IC30, so that the program can always read the address of the current channel. The AD212 has additional circuitry consisting of IC1D, IC2D, RPID, and SWID. The lowest channel number desired is loaded into the MUX address register. As each strobe increments the channel number, ICID compares the number in SWID with the value on the MUXADOUT lines. When the module reaches the upper channel number, IC1D lowers the load enable input to the module so that the next strobe pulse loads the lower limit channel number from IC25 into the module rather than allowing the module to increment to the next channel. This act causes ICID to raise the load enable input and the channel number incrementing resumes.

Probably the best use of this feature is to set SWID equal to the number of channels is use assuming that channels are assigned contiguously from channel O upwards. Then the MUX address register can be used to select what subset of these channels are scanned. The most frequently scanned signals should be connected to the higher channel numbers.

The most significant four bits of the MUX address register and of SWID are not used on the AD212 but rather are run to connector P3D. By adding expander boards, this provides for expansion for up to 256 input channels.

5b. Signal Input Options

The six pin jumper area "S" (See Jumper Area Numbering -Daughter Board) allows the multiplexer inputs to be configured as single-ended, differential, or psuedo-differential. The latter is a variation of the single-ended configuration where the common return line from the input signals is allowed to float with respect to the module's analog ground. By tying the return line to the low side of the differential input amplifier (pin 12B on the module) which is available on all modules but the DT5703, common mode noise voltages appearing between the return line and analog ground are rejected. Any single-ended module can be connected for psuedodifferential operation, but some of the modules come in only singleended or only differential versions so that all three modes of operation may not be possible. A differential module may, of course, always be connected as a single-ended unit by grounding one of each differential input pairs, but this wastes half of the inputs in the process and gives no advantage over differential operation.

To connect a module for single-ended operation, jumper 1S to 2S. (See Jumper Area Numbering - Daughter Board) The multiplexer actually consists of two 8 channel units rather than one 16 channel one. This jumper connects the outputs of these two multiplexers together thus creating one 16 channel MUX. Next, jumper 3S to 4S thereby connecting the low input of the differential amplifier to the input signal return line. The high input of the differential amplifier is internally tied inside the module to MUX OUT HI which is jumper pin 1S. Finally, jumper 5S to 6S to connect the signal return line to analog ground. Psuedo-differential operation is achieved by leaving the last jumper off.

For true-differential operation, jumper 2S to 3S. This runs the multiplexed output of the low side of the differential input pairs to the low input of the differential amplifier. Thus, two eight channel multiplexers now work together to switch pairs of signal inputs into the high and low inputs of the differential amplifier. In general, this change also requires manipulation of the multiplexer address and control lines. Such changes depend strongly on the module type and may require attention to jumper area C. (See Jumper Area Number - Daughter Board) Differential operation should also have 5S jumpered to 6S.

The above description applies, at least in part, to all modules except for the DT5703 which is internally wired for differential operation and has no provision to make operational mode changes with external jumpers.

Notice that the signal input lines on PID are not arranged in order of ascending channel number, but rather in order of ascending differential channel pairs. For example, channel 0 and channel 8 form the first pair, channel 1 and channel 9 form the second pair, and so on. this is to make it easier to have or to approximate the ideal of an input cable composed of twisted differential pairs. In reality, the common ribbon cable which would normally be used, has interlaced grounds which is optimum for single-ended operation but represents a compromise for differential operation.

MUX OUT HI and MUX OUT LO, which appear on module pins 11T and 11B are brought out to expansion connector P3D. If expansion modules are used in the system, their outputs are fed to the A/D through these lines. As a result, these lines must be shielded as well as the signal input lines.

5c. Gain, Range, and Polarity Options

All nine possible modules have the ability to perform conversions on input signals over the range 0 to 10 volts or 910 to 10 volts, jumper selectable. Some modules also allow jumper selection of ranges 0 to 5 volts and -5 to 5 volts. In addition, most of the Data Translation modules allow selection of higher levels of gain eigher under software control or by adding resistor R2D depending upon which version of a given module model is ordered. Higher gains require waiting a longer time for the input amplifier to settle. Addition of capacitor CID lengthens the time before the DLYOUT pulse occurs, which is usually used to determine the settling time allowed. Tables of values for R2D and C1D may be found in the module data sheets. Specific jumpering arrangements for jumper area A (analog) (See Jumper Area Numbering -Daughter Board) for the various modules may be found in the jumpering pages. Information on these pages may differ from that in the data sheets with regard to module pins 14T and 14B. These pins are identical inputs to the A/D converter and hence may be interchanged with no effect, thus accounting for two different descriptions in the documentation, both of which are correct.

For the MP6912 only, Analogic recommends that a filter capacitor be added to the +10 volt reference output having a value of 47 microfarads or greater at 20 volts. The MP6912 also allows having a jumper between 9A and 10A to change the input voltage range from a decimal scale to a binary scale. That is, a 10.00 volt range would become a 10.24 volt range and a 5.00 volt range would become a 5.12 volt range.

5d. Timing and Control Options

All module functions are initiated directly or indirectly by the rising edge of the STROBE pulse. The most straightforward method of operation has jumper 4C connected to either 5C or to 16C. In this case, the STROBE pulse causes the internal counter to receive or increment to a new multiplexer address. The multiplexer switches to a new channel and the signal to be converted propagates through the input circuitry to the A/D circuit. Since this process takes time, the conversion cannot begin on the rising edge of the STROBE pulse. Instead, STROBE starts a timer whose period is chosen to be just long enough for the input circuitry to stabely acquire the new channel. A negative going pulse called DLYOUT starts at the end of the timer interval. The above jumper routes DLYOUT to A/D TRIG- which starts the actual conversion. The signal EOC (End of Conversion) goes high at this time and remains high until conversion is complete and the digital data is stable on the module's output lines. EOC is used to immediately load the data into three 74LS374's, IC23, IC27 and IC29. The data is now available for reading by the CPU and the double buffering frees the module to begin another conversion cycle immediately. EOC also strobes two flip-flops called DONE and OVERRUN. DONE is left set by EOC if it was not already and is used to signal the CPU that the data is of realing lata reys. available. The act of reading the most significant data byte in IC29 also clears the DONE flop. Thus for eight bit transfers, if the software is arranged so that the most significant byte is read last, then the DONE flop will remain set until all of the data has been read. The OVERRUN flip-flop will always remain a zero as long as the DONE flop is cleared before the end of the next EOC pulse. More importantly, the OVERRUN flop will be set if new data is loaded into the 74LS374's before the CPU has read the previous data. This allows the user to operate at the highest possible coversion rates and still have confidence that he is not losing or perverting his data. Since checking the status of the OVERRUN flop after every data word is read could slow down the system, it is preferable to operate this flop in an interrupt mode so that the CPU is interrupted if and only if an overrun occurs.

The STROBE pulse may originate from one of several sources. The simplest means of generation is to write to port 4 which produces the signal ADSTRW, which serves as the strobe pulse. (See Register Assignments - Write) A gated external strobe input is provided on P3, pin 3, of the timer connector. This input is enabled when bit 3 of the command register is high. Notice that leaving bit 3 high without tying the external input low will prevent the use of ADSTRW. A conversion is initiated on the rising edge of the external strobe signal. If strobing at regular intervals is desired without requiring the attention of the CPU, the AM9513 can be a very flexible source of strobe pulses. The external strobe, pin 3, on P3 is conveniently located next to OUT5, pin 4 from the timer, thus allowing OUT5 to serve as the strobe source by simply sliding a

jumper onto this pair of pins. Another possible source of the STROBE pulses is through pin 12 of P3D. If this is used as an input to the A/D, then the jumper between 8C and 9C must be absent. This input is not gated and will always respond to a negative transition. P3D may be used in its normal role as the multiplexer expansion connector and still be available as an external strobe input due to the ability to daisychain ribbon cables. This same line also allows multiple AD212 systems to initiate conversions synchronously with one another. For this configuration, all P3D's, pin 12 must be tied together with a daisy-chained ribbon cable. All but one board must have jumper 8C to 9C absent, the remaining board providing the STROBE source.

The simplest way to obtain the maximum conversion rate of a module is to use jumper area F. This option is enabled by jumpering 3F to 4F, 4C to 16C, 5C to 17C, removing 19C to 20C and jumpering pins 2 and 3 (external strobe) together on P3 of the mother board. This causes the A/D module to free-run; strobing itself at its own maximum rate. This rate is the reciprocal of the sum of the conversion time and the DLYOUT signal and hence can be adjusted to some extent on certain modules by the knowledgable user by adjusting the DLYOUT signal. Bit 3 in the command register now serves as a run/stop control such that a zero causes continuous conversions. It is not necessary to send out a strobe in software using the free-run mode. See page 56 for further programming clarification.

The free run mode of operation will also function in an overlapped (pipeline) manner by jumpering IF to 2F instead of 3F to 4F. In addition to all of the restrictions applying to overlapped operation described below, an idiosyncracy internal to the A/D module prevents it from loading or incrementing to a new channel while in the overlapped, free-run mode. The desired channel must be loaded while the A/D module is stopped.

The free-run feature is not available with the MP6812 or the DT5703.

One way to increase the module's throughput is to advance to a new input channel and allow it to start settling before the current conversion is complete. This is known as overlapped or pipelined operation. This mode of operation is enabled by jumpering AD TRIG- which is 5C or 16C depending on the module to 17C which is the STROBE pulse. This causes the STROBE pulse to simultaneously initiate (rather than sequentially initiate) an A/D conversion and the advance to the next channel. This complicates the acquisition process because two strobe pulses are normally required to make a measurement. The first STROBE pulse causes the multiplexer to point to the desired channel; the second one starts the A/D conversion for the channel that the first pulse caused the MUX to point to. The second pulse also simultaneously advances the MUX to the next desired channel. One must take care when writing the software that a given data word is associated with the correct channel number when using overlapped operation. Highest throughput is obtained when the strobe period is slightly longer than either the input, amplifier settling time or the A/D conversion time, whichever is greater. This mode of operation can be especially fast if only one channel is being measured because now one need not wait for the input amplifier to settle due to channel switching. The throughput is now limited only by the A/D conversion time if the input signal is not above the bandwidth of the input amplifier. The latter could occur with high gain modules. Single channel, high gain measurements in this mode may provide an order of magnitude or more increase in throughput.

Overlapped operation is not recommended when the amplifier settling time is short. Taking the MP6912A as an example, the mux switching time and the amplifier settling time combined are 1 microsecond while the sampleand-hold circuit requires 4 microseconds to complete a sampling. Since the sample-and-hold cannot simultaneously sample one voltage while holding another, the 4 microsecond sample time must be added to the MP6912A's 5 microsecond conversion time. Thus, overlapped operation saves only 1 microsecond by reducing the total sycle time to 9 microseconds. For the MP6912A overlapped operation requires readjusting the DLYOUT time from its normal 5 microseconds to 9 microseconds to give the sample-andhold circuit 4 microseconds to do a sample. This marginal improvement in speed can cause seriouts problems if the MUX samples channels with widely varying voltages. Since the sample-and-hold is not a perfect device, a rapidly changing signal on its input may feed thru slightly and cause drastic changes in the resulting value of the A/D conversion which is going on simultaneously.

Another way to increase throughput is to have the CPU wait for the completion of conversions. This feature is enabled by closing SW3-6 which allows IC4 pin 6 to lower the CPU's PRDY line. This causes the CPU to enter a wait state for as long as the PRDY line is low. Also, bit 7 of the command register must be a one giving the programmer software control of this feature. Bit 7 performs a double function on the AD212 since it also is used to enable an interrupt when the DONE flop is set. Because of this, interrupts caused by the DONE flop must be disabled. For vectored interrupts this is easily achieved by not connecting the DONE pin on the vectored interrupt header. If polled interrupts from some of the remaining interrupt sources are desired at the same time, the wait feature is enabled, then the trace from IC4 pin 3 must be cut. Programming is arranged such that all necessary setup operations are performed first, followed by software generation of the A/D strobe pulse if that is the strobe source used. Finally, for sixteen bit transfers, a read instruction to port 4 is executed. This causes the signal ADR to propagate through IC13 and IC15 to make IC4 pin 4 true (high). If bit 7 of the command register IC26 is high, then IC5 pin 10 will be true and assuming that the conversion is not yet complete, IC3 will cause IC5 pin 9 to be true thus making the ready line low. The CPU will now wait until the DONE flop is set making the ready line high again. The CPU will continue where it left off by immediately finishing the instruction to read the new number in the data register thus saving the time that would otherwise be required to test the DONE bit in the status register for completion of a conversion. The situation for eight bit transfers is very similar except that the wait occurs when the CPU reads the lower eight data bits from port 2. When the wait is over, the CPU then reads the high eight data bits from port 4.

The proposed IEEE S100 standard allows ridiculously little setup time on the PRDY line which might make the AD212 harder to use with processors which follow this standard too closely.

Closing SW3-8 helps solve this problem by pulling the ready line down sooner. Unfortunately, a compromise is involved because the ready line is pulled down for one clock cycle during PSYNC at the beginning of every instruction whether IC4 wants the CPU to wait or not. This, of course, slows down the CPU. The only alternative to this solution involves adding several additional integrated circuits which would probably not be justified for most users.

The WAIT Function

6. The Status Register


An eight bit status register is available for interogation by the CPU at any time. (See Register Assignments - READ) The four bits of the channel counter in the A/D module form the lower bits of the status register. OVERRUN and DONE flip-flops may be read in bits 6 and 7, respectively. Timer interrupt flip-flops 1 and 2 may be read in bits 4 and 5. The timer flip-flops are described in the interrupt section.


7. Interrupts


The AD212 can provide either polled or vectored interrupts from any combination of four sources. These sources are OVERRUN, DONE, and timer interrupts 1 and 2. The ability of a given source to generate an interrupt may be enabled or disabled by setting or clearing, respectively, the corresponding bit in the command register. For polled interrupts, the state of each source may be examined by the CPU in the upper four bits of the status register. Vectored interrupts are enabled by soldering wires from the desired source pins to the desired vector priority level pins VIO through VI7 on the vectored interrupt header. Any combination of connections is allowed here; ie., each source may go to a different vector priority level, or at the other extreme, all sources may be connected to the same priority level pin. Polled and vectored operation should not be simultaneously enabled.


Operation with vectored interrupts is preferred over polled operation because the software overhead associated with identifying the source of a polled interrupt can slow down a system significantly. Unfortunately, vectored interrupts usually require additional hardware in an S100 machine.

Note that timer interrupts 1 and 2 do not refer to AMD 9513 timers 1 and 2. Rather, interrupt 1 is generated (when enabled) by AMD 9513 timer 5. Interrupt 2 is generated, when enabled, either by AMD 9513 timer 2 or 3 depending on how jumpers 1T, 2T, and 3T are set. If 1T and 2T are jumpered together, timer 3 is gated to the interrupt 2 line and if 1T and 3T are jumpered together timer 2 is gated to the interrupt 2 line.









SWITCH AND JUMPER SUMMARY

The following two figures provide a summary of the switch functions and settings on the mother and daughter boards. The tables below also provide this information.

Function of Switches - Organized by Switch Number

Switch *	Position	Fuction
Number	$\underline{\text{On}^1}$ $\underline{\text{Off}}^{2,3}$	
Mother Board		
1-1, 1-2	X O	Enables 24 bit addressing
1-3, 1-4	X	Selects SMEMR and SMEMW Selects SOUT and SINP
2-1	X	Disables address line A23 DISABLE = Com
2-2	X	Disables address line A22
2-3	X	Disables address line A21
2-4	X O	Disables address line A20
2-5	X	Disables address line Al9
2-6	X	Disables address line Al8
2-7	X	Enables 24 bit addressing Disables 24 bit addressing (enable 16 bit memory or I/O mapped operation)
3-1	X 💍	Disables address line A17
3-2	X	Disables address line A16
3-3	x	Disables address line Al5

^{*} First number refers to switch number; second number refers to switch position.

If upper portion of switch is depressed = ON

If lower portion of switch is depressed = OFF

The function in the OFF position will only be described if it is something other than the opposite of the ON position function.

Switch	Position	Function
Number	<u>On</u> <u>Off</u>	
3-4	x	Disables address line A14
3-5	(x) safety	Generates 1 wait state (may rarely be needed by AM 9513) Disables wait state generator
3-6	X for NOBE,	Enables CPU halt until end of conversion
3-7	X OBIG Lifters	Enables polled interrupts
3-8	(x) needed!	If CPU wait for conversion switch is on (SW 3-6), then this may need to be on if CPU is too fast If CPU wait for conversion switch is on (SW 3-6) and CPU is not too fast
4-1	X	Disables address line Al3
4-2	X	Disables address line Al2
4-3	X O	Disables address line All
4-4	X 🔾	Disables address line AlO
4-5	X	Disables address line A9
4-6	X O	Disables address line A8
4-7	X 💮	Enables 16 bit or 24 bit addressing
5-1	X	Disables address line A7 9 - compare again to
5-2	(X)	Disables address line A6
5-3	X	Disables address line A5
5-4	X	Disables address line A4
5-5	X	I/O or memory mapped I/O or memory mapped

See insert on AD212 Mother Board Switch Assignments and discussion in AD212 Circuit Description and SET-UP Guide.

<u>Switch</u> <u>Number</u>	Position On Off	Function
Daughter Board		
1D-2	X	Add 1 channel to maximum channel reached during auto-incrementing
1D-3	X	Add 2 channels to
1D-3	X	Add & channels to
1D-4	X	Add 8 channels to
1D-5	X	Add 16 channels to
1D-6	X	Add 32 channels to
1D-7	X	Add 64 channels to
1D-8	X	Add 128 channels to

SWITCHES ORGANIZED BY FUNCTION

Mother Board

8 bit I/O space (conventional 8 bit systems - I/O mapped)

SW4-7

OFF

SW2-7

OFF

16 bit memory or I/O space (conventional 8 bit systems - memory mapped or extended addressing systems - I/O mapped)

SW4-7

ON

SW2-7

OFF

SW1-1, 1-2

lower side depressed

24 bit extended addressing systems - memory mapped

SW4-7

ON

SW2-7

ON

SW1-1, 1-2

upper side depressed

All systems - memory mapped (typical)

SW5-5

ON

SW1-3, 1-4

lower side depressed

All systems - I/O mapped (typical)

SW5-5

OFF

SW1-3, 1-4

lower side depressed

Memory mapped (non IEEE S100, i.e. Cromemco Single Card Computer)

SW5-5

OFF

SW1-3, 1-4

upper port depressed

I/O mapped (non IEEE S100, i.e. Cromemco Single Card Computer)

SW5-5

OFF

SW1-3, 1-4

lower port depressed

Generates one wait state for user with timer and fast CPU (usually leave SW3-5 OFF).

SW3-5

ON to generate wait state for AM 9513

To have CPU wait for completion of conversion:

- 1) Set SW3-6 to ON
- 2) Set bit 7 of command register (write register 0 or 1)
- 3) Disable interrupts caused by DONE by not connecting the DONE pin on the vectored interrupt header or cutting the trace from IC4 pin 3.
- 4) Set SW3-8 to ON only for fast CPU's (usually leave OFF)

Daughter Board

To set the maximum channel for auto incrementing: Set the switches to ON that add up to the maximum channel desired using auto incrementing.

	Number o	f channels	to add
SWID-I	1		
SWID-2	2		
SWID-3	4		
SWID-4	8		
SWID-5	16		
SWID-6	32		
SWID-7	64		
SWID-8	128		

For example, if channel ll is the last channel to be converted before returning to the initial channel, then SWID-1, 2 and 4 should be turned on.

JUMPERS

Mother Board

Enable interrupts from AM 9513 OUT2 line

1T to 3T

Enable interrupts from AM9513 OUT3 line

1T to 2T

To count number of A/D conversions:

P3, pin 16 (DONE) to P3, pin 15 (SRC 4)

OR

P3, pin 16 (DONE) to P3, pin 17 (SRC 3)

Daughter Board

Area C on the daughter board may also need to be changed --

<u>Signal/Input Options</u> -- See Jumpering diagrams

Single-ended operation

1S to 2S

3S to 4S

5S to 6S

Psuedo-differential operation

1S to 2S

3S to 4S

True-differential operation

2S to 3S

5S to 6S

Gain, Range, Polarity -- See specific jumpering arrangements on jumpering pages.

INTERRUPTS

Polled interrupt enabled

SW3-7

ON

Vectored interrupts

Enabled by soldering wire from desired source (OVERRUN, DONE, Timer interrupts 1 and 2) to desired vector priority level pins VIO thru VI7 -- See <u>AD212 Mother Board Switch Assignments</u>.

Normal operation of STROBE

4C to 5C or 16C (module dependent)

-- See Jumper diagrams

Overlapped or Pipelined Operation (advance to a new input channel and allow it to start settling before the current conversion is complete).

17C to 5C or 16C (module dependent)

-- See Jumpering diagrams


Possible sources for STROBE (start conversion) pulse:

- 1) Write to Port 4
- P3 pin 3 gated external strobe enabled when bit 3 of command register (WRITE register 0 or 1) conversion is set initiated on rising edge of external strobe signal
- 3) Strobing at regular intervals using OUT 5 of AM 9513 timer I.C. pin 3 on P3 (external strober) connected to pin 4 on P3 (OUT 5 of AM 9513)
- 4) P3D pin 12 not gated external strobe remove jumper from 8C to 9C conversion is initiated by a negative transition

CONVENTIONS FOR JUMPERS

SOLID LINE —— NECESSARY JUMPER BUT NOT USER SELECTABLE OPTION (FACTORY SET)

DASHED LINE - - OPTIONAL JUMPER FOR USER SELECTABLE OPTION




OUT3 LINE

ENABLE INTERRUPTS FROM AM9513

17 0-4- O 21

ENABLE INTERRUPTS FROM AM9513 OUT2

AD212 MOTHER BOARD SWITCH ASSIGNMENTS



BEFORE RECYCLINING IN AUTO-INCREMENT

SUM OF

MODE (LAST CHANNEL DEPRESSED SWITCHES)

CONTROLS LAST CHANNEL TO CONVERT

OUTPUT CONNECTORS FOR AD212

P3(TIMER, STROBE, DONE)-CONNECTOR PINOUTS

PIN NUMBER	FUNCTION
21-40	GROUND
16	DONE
3	EXTERNAL STROBE
4	OUT 5
9	GT 5
14	SRC 5
5	OUT 4
10	GT 4
15	SRC 4
6	OUT 3
11	GT 3
17	SRC 3
7	OUT 2
12	GT 2
18	SRC 2
8	OUT 1
13	GT 1
19	SRC 1
20	FOUT
1, 2	+ 5 VOLTS

P4D-CONNECTOR PINOUTS


PIN NUMBER	FUNCTION
5	+15 VOLTS
2	+ 5 VOLTS
1	GROUND-DIGITAL
4	-15 VOLTS
3	GROUND-ANALOG

PID-CONNECTOR PINOUTS


Pin Number	Function	
1,2,3,4	ANALOG GROUND	
20	SE INPUT CHANNEL O	DI INPUT CHANNEL O
19	8	0
18	1	1
17	9	1
16	2	2
15	10	2
14	3	3
13	11	3
12	4	4
11	12	4
10	5	5
9	13	5
8	6	6
7	14	6
6	7	7
5	15	7

For use with Data Translation modules in the Differential Input (DI) configuration where there is no impedance between one of the inputs and analog ground, it is necessary to connect a resistor (\simeq 100 K Ω) between that input and analog ground.

Be sure and terminate all unused inputs (connect unused input to ground).



INPUT SIGNAL CONNECTORS FOR SINGLE ENDED INPUTS AND (DIFFERENTIAL INPUTS) born component riele - overt PI + P4 as in drawing



CONNECTOR BETWEEN MOTHER AND DAUGHTER BOARD (VIEWED FROM COMPONENT SIDE OF MOTHER BOARD)

P2-CONNECTOR PINOUTS (CONNECTOR BETWEEN MOTHER AND DAUGHTER BOARDS)

Pin	
Number	Function
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27, 28 29, 30 31, 32 33-42 43 44 45 46 47 48 49 50	GSO LOAD EN STROBE GS1 MUX ADDR IN 1 MUX ADDR IN 2 MUX ADDR IN 4 MUX ADDR IN 8 MUX ADDR OUT 16 MUX ADDR OUT 32 MUX ADDR OUT 64 MUX ADDR OUT 128 EOC BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 MUX ADDR OUT 4 MUX ADDR OUT 2 MUX ADDR OUT 2 MUX ADDR OUT 1 CLEAR ENABLE + 8 VOLTS - 20 VOLTS + 20 VOLTS GND. BIT 7 BIT 6 BIT 5 BIT 1 BIT 1 BIT 10 BIT 5 BIT 1

n											
• 62											
0											
0											
0											
0											
0											
2											
							ں			ں	
	_			V					9	24	
	84	0	0	16				0	0		
		0	0					0	0		
		0	0					0	0		
		0	0					0	0		
		0	0					0	0		
		0	0					0	0		
		0	0					0	0		
		0	0					٥	0		
	<			94					0		
				20				0	0		
		G					10	0	٥	130	
							1	6)		
		·	-	150							
				2	0	0	4F				

3F

JUMPER ARLA NUMBERING-DAUGHTER BOARD

JUMPER FOR ALL BUT EXTERNAL STROBING THRU p o-o (USUALLY INSERTED IN S-100 SYSTEMS) JUMPER IF EXTERNAL CLEAR ENABLE IS NOT USED SE or DIFF -+ 10V or +10V RANGE 5V or + 5V RANGE PSEUDO-DIFF DIFF TRUE 0 0 0 0 0 0 0 0 0 + 5V Or + -BIPOLAR 0,0000 OVERLAP 0 SINGLE ENDED NORMAL

TRUE DIFF

SEE SECTION ON TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO

SEE SECTION ON BINARY (FOR UNIPOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT MODULE

ONE'S COMPLEMENT FROM MP6912)

JUMPERING FOR MP6812 MODULE

SE or DIFF

DIFF TRUE

JUMPER IF EXTERNAL CLEAR ENABLE IS NOT USED OF STREMS) -TWO'S COMPLEMENT AND BINARY - + 10V or +10V RANGE 5V or + 5V RANGE PSEUDO-DIFF UNIPOLAR, POSITIVE + 0 0 0 BIPOLAR 2000 FREE-RUN OVERLAP 0 SINGLE ENDED BINARY FREE-RUN & NORMAL 000 TRUE DIFF.

FREE-RUN

0

SEE SECTION ON TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO ONE'S COMPLEMENT FROM MP6912) 000 0 ó 0-0

SEE SECTION ON BINARY (FOR UNIPOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT MODULE

JUMPERING FOR MP6912 MODULE

JUMPERING FOR DT5701 AND DT5710 MODULES

SEE SECTION ON BINARY (FOR UNIPOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT

SEE SECTION ON TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO ONE'S COMFLEMENT FROM MP6912)

o o o o o o o JINSERT FOR DT5710 ONLY IF SHIPPED JUMPER FOR ALL BUT EXTERNAL STROBING THRU SE or DIFF

SE or PSEUDO-DIFF (REQUIRED FOR ALL OTHER CONFIGURATIONS) BEFORE APRIL, 1981 - BIPOLAR 0 FREE-RUN, 0 NORMAL & FREE-RUN

FREE-RUN

0

TRUE

TRUE SE or DIFF PSEUDO-DIFF 10 10 TO DIFF TRUE

> MODULLS (OFTION ON DT5712) JUMPER FOR PGH OR PGI. (INLY)

-BIPOLAR V INJPOLAR A0 0 40

000

FREE-RUN.

LUMPER FOR ALL BUT EXTERNAL STROBING THRU

- REMOVE FOR FREE-RUN ONLY (REQUIRED FOR ALL OTHER CONFIGURATIONS) 00000 -OV! RI AP FREE-RUN 0 0 0


NORMAL & FREE-RUN

SEE SECTION ON TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO ONE'S COMPLEMENT FROM MP6912)

SEE SECTION ON BINARY (FOR UNIFOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT MODULE

JUMPERING FOR DT5712 AND DT5702 MODULES

0



SEE SECTION ON TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO ONE'S COMPLEMENT FROM MP6912)

0.0

90


0

P

ò

9

SEE SECTION ON BINARY (FOR UNIPOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT MODULE



TWO'S COMPLEMENT FROM A 12 BIT MODULE (ALSO ONE'S COMPLEMENT FROM MP6912)


0 0

0 0

0 0

BINARY (FOR UNIPOLAR INPUTS) OR OFFSET BINARY (FOR BIPOLAR INPUTS) FROM A 12 BIT MODULE (ALL NUMBERS ARE POSITIVE, 16 BIT TO THE COMPUTER)

0-0 0



JUMPERING FOR DT5714 MODULE

OF OUTPUT IS DETERMINED AT FACTORY)

			565
		0	
0		0	
0	0	0	0
0	0	0	0
	0	0	0

0	0		
0	0		
0	0		
0	0		
0	0	10	
0	0		
0	2		
0	0		
0	0		
0	0		
0	0		

00


NORMAL DATA CONVERSIONS FOR A 14 BIT MODULE (CHOICE OF OUTPUT CODE IS DETERMINED AT FACTORY)

0 0

 TO CHANGE A TWO'S COMPLEMENT 14 BIT MODULE TO OFFSET BINARY

00

0



JUMPERING FOR DT5716 MODULE

00

0 0

0 0

0

0

NORMAL DATA CONVERSIONS FOR A 16 BIT MODULE (CHOICE OF OUTPUT CODE IS DETERMINED AT FACTORY)

TO CHANGE A TWO'S COMPLEMENT 16 BIT MODULE TO OFFSET BINARY 9 0

0 0


0 0


00

0 0

0 0


+ 10 VOLT (BIPOLAR) RANGE





+ 10 VOLT (UNIPOLAR) RANGE
WITH PROGRAMMABLE GAIN
NORMAL OPERATION (NOT OVERLAP)
WITHOUT EXTERNAL STROBING THRU
P3D

TWO'S COMPLEMENT OUTPUT



THRU P3D
TWO'S COMPLEMENT OUTPUT

PROGRAMMING THE S-100 AD212 BOARD

There are 16 I/O ports (or memory locations, depending on the board configuration) involved in communicating with the A/D. For 8 bit systems, these are configured to provide eight possible READ and WRITE operations with two possible interchangeable locations for each READ and WRITE. The READ and WRITE Register assignments are given following this section.

The generalized algorithm for sampling an A/D input is:

- 1) Set Command Port (Write Port 0 or 1) to desired options (gain select; auto sequence or load enable; external strobe enable; interrupt enable for timer 1,2, A/D overrun or A/D done; and WAIT function enable).
- 2) Set multiplexer address to desired input line (0 through 256). Write port 2 or 3 .
- 3) Start conversion. Output (or store) anything to this port. (Write port 4 or 5).
- Read status of A/D. This is bit 7 of READ port 0 or
 It is designated A/D DONE and will become 1 when the conversion is complete.
 - 5) Read low 8 bits of A/D from Read port 2 or 3.
 - 6) Read high 8 bits of A/D from Read port 4 or 5.

The timer can be controlled as follows:

To write to the Data Port of the AM9513 timer, use WRITE REGISTER C or D.

To write to the Command Port of the AM9513 timer, use WRITE REGISTER E or F.

To read from the Data Port of the AM9513 timer, use READ REGISTER C or D.

To read from the Command Port of the AM9513 timer, use READ REGISTER E or F.

To clear timer flop 1, write to WRITE REGISTER 6 or 7.

To clear timer flop 2, write to WRITE REGISTER 8 or 9.

The other function controlled through software is as follows:

To clear the overrun flop, write to WRITE REGISTER A or B.

The Register Assignments are given on the next two pages.

0 or 1	COMMAND			0-RUN'			
INT ENABLE	INT ENABLE	INT ENABLE	INT ENABLE	1-EXTERNAL	O FOR AUTO SEQUENCE	GAIN	GAIN
A/D DONE	A/D OVERRUN	TIMER FLOP 2	TIMER FLOP 1	SIRUBE		SELECT 1	SELECT 0
LSO USED FC	* (ALSO USED FOR WAIT FUNCTION ENABLE)	ENABLE)		West Make			
7	9	5	4	3	2	-	0
2 or 3	MUXADDR	MUXADDR TO A/D					
128	64	32	16	00	4	~	_

WRITING TO THIS PORT STROBES (STARTS) THE A/D	WRITING TO THIS PORT CLEARS TIMER FLOP 1	WRITING TO THIS PORT CLEARS TIMER FLOP 2	WRITING TO THIS PORT CLEARS THE OVERRUN FLOP		
THIS PORT S	THIS PORT C	THIS PORT C	THIS PORT C	OF AM9513	COMMAND PORT OF AM9513
WRITING TO	WRITING TO	WRITING TO	WRITING TO	DATA PORT OF AM9513	COMMAND PO
2	7	8 or 9	8	۵	L
4 or 5	6 or 7	0	A or B	C or D	E or F
4	9	∞	A	2	لبا

PGL PGH GAIN GAIN

BIT BIT

100


GAIN DETERMINATION

REGISTER ASSIGNMENTS

IF JUMPERED FOR FREE-RUN FEATURE

IF JUMPERED FOR EXTERNAL STROBE

READ



LOW 8 BITS OF A/D READING THIS PORT WILL CAUSE THE CPU TO WAIT FOR END OF CONVERSION IN THE READY LINE SWITCH (SW3-6) IS IN AND THE WAIT BIT IS SET. 3 2 or

HIGH 8 BITS OF A/D or 16 BITS OF A/D READING THIS PORT WILL RESET THE DONE BIT AUTOMATICALLY. IF THE OVERRUN BIT IS USED THEN THIS PORT MUST ALWAYS BE READ AFTER PORT 2

0, 7, 8, ARE NOT USED 9, A, B

2

4 or

C or D DATA PORT OF AM9513

E or F COMMAND PORT OF AM9513

REGISTER ASSIGNMENTS

BASIC program examples follow.

The following programs assume the board is set up for:

I/O mapped operation
 For an 8 bit system (conventional S100 system)
 Utilizes status test of A/D
 Starting location 16_D (10_H)
 No wait state generation
 No interrupts

TIME OF DAY

The following BASIC program:

SETS UP THE AMD 9513 TIMER I.C. FOR TIME OF DAY OPERATION.

The initial time and day is inserted at the locations marked by a "*" in the program. These values are the decimal equivalents of the values indicated, in HEX form. For example, in line 90, if the initial value of the seconds is to be 30, the number used in the program would be 48. Nine seconds would be a 9 in the program and 43 seconds would be a 67 in the program.

BAS	IC:		
10	OUT(30)=255	HEX FF	Master Mode Reset
20	OUT(30)=23	17	Set Data Pointer to Master Mode
30	OUT(28)=255	FF	Register Set Master Mode Register to:BCD,
40	OUT(28)=138	A8	Data Pointer Increment, 8 Bit Bus, FOUT ON, FOUT ÷ 10, FOUT SOURCE F5,
50	OUT(30)=01	01	Compare 1 & 2 Enabled, TOD Enabled ÷ 10 Set Data Pointer to Counter Mode-
60	OUT(28)=57	39	Register 1 Set Counter Mode to: SOURCE=F5,
70	OUT(28)=15	OF	ACTIVE HI TC, BCD, COUNT UP
80	OUT(28)= *		Tenths and Hundreths-Seconds
90	OUT(28)= *		Tens and Ones-Seconds
100	OUT(30)=02	02	Set Data Pointer to Counter Mode
110	OUT(28)=61	3D	Register 2 Set counter Mode to: SOURCE=TC1,
120	OUT(28)=00	00	ACTIVE LO TC, BCD, COUNT UP
130	OUT(28)= *		Tens and Ones-Minutes
140	OUT(28)= *		Tens and Ones-Hours
150	OUT(30)=03	03	Set Data Pointer to Counter Mode
160	OUT(28)=57	39	Register 3. Set Counter Mode to:SOURCE=TC2,
170	OUT (280=00	00	ACTIVE HI TC, BCD, COUNT UP
180	OUT(28)=*		Tens and Ones-Days
190	OUT(28)=*		Thousands and Hundreds-Days
200	OUT(30)=67	43	Load Counter 1 and 2 with Contents of Load Registers

210	OUT(30)=09	HEX 09	Set Load Register of Counter #1
220	OUT(28)=00	00	to Zero
230	OUT(28)=00	00	
240	OUT(30)=10	OA	Set_Load Register of Counter #2
250	OUT(28)=00	00	to Zero
260	OUT(28)=00	00	
270	OUT(30)=68	44	Load Counter #3 from Load Register
280	OUT(30)=39	27	Arm Counters 1, 2, 3
290	STOP		

The following BASIC program:

CONTINUOUSLY SAVES, INPUTS, AND PRINTS THE CONTENTS OF THE TIME OF DAY REGISTERS

500	OUT(30)=167	167 _D =A7 _H . Save Counters 1, 2, 3
510	OUT(30)=17	Set Data Pointer to Counter #1,
520	A=IN(28)	HOLD Register INPUT Tenths and Hundreths-Seconds
530	B=IN(28)	INPUT Tens and Ones-Seconds
540	IF (A#0)+(B#0) GOTO 560	Check for Possible Ripple Carry Error
550	OUT(30)=166	166=A6H. IF error possible, Resave
560	OUT(30)=18	counters 2, 3 Set Data Pointer to Counter #2,
570	C=IN(28)	HOLD Register INPUT Tens and Ones-Minutes
580	D=IN(28)	INPUT Tens and Ones-Hours
590	OUT(30)=19	Set Data Pointer to Counter #3
600	E=IN(28)	INPUT Tens and Ones-Days
610	F=IN(28)	INPUT Thousand and Hundreds-Days
620	PRINT#%,F,E,,D,,C,,B,,A	Print out values in HEX
630	GOTO 500	Jump Back to Beginning

ALARM REGISTER

The AMD 9513 contains two 16 bit alarm registers which are constantly compared with counter registers 1 and 2. When enabled, the outputs of the comparators take the place of the normal outputs of the counters, OUT1 and OUT2. The active level is determined by the setting of the output control, specified in bits 0, 1 and 2 of the individual Counter Mode Registers. Comparators 1 and 2 are enabled by a 1 in Bits 2 and 3 respectively in the Master Mode Register. In the special case that both comparators are enabled and the time of day function has been enabled, OUT2 will be the output of a full 32 bit comparison of both alarm registers with their respective counters. Since the counter registers have accuracy to hundreths of a second, it is impossible to detect a true comparator output condition in BASIC using the 32 bit comparison option, becasue the comparator output will only be true for .01 seconds. The following programs demonstrate how to set up and use Alarm 2 for comparison of hours and minutes.

The following BASIC programs:

830 GOTO 800

PRINTS THE COMPARATOR 2 STATUS. THE STATUS WILL BE A "1" UNTIL THE CLOCK REACHES THE TIME SPECIFIED IN THE ALARM REGISTERS, AT WHICH TIME THE STATUS WILL BECOME A "0". THE "0" WILL LAST FOR ONE MINUTE, THE TIME THAT COUNTER 2 AND ALARM REGISTER 2 ARE THE SAME.

The time is inserted at the locations marked by a "*" in the program. These values are the decimal equivalents of the values indicated, in HEX form. The time in these positions is set to the desired time for the alarm comparators to be true.

BASI	C:		
		HEX	
700	OUT(30)=23	17	Set Data Pointer to Master Mode Register
710	QUT(28)=251	FB	Set Master Mode Register to Comparator 1 Disable, Comparator 2 Enable
720	OUT(30)=15	OF	Set Data Pointer to Alarm 2 Register
730	OUT(28)= *		Tens and Ones-Minutes
740	OUT(28)= *		Tens and Ones-Hours
750	STOP		
800	X=IN(30)		INPUT Status: Byte
	Y=X/4-(X/8)*2		Isolate Bit 4, the Comparator 2 Output (Note: The technique used is for INTEGER BASIC only)
820	PRINT Y		PRINT Output of Comparator 2

Go Back to Beginning

EVENT COUNTING

The following BASIC program will:

SETS UP COUNTER 4 OF THE TIMER TO COUNT RISING EDGES OF THE DATA COMING IN ON SRC1.

BASIC:

D. 10	- 0.	LIEV	
10	OUT(30)=200	HEX C8	Disarm Counter 4
20	OUT(30)=04	04	Set Data Pointer to Counter 4,
30	OUT(28)=41	29	Counter Mode Register Set Counter Mode 4 to Count on Ris
40	OUT(28)=01	01	Edge: Count Source=SRC1, Binary Count, Count Up.
50	OUT(28)=00	00	Set Load Register, Counter 4, to
60	OUT(28)=00	00	Zero
70	OUT(30)=72	48	Load Counter 4 with Load Register
80	OUT(30)=40	28	Arm Counter
90	ST O P		

The following BASIC program will:

READ THE VALUE IN TIMER 4 (TIMER 4 WILL BE COUNTING THE RISING EDGES OF THE DATA COMING IN ON SRC1)

BASIC:

260 GOTO 200

200	OUT(30)=168	A8	Save Counter 4 in Hold Register
210	OUT(30)=20	14	Set Data Pointer to Hold Register 4
220	A=IN(28)		Input Lo and Hi byte of Hold Register 4
230	B=IN(28)		
240	C=B*256+A		Compute Total
250	PRINT C		PRINT Value in Register

Go Back to Beginning

A/D OF SINGLE CHANNEL

The following BASIC program will:

CONTINUOUSLY CONVERT CHANNEL ZERO AND PRINT THE RESULTS ON THE TERMINAL.

BASIC:

10	OUT(16)=04 Out 16,4	Set Command to Load Enable,
20	OUT(18)=00 OUT 18,0	No Auto Incrementing Set Channel to O
30	OUT(20)=00 OUT 20,0	Start Conversion
40	IF IN(16)/128=0 GOTO 40	Wait for "DONE" bit
50	A=IN(18)	INPUT Lo Byte
60	B=IN(20)	INPUT Hi Byte
70	PRINT#%, B, A%	PRINT in Hex
80	GOTO 30	Go Back and Repeat

Note: Line 40 makes special use of INTEGER BASIC to isolate the "DONE" Bit. $\,$

A/D WITH AUTO-INCREMENTING

The following BASIC program:

SETS THE BOARD TO THE AUTO-INCREMENT MODE, STARTING WITH CHANNEL O AND ENDING WITH CHANNEL 9. IT THEN PERFORMS CONTINUOUS CONVERSIONS, PRINTING 10 VALUES IN EACH ROW SO CHANNEL 0 IS IN THE FIRST COLUMN, CHANNEL 1 IN THE SECOND, ETC.

The switches on the daughter board are set to the last channel to be converted in the increment sequence. In this case a 9 (00001001). Lines 20 and 30 set the channel select address on the board to 255, which is necessary since in the auto-incrementing mode this address is automatically incremented before each conversion, making the first channel converted channel 0. The start conversion in line 30 is needed since the specified channel number is not acutally loaded into this register until a conversion is performed. Line 40 sets the register which holds the starting channel in the auto increment sequence to 0; therefore, after converting channel 9, the next channel converted will be 0.

BASIC:

10	OUT(16)=04	Load Enable
20	OUT(18)=255	Set Channel Number to 255
30	OUT(20)=00	Start Conversion
40	OUT(18)=00	Set Channel Number to 0
50	OUT(16)=00	Enable Auto Incrementing
60	FOR X=0 T0 9	9 is the Last Channel to be
70	OUT(20)=00	Converted Start Conversion
80	IF IN(16)/128=0 GOTO 80	Wait for "DONE" bit.
90	A=IN(18)	INPUT Lo Byte
100	B=IN(20)	INPUT Hi Byte
110	PRINT#%,A,B,	PRINT Values in Hex
120	NEXT X	
130	PRINT	End of Row
140	GOTO 60	Go Back and Repeat Process

Note: Line 80 makes special use of INTEGER BASIC to isolate Bit 7 of the input byte.

TIMER CONTROL OF A/D

The following BASIC program:

SETS UP COUNTER 5 OF THE TIMER TO PUT OUT A PULSE ONCE PER SECOND AT OUT 5, AND THEN CONTINUOUSLY CHECKS THE A/D STATUS TO CHECK FOR A "DONE" (END OF CONVERSION) TO USE THIS OPTION.

A jumper must be connected between OUT 5 (Pin 4, connector P3) and the external trigger input (Pin 3, connector P3) located on the mother board. The source of counter 5 is selected as F5, a 100 Hz. square wave. Counter 5 counts from an initial value of 0099 down to 0000 which takes exactly one second since it is set up for BCD count. At 0000, OUT 5 goes active, triggering a conversion of the input at channel 0. The counter then automatically reloads itself with a 0099 and starts the process over.

D	n	-	T	-	
R	Δ	1			

	0.02275	
OUT(30)=23	HEX 17	Set Data Pointer to Master Mode
OUT(28)=255	FF	Register Set Master Mode Register to: BCD
OUT(28)=138	A8	Scaler, Data Pointer Increment
OUT(30)=05	05	Set Data Pointer to Counter Mode
OUT(28)=49	31	Register 5 Set Counter Mode Register 5 to:
OUT(28)=31	1 F	Source=F5, Reload from Load, BCD Count, Active HI TC, Count Down
OUT(28)=153	99	Set Load Register 5 to 0099
OUT(28)=00	00	
OUT(30)=112	70	Load and Arm Counter 5
OUT(18)=00	00	Set Channel to O
OUT(16)=12	OC	Enable External Trigger Input
IF IN(16)/128=0 GOTO :	300	Wait for "DONE" bit
A=IN(18)		INPUT and PRINT Lo and Hi byte of
B=IN(20)		Value just Converted
PRINT#%,B,A.		
GOTO 300		Go Back and Wait for Another
	OUT(28)=255 OUT(28)=138 OUT(30)=05 OUT(28)=49 OUT(28)=31 OUT(28)=153 OUT(28)=00 OUT(30)=112 OUT(18)=00 OUT(16)=12 IF IN(16)/128=0 GOTO : A=IN(18) B=IN(20) PRINT#%,B,A	OUT(28)=255 FF OUT(28)=138 8A OUT(30)=05 05 OUT(28)=49 31 OUT(28)=31 1F OUT(28)=153 99 OUT(28)=00 00 OUT(30)=112 70 OUT(18)=00 00 OUT(16)=12 0C IF IN(16)/128=0 GOTO 300 A=IN(18) B=IN(20) PRINT#%,B,A.

ASSEMBLY language Programs follow.

These programs are similar to the BASIC programs previously described.

The following routines will demonstrate how to:

1. Set up the AD212 board for time-of-day operation

2. Input and save the current time-of-day

3. Set up the AD212 board for use of alarm registers

4. Set up the AD212 board for event counting

- 5. Input data from a single A/D channel and save the result
- 6. Set up the AD212 board for auto-incrementing of the A/D converter

#()() 1

TITLE 'AN-200 Asserbly Language Examples'

```
COPYRIGHT (C) 1980
                            TECHAR INC. REECHLOOD: OHIO
                                    20-DECEMBER-1980
              0010 =
              BASE
                     EDII
                            10H
                                           #BASE T/O PORT
0010 =
              CHE
                    -EQII
                            RASE
                                           *BOARD COMMAND PORT
0010 =
              STAT
                     EQU
                            HASE
                                           #BOARD STATUS PORT
0012 =
              KUX
                     EQU
                            BASE+2
                                           #A/D MULTIPLEXER PORT
0012 =
              AULDE
                     EQ1)
                            BASE+2
                                           $LOW BYTE OF A/D
0014 =
              ADHTGH
                     FOIL
                            BASE+4
                                           SHIGH BYTE OF A/TI
0014 =
              CURT
                     EDU
                            BASE+4
                                           START A/D CONVERT
0010 =
              TIATA
                     FRII
                            BASE+12
                                           $9513 DATA PORT
001E =
              STATUS
                     E011
                            BASE+14
                                           #9513 STATUS PORT
001E =
              COMMAND EQU
                            BASE+14
                                           ‡9513 COMHAND PORT
              *************
              # NAME!
                            SETTOD
              # PURPOSE:
                            THIS ROUTINE SETS UP THE AD-200 BOARD
                            FOR TIME OF DAY OPERATION
               INPIIT:
                            THE INITIAL TIME DATA MUST BE SET (IN
                            BCD FORMAT) IN MEMORY LOCATIONS:
                                   TENTHEHUNDESECS
                                   TENS $ DNES $ SECS
                                   TENS $ ONE S $ MINS
                                   TENSEDNESSHRS
                                   TENS $ ONES $ DAYS
                                   THOUSHUNDSDAYS
             : OUTPUT:
                            AD-200 BOARD SET FOR TIME OF DAY OPERATION
             OTHER:
                            NONE
              : SUBROUTINES
                    USED:
                            NONE
             * NOTES:
                           NONE
             0100
                    DRG
                            100H
             SETTOD:
0100 3EFF
                    TUH
                                          *RESET MASTER MODE
                            A.OFFH
0102 D31E
                    OUT
                            COMMAND
0104 3E17
                    TUH
                           A+17H
                                          *DATA PATR IS MASTER MODE REG
```

		1886 3550000 (53.8951) 10000	TO SUBSE LABITES
0106 Ti31E	DIT	СПКНАКТ	
0108 3EFF	HUT		SET MASTER MODE REG TO:
010A D31C	OUT	TIATA	# BCD. INCR DATA PATR,
010C 3E8A	TUH	A.RAH	* 8 BIT BUS. FOUT ON.
010E 031C	niit	TIATA	* FOUT/10. FOUT SOURCE F5
	3441		
			* COMPARE 1 & 2 ENABLED.
			* TOD ENABLED / 10
0110 3E01	HUT	A.01H	*DATA PNTR = COUNTER HODE REG 1
0112 D31E	DUT	COHMANTI	TENTINE TOTAL MANAGEMENT TO THE PARTY OF THE
0114 3E39	TUH		COUNTER HODE IS:
0116 U31C	DUT	DATA	
200000	001	интн	* SOURCE F5* ACTIVE HI TC* BCD* * COUNT UP
0118 3A2602	LTIA	TENTUCULINACEC	ALDAN TENTUS AND HUNDRETUS OF SEC.
011B 031C		The second secon	*LOAD TENTHS AND HUNDRETHS OF SECS
	DIJT	DATA	
011D 3A2702	LTIA		*LOAD TENS AND ONES SECS
0120 U31C	DUT	DATA	
0122 3E02	TUK	A+02H	*DATA PNTR = COUNTER MODE REG 2
0124 031E	DUT	COMMAND	THE PROPERTY CONTROL OF THE PROPERTY OF THE PR
0126 3E3D	TUM	A.3IIH	COUNTER MODE IS:
0128 D31C	OUT	DATA	SOURCE TC1 . ACTIVE LO TC . BCD .
	1404.1	DOM:	COUNT UP
012A 3A2802	LTIA	TENSERNESENTNS	*LOAD TENS AND ONES MINUTES
0120 0310	DUT	DATA	Service Center William Management
012F 3A2902	LUA	TENSEONESEHRS	*LOAD TENS AND ONES HOURS
0132 0310	OUT	DATA	ACONO LEGG NACO DODAZ
VC32 0.715	001	UHIH	
0134 3E03	TUH	A+03H	*DATA PNTR = COUNTER MODE REG 3
0136 D31E	DUT	COHHAND	
0138 3E39	HUT	A,39H	*COUNTER MODE IS:
013A 031C	DUT	DATA	* SOURCE TC2, ACTIVE HI TC, BCD.
CALTURALITY SCHOOL STATE	13.21	aga cea	COUNT UP
013C 3A2A02	LDA	TENS&DNES&DAYS	
013F 031C	OUT	TIATA	
0141 3A2B02	LUA	THOUSHUNDSDAYS	
0144 U31C	TUO	DATA	
0146 3E43	TUH	A,43H	COUNTERS 1.2 GET CONTENTS OF
0148 D31E	OUT	COMMAND	* LOAD REGISTERS
014A 3E09	TUH	A+09H	\$LOAD REG OF COUNTER 1 = ZERO
014C 031E	DUT	COMMAND	economics of many of confidence of the first tell
014E 3E00	TUH	A+00H	
0150 D31C	DUT	DATA	
0152 0310	OUT	DATA	
	001	:Rdf1709d	
0154 3E0A	TUH		\$LOAD REG OF COUNTER 2 = ZERO
0156 D31E	OUT	COMMANTI	
0158 3E00	HUI	A+00H	
015A 031C	OUT	DATA	
015C D31C	DUT	DATA	

015E 3E44 HUT 0160 D31E DUT 0162 3E27 HUT 0164 D31E DUT 0166 C9 RET

HUI A+27H

A . 44H

CONHAND

FARM COUNTERS 1. 2. 3

*LOAD COUNTER 3 FROM LOAD REG

PAGE

\$004

```
: NAME:
                              GETTOD
               : PURPOSE:
                             INPUT AND SAVE THE CURRENT TIME OF DAY
               : INPUT:
                              FROM AD-200 BOARD
                              CURRENT TOD SAVED IN LOCATIONS
               : OUTPUT:
                                     TENTH$HUND$SECS
                                     TENS $ ONE S $ SECS
                                     TENSEDNES SMINS
                                     TENS $ DNES $ HRS
                                     TENSEDNESSDAYS
                                     THOU $HUND $ DAYS
               : OTHER:
                              HOHE
               * SUBROUTINES
                      USED:
                             NONE
               # NOTES:
                             HONE
              å
              GETTOIL:
0167 3EA7
                      TUH
                             A,0A7H
                                             *SAVE COUNTERS 1.2.3
0169 D31E
                      DILL
                             COKHAND
016B 3F11
                      HUT
                             A.11H
                                             *DATA PNTR = COUNTER 1 HOLD RFG
0160 D31E
                      TUIN
                             COMMANU
OISF DBIC
                      IN
                             TIATA
0171 322602
                      STA
                             TENTH$HUND$SECS
0174 DB1C
                      111
                             TIATA
0176 322702
                      STA
                             TENS $ DNES $ SECS
0179 FF00
                      CPT
                                             *CHECK FOR POSSIBLE RIPPLE
017B CA8601
                      .17
                             POSSIBLESRIPPLE & ERROR
017E 3A2602
                      LTIA
                             TENTH#HUND#SECS
0181 FE00
                      CPI
0183 C28A01
                             NOSRIPPLE
                     JHZ
              POSSIBLESRIPPLE:
0186 3EA6
                     TUM
                             A+OA6H
                                            *IF ERROR POSSIBLE, RESAVE
0188 D31E
                     DUT
                             COMMAND
                                            # COUNTERS 2,3
              NOSRIPPLE:
018A 3E12
                     IUH
                             A,12H
                                            *DATA PRIR = COUNTER 2 HOLD REG
018C 031E
                     OUT
                             COMMAND
018E DB1C
                     111
                             TIATA
0190 322802
                     STA
                             TENS & DNES & MINS
0193 DB1C
                     141
                             DATA
0195 322902
                     STA
                             TENS#DNES#HRS
```

RFG

0198 3E13 0194 031E	TUN	A+13H COMMAND	\$TIATA	PNTR =	CUINTER	3 HOLT:
019C DB1C 019E 322A02 01A1 DB1C 01A3 322B02	MT ATS MJ ATS	DATA TENSEDNESEDAYS DATA THOUSHUNDSDAYS				
01A6 C9	RET PAGE					

: NAME!

AL ARM

PURPOSE:

SET UP AD200 BOARD FOR USE OF ALARM REGISTERS

: TNPUT:

TIME FOR ALARM IS SAVED IN LOCATIONS!

ALARHSHINS ALARMEHRS

IN BCD FORMAT AS ABOUE

: OUTPUT!

ALARM REGISTERS SET

OTHER:

NUME

* SUBROUTINES

USED:

NONE

* NOTES:

THE AMD9513 CONTAINS TWO 16 BIT ALARM REGISTERS LHICH ARE CONSTANTLY COMPARED WITH COUNTER REGISTERS 1 AND 2. LHEN ENABLED. THE OUTPUT OF THE COMPARATORS TAKE THE PLACE OF THE NORMAL OUTPUTS OF THE COUNTERS. DUT1 AND DUT2. THE ACTIVE LEVEL IS DETERMINED BY THE SETTING OF THE THE OUTPUT CONTROL. SPECIFIED IN BITS 0. 1 AND 2 OF THE INDEVIDUAL COUNTER MODE REGISTERS. COMPARATORS 1 AND 2 ARE ENABLED BY A 1 IN BITS 2 AND 3 RESPECTIVELY IN THE MASTER HODE REGISTER. IN THE SPECIAL CASE THAT BOTH COMPARATORS ARE ENABLED AND THE TIME OF DAY FUNCTION HAS BEEN ED. DUT2 WILL BE THE DUTPUT OF A FULL 32 BIT COMPARISON OF BOTH ALARM REGISTERS LITH THEIR RESPECTIVE COUNTERS.

THIS ROUTINE SETS UP ALARM 2 FOR A COMPARSION OF

HOURS AND MINUTES DNLY

ALARH!

01A7 3E17 01A9 031E

TUH DIT

TUH

DIJT

A.17H CONHAND *DATA PNTR = MASTER MODE REG

OLAB SEFB 01AU 031C

A+OFBH DATA

*MASTER MODE REG IS: # COMPARATOR 1 DISABLE COMPARATOR 2 ENABLE *DATA PNTR = ALARM 2 REG

OLAF 3EOF

01B4 U31C

01B9 031C

01B1 3A2C02

01B6 3A2002

TUM

A.OFH

LTIA ALARMENINS

DIIT DATAI ALARMEHRS

LTIA DUT DATAI

01BB C9

RET PAGE

```
: NAME:
                            FUERT
              * PURPOSE:
                            SET UP THE AD200 BOARD FOR EVENT COUNTING
              : INPUT:
                            NONE
              : DUTPUT:
                            BOARD SET FOR EVENT COUNTING
              : OTHER:
                            NONE
              * SUBROUTINES
                    USED:
                            NONE
              * NOTES:
                            COUNTER 4 OF THE TIMER IS SET TO COUNT RISING
                            EDGES OF THE DATA COMMING IN ON SRC1
             EVENT:
01BC 3EC8
                    TUH
                            A:008H
                                          #DISARM COUNTER 4
01BE 031E
                    DUT
                            COMMAND
01C0 3E04
                    TUM
                            A.04H
                                          #DATA PRIR = COUNTER 4 MODE REG
0102 D31E
                    DUT
                           COMMAND
01C4 3E29
                    TUM
                           A,29H
                                          *COUNTER MODE 4 IS:
0106 0310
                    DUT
                                          * COUNT ON RISING EDGE, SOURCE = SRC1
                           TIATA
                                          # BINARU COUNT, COUNT UP
01C8 3E01
                    IUH
                           A.01H
01CA 031C
                    DUT
                           DATA
01CC 3E00
                    TUM
                           A+00H
                                          *LOAD REG COUNTER 4 = ZERO
01CE 031C
                           DATA
                    DUT
01D0 B31C
                    OUT
                           DATA
01D2 3E48
                    TUH
                           A: 48H
                                          $LOAD COUNTER 4 LITH LOAD REG
01D4 031E
                    DUT
                           COMMAND
01D6 3E28
                    TUM
                           A, 28H
                                          FARM COUNTER
01D8 D31E
                    DUT
                           DAMMAND
OLDA C9
                    RET
```

PAGE

```
: HAME!
                           STRPLEATOU
              : PURPOSE:
                           INFUT DATA FROM A SINGLE A/D CHANNEL AND
                            SAVE THE RESULT
              : THIPHT:
                           NONE
              * OUTPUT:
                           DATA FROM A/D CHANNEL O IS SAVED IN LOCATIONS:
                                   LOUSBYTE
                                   HIGHEBYTE
              : DTHER:
                           NONE
              * SUBROUTINES
                    USED:
                           NONE
              : NOTES:
                           NONE
             SIMPLEATOD:
0208 3E04
                    TUH
                           A . 04H
                                         *SET BOARD FOR LOAD ENABLE
020A D3t0
                    DUT
                           CHU
                                          # NO AUTO INCREMENT
020C 3E00
                    IUM
                           A+00H
                                          #SET A/D MUX FOR CHANNEL O
020E 0312
                    DILL
                           KUX
0210 D314
                    DILL
                           CURT
                                         START CONVERT
             TILOOP:
0212 0810
                    TN
                           STAT
                                         *GET A/D STATIJS
0214 E680
                    ANI
                           BOH
                                         *MASK DUT DONE BIT
0216 FE00
                    CPI
                           0
                                         # UNNET
0218 CA1202
                    JZ
                           DLOOP
                                         ; IF NOT. LOOP
021B DB12
                    T ??
                           AULDU
                                         #GET LO BYTE FIRST
021B 322E02
                    STA
                           LOWEBYTE
0220 DB14
                    141
                           ADHIGH
                                         *THEN HIGH BYTE
0222 322F02
                    STA
                           HIGHEBYTE
0225 C9
                    RET
```

PAGE

					* * * * * * * * * * * * * * * * * * * *	
	;		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	****	3 9 4 4 4 4 4 4 4 4 7 9 4 7 4 7 4	# #
0559	TENTHEHUNDESECS	TrS	1			
0227	TENSEONESESECS	US	1			
0228	TENSEDNESCHING	US	1			
0556	TENSEDNESSHRS	TIS	1			
0224	TENSSONESSDAYS	US	1			
0558	THOUSHUNDSDAYS	DS	t			
0220	ALARMENINS	T/S	1			
0550	ALARMSHRS	US	1			
022E	LOMABALE	TIS	1			
022F	HIGHSBYTE	US	1			
0230	ENO					

AUTOATOD

PURPOSE: SET UP THE AD200 BOARD FOR AUTO TRIGGERING OF THE A/D CONVERTER.

: INPUT: NOWE

OUTPUT: NOWE

OTHER: NONE

* SUBROUTINES

USEU: NONE

OUNTER 5 IS SET TO ISSUE A PULSE ONCE EVERY SECOND. A JUMPER MUST BE INSTALLED BETWEEN

OUT-5 (PIN 4. CONNECTOR P3). AND THE

EXTERNAL TRIGGER INPUT (PIN 3. CONNECTOR P3)
LOCATED ON THE MOTHER BOARD. LITH THIS DONE,
THE A/D CONVERTER LILL START CONVERT EACH TIME

COUNTER 5 PULSES.

THE SOURCE OF COUNTER 5 IS SET TO F5. A 100HZ SOURRE LAVE. THE COUNTER COUNTS DOWN FROM AN

INITIAL VALUE OF 99H IN BCD MODE.

AUTOATOD:

HU	I UMIUU.		
01DB 3E17	TUM	A+17H	#DATA PNTR = MASTER MODE REG
01D0 D31E	DUT	COKHAND	
OIDF 3EFF	TUH	A.OFFH	*MASTER MODE REG IS:
01E1 031C	DUT	DATA	# BCD, INCR DATA PHTR
01E3 3E8A	TUH	A,8AH	The state of the s
01E5 D31C	OUT	DATA	
01E7 3E05	TUH	A,05H	DATA PNTR = COUNTER MODE REG 5
01E9 D31E	OUT	COMMAND	TOTAL TRAIN - COUNTER HODE REG 5
01EB 3E31	TUH	A+31H	*COOUNTER MODE REG 5 IS:
01EU 031C	DUT	TIATA	* SOURCE F5. AUTO RELOAD.
01EF 3E1F	HUI	A+1FH	* BCD COUNT, ACTIVE HI TC.
01F1 D31C	TUO	DATA	÷ כסטאד סטעא
01F3 3E99	TUH	A,99H	SET INITIAL COUNT
01F5 D31C	OUT	DATA	\$ TO 99
01F7 3E00	HUT	A,00H	7 10 //
01F9 D31C	OUT	DATA	
01FB 3E70	IUH	A,70H	*LOAD AND ARM COUNTER 5
O1FU D31E	OUT	COMMAND	TEOR ON BUT GOOKIER 3

78

0207 09

RET PAGE CHU

APPLICATION NOTE 1:OPERATION OF THE AD231 EXPANDER BOARDS IN THE FREE—RUN MODE


Although the AD212, Rev.C is not designed to function in the free-run mode, the addition of a simple wire wrap jumper can enable this mode. The wire wrap jumper should be connected between pin 5 and pin 8 of jumper area C on the daughter board. Jumpers between 8C and 9C and between 5C and 17C are removed and a jumper is added between 19C and 20C. All other jumpering and other considerations are the same as for the free-run mode when using an expander.


APPENDIX A

DESCRIPTION OF HOOKUP FOR EXTERNAL TRIGGER



THE EXTERNAL TRIGGER MUST PROVIDE A CONSTANT LEVEL:





APPENDIX B - AD212 MOTHER BOARD SWITCH ASSIGNMENTS

darkened portion of each switch is depressed

13.000 INPUT RANGE PARAMETERS

	E.		
	* * * THROUGHPUT	3.8KHZ 7.5KHZ 12KHZ 20KHZ 40KHZ	40KHZ 40KHZ
**	SYSTEM ACCURACY	±0.1% ±0.08% ±0.7% ±.05% ±.03% ±.03%	+.03%
CHART OF INPUT RANGE PARAMETERS	AMP SETTLING TIME	250US 120US 70US 40US 15US 15US	15US 15US
OF INPUT RAN	** Rext (a) Cext	0.015UF 6800PF 3300PF 1500PF NONE	NONE
CHART	REXT (A	20.02 50.13 100.5 202.0 2222 6667	ZO.OK NONE
	GAIN	1000 400 200 100 10	7 . [
	INPUT RANGE	±10MV ±25MV ±50MV ±100MV ±1.0 VoLT ±2.5 VoLTS	±10.0 Volts

WITH A/D SET UP FOR BIPOLAR OPERATION I.E. 13U TO 14U

FOR UNIPOLAR OPERATION TIE 13U TO 14 U AND 14L

 $** R_{EXT} = 20000/(G-1)$

*** THROUGHPUT TIME = AMPLIFIER SETTLING TIME + A/D CONVERSION TIME

$$70 + 10 = 800$$
 = 12KHz

$$40 + 10 = 500S = 20KHZ$$

15 + 10 = 250S = 40KHZ

$$15 + 10 = 250S = 40KHz$$

CHART OF INPUT RANGE PARAMETERS

SYSTEM

THROUGHPUT RATE


(in Hz)

Rext Unipolar Bipolar GAIN DT5716|DT5714 DT57161 DT5714 DT5716 | DT5714 | DT5716 DT5714 (in Ohms) ±5mV 0 to +5mV 2000 50.02 0.470 0.100 24 0 6.0 ±.13% ±.14% 166 0 to +10mV ±10mV 1000 100.10° 0.220 0.056 12.0 3.0 ±.06% 80 ±.08% 333 0 to +25mV ±25mV 400 250.62* 0.082 0.022 4.8 1.2 ±.035% ±040% 200 833 0 to +50mV ±50mV 200 502.51° 0.039 ±020% ±022% 0.010 2.4 .6 400 1600 0 to 100mV ±100mV 100 1,010.1* .022 0.0047 1.2 .3 ±.010% ±.020% 800 3300 0 to +1V ±1V 10 11,111* None .3 .07 ±.010% None ±.015% 2500 10,000 0 to -2.5V ±2.5V 4 33.333 • None None .3 .07 ±.010% ±.012% 2500 10,000 0 to +5V ±5V 2 100.000 * None None .3 .07 ±.009% 2500 ±.01% 10,000 ±10V 0 to +10V 1 NONE None .3 .07 None ±.0075% ±01% 2500 10,000

Throughput Time = Amplifier Settling Time +A D Conversion Time REXT = (G-1)

DT5714 and DT5716

^{*} These resistors are offered as a Precision Resistor Gain Selection Kit, Model number DT13-10501-4, for high accuracy gain setting.



5 ţ.

5

-