VB3 80 CHARACTER VIDEO INTERFACE S-100 BUS

INSTRUCTION MANUAL

SEPTEMBER 1981

SSM Microcomputer Products, Inc. 2190 Paragon Drive San Jose, California 95131

TELEPHONE: (408) 946-7400 TWX: 910-338-2077

TELEX: 171171

DDD: (408) 946-3644 (110 BAUD)

VB3 80 CHARACTER VIDEO INTERFACE S-100 BUS

INSTRUCTION MANUAL

SEPTEMBER 1981

SAMON MINES

SSM Microcomputer Products, Inc. 2190 Paragon Drive San Jose, California 95131

TELEPHONE: (408) 946-7400 TWX: 910-338-2077 TELEX: 171171 DDD: (408) 946-3644 (110 BAUD)

IMPORTANT

MODIFICATION

To Your VE3 Kit

Congratulations on buying your SSM VB3 kit, and welcome to the group of thousands of satisfied SSM customers. We were unable to incorporate the latest engineering changes into the original photographic artwork and still manufacture the boards within our delivery schedule commitments. Therefore, we have cut 5 traces, and would like you to add 4 short jumper wires to your board after you have completed construction. The correct schematic is included in your manual. Please use the instructions on the reverse side of this sheet. We want to assure you that your board still has its full SSM warranty, and we stand behind it as we do for all of our products. We're sure you will be pleased with its performance.

VB3 KIT MODIFICATION INSTRUCTIONS

NOTE:

- Silkscreen for "C11" polarity is missing. Install "C11" with "+" sign to the right (looking at component side of board, with bus connector fingers down).
- Silkscreen for "CR1" polarity is missing. Install "CR1" with band to the right (looking at component side of board, with bus connector fingers down).

Ater you have performed all of the assembly instructions, then:

- Cut trace, on non-component side of board, from U12, pin 9 to U12, pin 10. (We did it for you.)
- Cut trace, on non-component side of board, from U12, pin 8 to U1, pin 12. (Don't worry about tracking the trace all the way to U1, pin 12. There is only one trace coming off of U12, pin 8.) (We did it for you.)
- On non-component side of board, add jumper wire (supplied) from U12, pin 8, to U12, pin 9.
- On non-component side of board, add insulated jumper wire (supplied) from U12, pin 10 to U1, pin 12.
- Cut trace, on non-component side of board, between U1, pin 1 and U2, pin 20 (etc.). Cut the trace near U1, pin 1 before the feedthrough eyelet. (We did it for you.)
- Cut trace, on non-component side of board, between U1, pin 2 and the nearby feedthrough eyelet (after the "L" shaped junction of the trace that goes to U2, pin 6). In other words, cut the portion of the trace between the feedthrough eyelet and the trace that connects U1, pin 2 and U2, pin 6. (We did it for you.)
- Cut trace, on non-component side of board, (that was) between U1, pin 1 and U2, pin 10. Cut it fairly close to U2, pin 10. (We did it for you.)
- On non-component side of board, add insulated jumper wire (supplied) from U1, pin 2 to U23, pin 3.
- On non-component side of board, add insulated jumper wire (supplied) from U1, pin 1 to U23, pin 1.
- On non-component side of board, add insulated jumper wire (supplied) from U1, pin 1 to U2, pin 10.
- FINISHED! (Enjoy)

TABLE OF CONTENTS

1.0 INTRODUCTION

2.0 ASSEMBLY INSTRUCTIONS

- 2.1 Unpacking
- 2.2 Resistor Installation
- 2.3 Diode Installation
- 2.4 Socket Installation
- 2.5 Capacitor Installation
- 2.6 Transistor Installation
- 2.7 Crystal Installation
- 2.8 Regulator Installation
- 2.9 Connector, Header, and Switch Installation

3.0 FUNCTIONAL CHECK

- 3.1 Short Test
- 3.2 Voltage Check
- 3.3 Visual Inspection
- 3.4 IC Installation/Test Procedure
- 3.41 Memory Test
- 3.42 Keyboard Test
- 3.43 Video Test

4.0 SETTING UP YOUR VB3

- 4.1 External Sync Polarity
- 4.2 Character Size (Dot Width)
- 4.3 Keyboard Addressing
- 4.4 Address Strobe Option
- 4.5 Keyboard Connector
- 4.6 Display Memory Addressing
- 4.7 CRT Controller I/O Ports
- 4.8 EPROM Set-up (2716/2732)
- 4.9 Video Output Connector
- 4.10 Bank Select
- 4.11 MWRITE Option
- 4.12 Standard Hardware Configuration

5.0 THEORY OF OPERATION

- 5.1 CRT Controller Registers
- 5.2 User Defined Character Set
- 5.3 New Line Lengths
- 5.4 Interlace vs. Non-Interlaced Video
- 5.5 Composite Video vs. Seperate Video
- 5.6 Character Matrix Combinations
- 5.7 Attribute Byte

6.0 SOFTWARE

- 6.1 CP/M Compatible Driver Routine
- 6.2 Intelligent CRT Driver
- 6.3 VB3 Graphics Routine
- 6.4 Memory Test
- 6.5 Video Test

7.0 CIRCUIT DESCRIPTION

- 7.1 Display Memory Addressing
- 7.2 CRT Controller Addressing
- 7.3 Keyboard, Status, and Board Enable Addressing
- 7.4 Dot and Character Clock Generation
- 7.5 Internal Address Bus and the Mapper PROMs
- 7.6 Internal Data Bus
- 7.7 Character and Attribute Generation
- 7.8 Screen Blanking During Memory Access
- 7.9 Composite Video Generation

8.0 TROUBLESHOOTING HINTS

9.0 WARRANTY

APPENDIX:

ASSEMBLY DRAWING
JUMPER DRAWING
SCHEMATICS
VB3 PARTS LIST
SMC 5037 CRT VIDEO TIMER AND CONTROLLER DATA SHEET
SMC 8002 CRT VIDEO DISPLAY ATTRIBUTES CONTOLLER/VIDEO GENERATOR DATA SHEET

Edited By: Dan Fischler Illustrated By: Judith Sisko

© 1980 SSM Microcomputer Products, Inc. All Rights Reserved

Part Number: MN0023

1.0 INTRODUCTION

The SSM VB3 memory mapped video display board provides a flexible video display system for S-100 bus computers.

A maximum of 4096 bytes of contiguous memory may be directly mapped to the screen as characters or graphics.

The display may be programmed for up to fifty 80-character lines (or fifty-one on European standard monitors) featuring upper and lower case letters with descenders. Optionally, the user may display 20, 32, 40, 64, 72, 96, and 132-characters per line using optional mapping PROM's available at extra cost from SSM.

The VB3 features a second RAM block in addition to the video RAM which contains "attribute" bytes to control the display of each individual character. These attributes allow any individual character to appear as a standard alphanumeric upper/lower case font or an alternate user-programmed font. (SSM includes with the VB3 one alternate character font. This is a 6 x 7 matrix character set for displaying the maximum number of text lines using the lowest number of raster lines possible.) In addition, the character may be displayed in normal or low intensity, reverse video (black on white), with an underscore or strike-through mark, blinking, blanked or as a thin line or dot graphics.

CP/M, MAC, and ASM are registered trademarks of Digital Research, P.O. Box 579, Pacific Grove, California 93950.

⁸⁰⁸⁰ and 8085 are registered trademarks of Intel Corp., 3065 Bowers Avenue, Santa Clara, California 95051.

Z-80 is a registered trademark of Zilog Inc., 10340 Bubb Road, Cupertino, California 95014.

VB3 is a trademark of SSM Microcomputer Products, Inc., 2190 Paragon Drive, San Jose, California 95131.

2.0 ASSEMBLY INSTRUCTIONS

Refer to the ASSEMBLY DIAGRAM and JUMPER DIAGRAM in the Appendix during assembly and test procedures.

2.1 UNPACKING

- [] Unpack and check each of the parts against the PARTS LIST provided.
- [] It is a good idea to arrange the parts in a small tray or box to allow for easy identification and accessibility during assembly.

2.2 RESISTOR INSTALLATION

NOTE: Be sure all resistors and diodes are flush against the PC board. This will insure proper socket installation. DO NOT install R19 at this time.

- [] Install and solder THREE (3) 100 ohm resistors (brown, black, brown) at locations R5, 6, and 10.
- [] Install and solder TWO (2) 1K ohm resistors (brown, black, red) at locations R8 and R9.
- [] Install and solder FIFTEEN (15) 10K ohm resistors (brown, black, orange) at locations R1, 2, 3, 4, 13, 20, 21, 22, 23, 24, 25, 26, 28, 29, and 30.
- [] Install and solder TWO (2) 220 ohm resistors (red, red, brown) at locations R7 and R27.
- [] Install and solder ONE (1) 390 ohm resistor (orange, white, brown) at location Rll.
- [] Install and solder THREE (3) 2.7K ohm resistors (red, violet, red) at locations R14, R15, and R18.
- [] Install and solder TWO (2) 470 ohm resistors (yellow, violet, brown) at locations R16 and R17.
- [] Install and solder ONE (1) 20K ohm resistor (red, black, orange) at location R12.
- [] Install and solder THREE (3) 2.7K ohm resistor networks at locations RPl, 2, and 3. Use caution in installing these components—— RPl MUST have Pin 1 to the LEFT side of the board. RP2 and RP3 MUST have Pin 1 towards the TOP of the board.

2.3 DIODE INSTALLATION

[] Install and solder ONE (1) 1N5242 (alternately a 1N4742) zener diode at location CRl. Use caution in installing this component— the banded end (+) MUST be to the RIGHT side of the board.

2.4 SOCKET INSTALLATION

NOTE: DO NOT install integrated circuits until specifically instructed to do so.

[] Install the 14, 16, 18, 24, 28, and 40 pin IC sockets on the printed circuit board. Orient Pin 1 towards the top of the board or to the left, as applicable. See Figure 1 for information on locating Pin 1 on each socket.

NOTE: DO NOT install sockets at locations S1, S2, S3, or S4. Switches will be installed at these locations in a later step.

FOURTEEN (14)	14-pin sockets at U6,8,9,10,12,13,14, 15,19,20,keyboard, 24,30,35
TWENTY-ONE (21)	16-pin sockets at U2,3,4,5,7,11,16,17, 18,21,22,23,25,26,29, 32,33,34,36,37,38
SIXTEEN (16)	18-pin sockets at U39,40,41,42,43,44,45, 46,47,48,49,50,51,52, 53,54
TWO (2)	24-pin sockets at U27,28
ONE (1)	28-pin socket at U31
ONE (1)	40-pin socket at Ul

SOCKET TYPES




FIGURE 1

- [] When all sockets are inserted, place a piece of stiff cardboard over the sockets to hold them in place and turn the board over to expose the reverse side.
- [] On each socket, solder Pin I and the pin diagonally opposite it to 'tack' (lightly solder) each socket in place. When all sockets are tacked in place, turn the board over and examine each socket to make sure it is flush against the board. If needed, reheat the pins and adjust any sockets not firmly mounted.
- [] When all sockets are properly seated, solder the remaining pins of each socket. **DO NOT** overheat.

2.5 CAPACITOR INSTALLATION

NOTE: DO NOT install Cl6 at this time.

- [] Install and solder TWENTY-NINE (29) 0.1 uf monolithic capacitors at locations Cl, 2, 3, 4, 5, 7, 8, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, and 36.
- [] Install and solder ONE (1) 100 pf disc ceramic capacitor at location C6.
- [] Install and solder ONE (1) 1000 pf (.001 uf) disc ceramic capacitor at location C9.
- [] Install and solder FOUR (4) 4.7 uf dipped tantalum capacitors at locations Cl0, 11, 23, and 30. Use caution in installing these components—— Cl0 and C23 MUST have the positive (+) end to the LEFT side of the board, Cl1 MUST have the positive (+) end to the RIGHT side of the board, and C30 MUST have the positive (+) end towards the BOTTOM of the board.

2.6 TRANSISTOR INSTALLATION

[] Install and solder ONE (1) 2N3904 (alternately a 2N2222) transistor at location Ql. Align the leads with the respective holes, align the case with the silkscreen, and insert so that about 1/4 inch of lead remains between the body of the transistor and the component side of the board.

2.7 CRYSTAL INSTALLATION

[] Install and solder ONE (1) 16 MHz crystal at location Y1. Two holes have been provided on either side of the crystal to solder a strap over the crystal to hold it down. Use a resistor lead to make this strap. DO NOT overheat the crystal.

2.8 REGULATOR INSTALLATION

- [] Place FOUR (4) 7805 regulators on the board so that the mounting hole in the regulator is in line with the hole in the board. Mark the leads for proper bending to match the holes in the board (allow for bend radius).
- [] Bend the regulator leads to match the holes in the board.
- [] If available, apply thermal compound to the back side of each regulator case (the side that will contact the heatsink). Use just a little thermal compound. Too much is worse than none at all.
- [] Install and solder THREE (3) 7805 regulators at locations X1, 2, and 3 so that the following order results from back to front: screw, PC board, heatsink, regulator, lock washer, and nut. Be sure the regulators and heatsinks lay flush against the board and then solder all regulator leads.

[] Install and solder ONE (1) 7805 regulator at location X4 using the special heatsink provided (This heatsink has a double-hole drilled in it. Refer to Figure 2 for further information) so that the following order results from back to front: screw, PC board, heatsink, regulator, lock washer, and nut. Be sure the regulator and heatsink lay flush against the board and then solder all regulator leads.





FIGURE 2

[] Install and solder ONE (1) 78L12AC regulator at location Q2. Align the leads with the respective holes and insert so that about 1/4 inch of lead remains between the body of the regulator and the component side of the board.

2.9 CONNECTOR, HEADER, and SWITCH INSTALLATION

[] Install and solder the 20 pin right-angle connector at the upper left corner of the board. Position the connector such that the side with the 90 degree bend is soldered to the PC board. See Figure 3 for proper orientation.



[] Install and solder TWO (2) sets of three wire-wrap header pins at locations E2, 3, 4 and E5, 6, 7 on the front of the board (short pin end into board). Cut to length.

- [] Install and solder TWO (2) four position DIP switches at locations Sl and S2. Be sure position 1 is to the left.
 - [] Install and solder TWO (2) eight position DIP switches at locations S3 and S4. Be sure position 1 is toward the top of the board.

3.0 FUNCTIONAL CHECK


WARNING! DO NOT INSTALL OR REMOVE BOARDS WITH POWER ON. DAMAGE TO THIS AND OTHER BOARDS COULD RESULT.

3.1 SHORT TEST

- [] If an ohmmeter is available, measure the resistance between pin 50 (negative meter probe) and pin 1 (positive meter probe) on the edge connector and verify a resistance of 20 ohms or greater. If your reading is below 20 ohms, check your board for possible shorts.
- [] If an ohmmeter is available, measure the resistance between pin 50 (negative meter probe) and pin 2 (positive meter probe) on the edge connector and verify a resistance of 1000 ohms or greater. If your reading is below 1000 ohms, check your board for possible shorts.
- [] If an ohmmeter is available, measure the resistance between pin 52 (negative meter probe) and pin 50 (positive meter probe) on the edge connector and verify a resistance of 1000 ohms or greater. If your reading is below 1000 ohms, check your board for possible shorts.

3.2 <u>VOLTAGE CHECK</u>

[] Apply power (+8v to +10v) to the board by plugging into the computer or by connection to a suitable power supply (with power turned-off). Measure the outputs of the +5v regulators (X1, X2, X3, X4). The voltage should be +5.0v (+/- 0.2v). If the regulator doesn't meet this test, check the board for shorts or errors. (See Figure 4 for the pin assignments of the regulator.)



CAUTION: WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGULATORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES AND HANDS. BETTER SAFE THAN SORRY-- KEEP YOUR FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THE INITIAL POWER-UP OF YOUR BOARD.

[] Apply power (+16v to +18v) to the board by plugging into the computer or by connection to a suitable power supply (with power turned-off). Connect the negative meter probe to Ul pin 6 and the positive meter probe to Ul pin 13. The voltage present should be +12v (+/- 0.6v). If the regulator doesn't meet this test, check the board for shorts or opens to Q2.

[] Apply power (-16v to -18v) to the board by plugging into the computer or by connection to a suitable power supply (with power turned-off). Connect the negative meter probe to point El (refer to the JUMPER DRAWING in the APPENDIX for location) and the positive meter probe to the cathode of CRl (the banded end). The voltage present should be -12v (+/- 0.6v). If the voltage present is not within this range, check the board for shorts or errors.

3.3 YISUAL INSPECTION

[] Now, look over the board carefully. Check for solder bridges, colder solder joints, and unsoldered pins. Also, using the ASSEMBLY DRAWING in the APPENDIX, check for improper part location or polarity. A few minutes of careful inspection could save hours in troubleshooting later.

3.4 IC INSTALLATION/TEST PROCEDURE

[] Refer to the ASSEMBLY DIAGRAM in the APPENDIX to install the following integrated circuits. BE CERTAIN THAT PIN 1 OF EACH IC IS ORIENTED PROPERLY. It is sometimes helpful to bend the leads of the IC's SLIGHTLY inward by placing the IC package on its side and applying firm pressure. This assures the leads will be straight and makes it easier to install the device in a socket.

3.41 MEMORY TEST

[] Install the following IC's as shown in the ASSEMBLY DIAGRAM:

[] U2	74LS257
[] 05	74LS139
[] U6	74LS86
[] 07	74LS163
[] U8	74LS74
[] U9	74S02
[] U10	7406/7416
[] U12	74LS02
[] U13	74LS08
[] U14,U35	74LS32
[] U15,U20	74LS04
[] U16	74LS175
[] U21,U22,U29	74LS367
[] U25	DM8131
[] U30	74LS00
[] U33,U34,U37,U38	DM8216

[] At this point the VB3 is set up as a memory board only. Now insert the memory IC's. THE FOLLOWING IC'S ARE EXTREMELY SENSITIVE TO STATIC ELECTRICITY. AVOID TOUCHING THE IC LEADS WITHOUT FIRST TOUCHING THE BOARD TO MAKE SURE BOTH ITEMS ARE ATTHE SAME STATIC POTENTIAL.

[] U39,40,43,44 [] U47,48,51,52 2114L

[] The VB3 may now be tested as a standard 8K memory board (Refer to section 4.4 for proper address strobe and section 4.6 for memory address selection prior to running a memory test. The address strobe option MUST be selected to either 8080 or Z-80 mode prior to attempting this test. Failure to do so may inhibit normal system operation.). The VB3 memory map will start on an 8K boundary determined by the setting of switch S2 positions 1, 2, and 3 with 2K of RAM, 2K of OFFH bytes, 2K of RAM, and 2K of OFFH bytes. A memory test program has been provided in section 6.4 to perform this part of the VB3's check-out.

(If you have the 80×50 expansion option, add the memory chips at U41, 42, 45, 46, 49, 50, 53, 54 to make the VB3's memory contiguous for 8K).

3.42 KEYBOARD TEST

[] Install the following IC's as shown in the ASSEMBLY DRAWING:

ſ	1	U17		74LS367
[]	U18		74LS139
[]	U23		DM8131
[]	U24		74LS136
ĺ]	U27		8212

[] The VB3's keyboard input may now be tested. Address the keyboard input to an unused I/O port pair. (See Section 4.3 for keyboard addressing). Temporarily ground pin 1 of the keyboard connector (keyboard socket pin 7 or 8) temporarily by a thin jumper wire, then the status port (KSTAT) will have bit D0=0 for testing purposes. Reading the data port (KDATA) will clear the D0 bit.

3.43 VIDEO TEST

[] Install the following IC's as shown in the ASSEMBLY DIAGRAM:

[]	U3	82S131/DM54S571 (80-L)
[U4	82S131/DM54S571 (80-H)
[]	U11	74LS123/74123
	U26	DM8131
[]	U32,36	8216
[]	U1	SMC5037
[]	U31	SMC8002
[]	U28	2716 (6 x 7 character set)

NOTE: Install U19 (74LS74) only after you have set up the board (Section 4.0) to your needs and operated it to verify no problems exist. U19 controls the bank select feature and need only be installed if the VB3 is going to overlay some other memory board equipped with Phantom Disable (Bus pin 67).

[] Enter the video test routine in section 6.5 into RAM starting at location 0100 hex. (This program is provided in two formats, 8080 assembly language and 8080 machine code.) When the program is fully entered, execute it at location 0100 (hex). The VB3 will be

initialized for an 80 x 16, non-interlaced display. This routine assumes the VB3's keyboard is addressed at port E0 (hex) and the CRT controller ports will start at D0 (hex).

4.0 SETTING UP YOUR VB3

4.1 EXTERNAL SYNC POLARITY

If external sync is not being used, all positions of Switch Sl should be left open (off). If external sync is being used, the switch settings depend on the polarity of the external sync signal.

SYNC POLARITY

- For a negative horizontal sync input (negative TTL pulses), set Switch Sl, position 1 CLOSED (ON).
- > For a positive horizontal sync input (positive TTL pulses), set Switch Sl, position 1 OPEN (OFF).
- > For a negative vertical sync input (negative TTL pulses, set Switch Sl, position 2 CLOSED (ON).
- > For a positive vertical sync input (positive TTL pulses), set Switch Sl, position 2 OPEN (OFF).

The vertical and horizontal rates of the VB3 need to be set to a slightly higher frequency than the signal that you are trying to synchronize with, for correct operation. This can be done by picking a smaller 'HCOUNT' (see Section 5.1, Register 0 for information) to raise the vertical and horizontal rates proportionately.

4.2 CHARACTER SIZE (DOT WIDTH)

A character is sent out from the VB3 as a series of white dots at a rate of 16 MHz rate. (This rate is set by the frequency of crystal Y1. The frequency may need to be changed for special applications, for example, line lengths of other than 80 columns.) A counter is used on the VB3 to count the number of dots that will represent one character width, and feeds this character width internally to the CRT controller (U1, pin 12) to set up all the video timing.

The number of dots per character horizontally is set by Switch S2. The following settings are possible:

	SWI	ГСН	POSI	TION	
DOTS/CHARACTER	1	2	<u> 3</u>	4	
6	1	0	1	0	0 = Closed
7	1	0	0	1	1 = Open
8	1	0	Ö	0	₹ . ·
9	0	1	1	1	
10	0	1	1	0	
11	0	1	0	1	
12	0	1	0	0	

NOTE: 9 dots per character is the recommended character width when using the SMC 8002 (7 x 9) character set. When using the alternate character set contained in U28 (6 x 7) it is recommended that 8 or 9 dots per character be used.

4.3 KEYBOARD ADDRESSING

Switch S3 is used to select the address of the keyboard status (KSTAT) and data port (KDATA) addresses.



The I/O ports may be set to any I/O port pair from 00 to FF (hex). Additionally, either the status or the data port may be set to the first I/O port of the pair.

KDATA PORT	1	2	3	4	5	· · · · · · · · · · · · · · · · · · ·	7	8	Switch Position
ADDRESS	A7	A6	A 5	A4	A3	A2	Al	PR	Address Line
00	0	0	0	0	0	0	0	0	0 = Closed (ON)
01	0	0	0	0	0	0	0	1	1 = Open (OFF)
02	0	0	0	0	0	0	1	0	
03	0	0	0	0	0	0	. 1	1	
04	0	0	0	0	0	1	0	0	
0.5	0	0	0	0	0	1	0	1	
06	0	0	0	0	0	1	1	0	
07	0	0	0	0	. 0	1	1	1	
08	- 0	0	0	0	. 1	0	0	0	
09	0	0	0	0	1	0	0	1	
0A	0	0	0	0	1	0	1	0	
0 B	0	0	0	0	1	0	1	1	
0C	. 0	0	0	0	1	1	0	0	
0 D	0	0	0	0	1	1	0	1	
0E	0	0	0	0	1	1	1 '	0	
0F	0	0	0	0	1	1	· 1	1	
10	0	0	0	1	0	0	. 0	0	
. •									
•	*								
• .									
•									
• .									

NOTE: Software from SSM will use ports EO and El for the keyboard status and data ports, respectively.

1

1

1

1

1

PR = Port Reverse Switch

1

1

1

1

1

1

E0

El

FF

1

4.4 ADDRESS STROBE OPTION

The address decoder IC for the on-board RAM is an 8131 (U25). This part can be strobed to latch the address in addition to a simple compare function.

Standard 8080 or Z80 CPU
with 8080 timing: connect E6 to E7 (strobed)
Z80 timing: connect E5 to E6 (not strobed)
IEEE 696 timing: see special NOTE in this section

This strobe is generated by NANDing the Øl clock (S-100 bus pin 25) and PSYNC (S-100 bus pin 76) and then applying this signal to the enable input of U25. Both of these signals are true (Logic 1) during a valid memory address, thereby, generating a logic 0 enable signal from the output of U30 pin 3. Certain Z-80 CPU boards could use the strobed addressing option (8080 timing), the SSM CB-2, for example, could be used in this mode. To determine if your CPU can be used with the strobe option, check your CPU board manual to be sure the timing relationships between Øl, PSYNC, and the address bus are correct.

The latching action will reduce the possibility of bus noise creating a valid address and blanking the screen when not wanted. It is recommended, in all cases, to have a terminated S-100 motherboard or use a terminator board (such as the SSM T1) to reduce noise and prevent floating signal lines in the computer.

NOTE: The new IEEE standard has created a new signal on that bus which replaces Øl (pin 25). This new signal is called PSTVAL and is similar to PSYNC nanded with Øl. If your CPU generates PSTVAL, tie pin E6 on the VB3 to U30, pin 1 with a jumper wire.

4.5 KEYBOARD CONNECTOR

The keyboard is connected to the VB3 board using a 14 pin DIP socket. The pin assignments are as follows:

PIN 3 PIN 4 PIN 5 Data Bit 5 PIN 5 Data Bit 3 PIN 6 PIN 7 Signal Ground PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6 PIN 13 Not Used	PIN 1 PIN 2	Positive strobe INT	input	from	keyboard	(see	note)
PIN 5 Data Bit 3 PIN 6 Data Bit 1 PIN 7 Signal Ground PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 3	Data Bit 7					
PIN 6 Data Bit 1 PIN 7 Signal Ground PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 4	Data Bit 5					
PIN 7 Signal Ground PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 5	Data Bit 3					
PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 6	Data Bit 1					
PIN 8 Signal Ground PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 7	Signal Ground					
PIN 9 Data Bit 0 PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 8						
PIN 10 Data Bit 2 PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 9						
PIN 11 Data Bit 4 PIN 12 Data Bit 6	PIN 10						
	PIN 11						
PIN 13 Not Used	PIN 12	Data Bit 6					
	PIN 13	Not Used					
PIN 14 Not Used	PIN 14	Not Used					

NOTE: The strobe pulse generated by the keyboard should have a minimum duration of 100 nanoseconds.

4.6 DISPLAY MEMORY ADDRESS

The VB3 uses up to 8K of address space to hold information for its video display and attributes. This on-board RAM can be addressed to any 8K boundary and is determined by the setting of switch S2 positions 1, 2, and 3 as follows:

	S2 SWI	TCH POS	SITION	
LOCATION	1	2	<u>3</u>	
0000-1FFF	0	. 0	0	0 = Closed (ON)
2000-3FFF	0	0	1	1 = Open (OFF)
4000-5FFF	0	1	0	
6000-7FFF	0	1	. 1	•
8000-9FFF	1	0	0	
A000-BFFF	1	0	1	
C000-DFFF	· 1 .	1	0	
E000-FFFF	1	1	1	

NOTE: Software obtained from SSM will use C000 through DFFF for the video display memory.

4.7 CRT CONTROLLER I/O PORTS

The VB3 uses a software programmable CRT controller chip to control the video display timing and the display format. Programming is accomplished through 16 I/O ports. This address can be set to any 16 port boundary and is determined by the setting of switch S4 positions 4, 5, 6, and 7 as follows:

				S4	SWI!	rch	POS:	ITION					
LOCATION				4	1	5	<u>6</u>	Z					
00-0F				0	0	1	0	0		0 =	Clos	ed (01	I)
10-1F		٠		0	(0	0	1		1 =	Open	(OFF)	
20-2F			•	0	11 (0 .	1	0			-		
30-3F				0	(0	1	1					
40-4F				0		l	0	0					
50-5F				0		1	.0	1					
60-6F				0	:	1	1	0					
70-7F				0	•	1	1	1					
80-8F				1	- (0	0	0					
90-9F				1		0	0	1	,				
A0-AF				1	(0 -	1	0					
BO-BF				1	(0	1	1					
CO-CF				1		l ·	0	0					
DO-DF				1	•	l	0	1					
E0-EF		*		1		1	. 1	. 0					
FO-FF				1	•	1	1	1					

NOTE: Software obtained from SSM will use ports D0-DF for addressing the CRT controller.

4.8 EPROM SET-UP (2716 OR 2732)

Wire-wrap pads allow the EPROM located at U28 to be either a 2716 (2K \times 8) or a 2732 (4K \times 8). The 2716 will allow 128 user defined characters, while the 2732 will allow 256 characters. The EPROM type is selected as follows:

2716: Connect E2 and E4 2732: Connect E3 and E4

4.9 VIDEO OUTPUT CONNECTOR

The output connector is located in the upper left corner of the PC board. It has signals for composite video, parallel video, and sync input.

Pin 3: Composite video output
Impedance = 50 to 75 ohms
Level = approximately 1.25v peak-to-peak (with 75 ohms)


Pin 7: Vertical drive output Impedance = 1K ohms Level = approximately 4.5v peak-to-peak

Pin 11: Horizontal drive output Impedance = 1K ohms Level = approximately 4.5v peak-to-peak

Pin 15: Horizontal sync input Impedance = 10K ohms Level = +0.4v to +2.4v (+5v maximum)

Pin 19: Vertical sync input Impedance = 10K ohms Level = +0.4v to +2.4v (+5v maximum)


All other pins are grounded



Connector pattern (top view)

The connector shell is provided with ten crimp-type pins to allow signal and ground for the five main signals. The connector shell is keyed so that it cannot be placed on the header with the pins reversed.

The pins should be installed as follows:



4.10 BANK SELECT

The VB3 is set up for I/O bank selecting with the keyboard status and data ports on the VB3 used as a control port. Bank select gives the user the ability of (1) using multiple VB3's at the same memory location with the same address for the CRT I/O control ports, and (2) running a 64K CP/M system where the VB3 becomes invisible to the S-100 bus when not in use, allowing full use of all 64K for user programs.

To activate the bank select feature, install IC U19 (74LS74). When U19 is installed, the **keyboard status port address** will have to be written to whenever you want to access the VB3 memory or control ports. You may output any data value to this port.

To deactivate the VB3 board, the keyboard data port address will have to be written to. Again, you may output any data value to this port.

For multiple VB3's, occupying the same memory space, the keyboard port address for each VB3 board must be different. The VB3's can all use the same software driver routine (one routine), but before calling it you must activate the desired VB3, and then deactivate it when the routine returns.

For a 64K RAM based computer system, the memory that the VB3 will overlay MUST be equipped with a Phantom Disable feature (Bus pin 67). Also, the VB3 software driver and the scratch RAM used for stack operations cannot overlay the VB3, since it would disable its own program during video memory accesses.

If you are using the bank select feature in an interrupt driven system, be sure to disable the interrupts before using the VB3 output routine, and then enable the interrupts after turning the VB3 off with bank select. This prevents problems if the VB3 just happens to be overlaying your interrupt handler routine.

4.11 MWRITE OPTION

During the assembly procedure, the manual instructs you not to install R19 and C16. If you desire the capability to use the MWRITE signal (Bus pin 68) to deposit into the on-board RAM (instead of PWR), then install R19. If noise is present on this signal, then install C16 to provide filtering. (It is recommended in the IEEE 696 standard that MWRITE not be used as a memory write control signal. However, some older S-100 systems may require this (especially those with front control panels).

4.12 STANDARD HARDWARE CONFIGURATION

The software supplied with this document assumes that the hardware has been configured in the following configuration:

SWITCH	POSITION	SETTING	DESCRIPTION
sı sı	1 2	Open (1) Open (1)	External Sync is not used
S2 S2 S2 S2	4 3 2 1	Open (1) Open (1) Open (1) Closed (0)	9 dots per character
S3	1	Open (1)	KDATA is at El (hex) KSTAT is at E0 (hex)
S3	2	Open (1)	
S3	3	Open (1)	
S3	4	Closed (0)	
S3	5	Closed (0)	
S3	6	Closed (0)	
S3	7	Closed (0)	
S3	8	Open (1)	
S4	1	Open (1)	Display memory starts at C000
S4	2	Open (1)	
S4	3	Closed (0)	
S4	4	Open (1)	CRT controller starts at D0
S4	5	Open (1)	
S4	6	Closed (0)	
S4	7	Open (1)	

E2 to E4 for 2716 EPROM in position U28

E5 to E6 or E6 to E7 depending on 8080 or Z-80 CPU timing

JUMPERS

5.0 HARDWARE INFORMATION

Refer to the SMC 5037 data sheet in the APPENDIX for additional information. In the following sections 'N' refers to the base I/O port address set by switch S4 positions 4, 5, 6, and 7 (Section 4.7).

5.1 CRT CONTROLLER REGISTERS

The VB3 uses a CRT controller chip to control the video timing and display format. The chip contains 8 hardware registers that are programmed through the 16 I/O ports addressed by Switch 4 (Section 4.7). Registers 0 through 6 are write-only registers and are loaded through I/O ports N+O through N+6. Registers 7 and 8 can be loaded through ports N+12 and N+13 or read through ports N+9 and N+8 respectively. I/O ports N+10 and N+14 will reset or start the CRT controller. I/O port N+11 will cause register 6 to be incremented, scrolling the screen. I/O ports N+7 and N+15 are not presently used in the VB3 design.

Hardware Register 0 (I/O port N+0: Write Only)

This register contains the number of character times for 1 horizontal period of the TV raster scan.

The number of character times per horizontal scan (HCOUNT) is given by:

HCOUNT = DCLK/DOTC/SCANF/FRAMS

where DCLK is the dot clock in units of dots per second DOTC is the size of a character in dots per character SCANF is the number of scans per frame FRAMS is the frames per second in frames per second

The number that should be programmed into Register 0 is HCOUNT-1.

Some restricions are imposed on the parameters. These restrictions are the result of hardware limitations.

The dot clock is limited by the quality of the monitor. If the dot clock is too fast, then the characters will tend to blur together.

The number of dots per character should be around 8 to 10 for a nice looking display. A character size of 9 seems to give alphanumeric data their best appearance, while a size of 10 will work best for the wide graphics mode. A character size of 8 can be used if you are trying to squeeze more data onto the screen.

The number of scans-per-frame must be at least 513 for interlaced and 256 for non-interlaced modes. At most, they should not exceed about 540 for interlaced and 270 for non-interlaced unless you are using a high quality monitor or are on the European TV rates. In addition, the number of scans-per-frame must be odd for interlaced and even for non-interlaced modes.

The number of frames-per-second must be 30 (25 European) for interlaced and 60 (50 European) for non-interlaced modes. Other values will result in a waving effect on the screen.

Example: Assume the following values:

DCLK = 16,000,000 dots/second

DOTC = 9 dot/character SCANF= 525 scan/frame FRAMS= 30 frames/second

then:

HCOUNT= 16,000,000 dots * char * frame * second second 9 dots 525 scans 30 frame

= 113 char/scan (rounded to the nearest integer)

The value programmed into Register 0 is HCOUNT-1 or 112.

Hardware Register 1 (I/O port N+1: Write Only)

This register contains 3 fields of information. The most significant bit (D7) is the interlace bit. D7 = 1 means interlaced and D7 = 0 means non-interlaced mode.

The next 4 bits (D6, D5, D4, and D3) determine the size of the horizontal sync pulse (HSP). A typical value of 8 will do nicely.

The last 3 bits (D2, D1, and D0) determine the time between the horizontal pulse (HBP) and the beginning of data. The value here is not critical and can be used to position the data horizontally on the screen.

NOTE: HCOUNT > HSP + HBP + number of characters per line

Hardware Register 2 (I/O port N+2: Write Only)

This register defines the number of scans per character (typically 13 for the SMC 8002 character set and 10 for the alternate character set contained in U28) and the number of characters per row (typically 80). Bit 6 through 3 should contain the value SCANR-1 (where SCANR is the number of scans per row).

Bits 2 through 0 contain a 3 bit code for the number of charactes per line. Using the standard 80-character mapper PROMs (U2 and U3), the value 5 should be programmed into this field. The code for other screen sizes are:

SIZE			CODE
20			0
32			1
40			2
64			3
72			4
80			5
96			6
132		•	7

NOTE: Mapper PROMs U3 and U4 are set for 80 columns in the standard VB3.

Hardware Register 3 (I/O port N+3: Write Only)

This register contains the skew bits and the number of data-rows-perframe. The VB3 board has been designed to require no skewing adjustments, therefore, the skew bits (D7 and D6) should be 0.

The 6 least significant bits (D5 through D0) define the number of data-rows-per-frame. The register should contain NROWS-1, where NROWS is the number of data-rows-per-frame.

Hardware Register 4 (I/O port N+4: Write Only)

This register defines the number of scans-per-frame. In interlaced mode, the register should contain:

(SCANF - 513)/2

In interlaced mode, the register should contain:

(SCANF - 256)/2

Hardware Register 5 (I/O port N+5: Write Only)

This register contains the number of scan lines between the beginning of the vertical sync pulse and the start of the first data row (top margin). Increasing this value will position the data lower on the screen. The following formula has been used successfully to center the data on the display:

Vertical Scan Delay = (SCANF - NROWS * SCANR)/4 + C

where SCANF = the number of scans per frame

NROWS = the number of data rows

SCANR = the number of scans per data row

C = some constant that seems to work for your
 monitor

The value for C is approximately 8.

Hardware Register 6 (I/O port N+6: Write Only)

This register contains the row address of the last row displayed on the screen. For example, if the display was set for 24 rows and this register contained a 15, then row 15 would be at the bottom of the screen and row 16 would be at the top of the screen. Rows 0 and 23 would be in the middle of the screen.

Hardware Register 7 (I/O port N+9: Write Only; N+12: Read Only)

This register contains the column address of the hardware cursor. It may be written through I/O port 12 or read through I/O port 9. A value of 0 will put the cursor on column 1.

Hardware Register 8 (I/O port N+8: Write Only; N+13: Read Only)

This register contains the row address of the hardware cursor. It may be written through I/O port 13 or read through I/O port 8. A value of 0 will put the cursor on row 1. The actual location of the cursor as seen on the screen will also depend on the contents of register 6, which determines where the selected row will physically be displayed.

5.2 USER DEFINED CHARACTER SET

The VB3 can be programmed, using the attribute byte, to use a 2716/2732 EPROM (not supplied) as the character generator. Up to 256 user-defined characters are available using a 2732 EPROM (128 using a 2716). With the EPROMs, 16 bytes are used for each character. Each byte represents one scan of the character, with up to 16 scans per character. For each byte, bit 7 is shifted out first and will appear in the left-most part of the character. For example, to program the letter "E" to by display for the code of 045H, program the following at the indicated locations of the EPROM:

LOCATION				OU	TPU	т в	YTE		
(IN HEX)		7	6	5	4	3	2	1	0
450		0	0	0	0	0	0	0	0
451		0	1	1	1	1	1	1	1
452		0	1	0	0	0	0	0	0
453		0	1	0	0	0	0	0	0
454		0	1	0	0	0	0	0	0
455		0	1	1	1	1	0	0	0
456		0	1	0	0	0	0	0	0
457		0	1	0	0	0	0	0	0
458	•	0	1	0	0	0	0	0	0
459		0	1	1	1	1	1	1	1
45A	en de la companya de La companya de la co	0	0	0	0	0	0	0	0
45B		0	0	0	0	0	0	0	0
45C		0	0	Ó	0	0	0	0	0
45D		0	0	0	0	0	0	0	0
45E		0	0	0	0	0	0	0	0
45F		Ö	Ō	0	0	0	0	0	0

NOTE: In most cases, the VB3 is set to display an 8x13 or 9x13 matrix, so only 13 bytes out of 16 possible will be used for each character.

5.3 NEW LINE LENGTHS

If you have a requirement for a screen size other than 80 charactersper-line (such as 64 or 132), contact SSM for the required optional mapper PROMs. These new optional mapper PROMs will replace U3 and U4.


5.4 INTERLACED VS. NON-INTERLACED VIDEO

First, what is interlace?

The video picture is created by hundreds of image lines drawn horizontally on the phosphor-coated face of the picture tube by an electron beam. If the intensity of the electron beam is varied during the image line for several lines, a shape (image) is created on the picture tube.

The ratio of vertical to horizontal timing rates sent in a composite video signal will determine the number of lines used vertically to display a picture.

- (a) If the ratio is even, then every image (field) will be drawn over the top of the lines of the previous image. At U.S. TV rates, a new field will be started every 1/60 second and a complete frame (2 fields) will be generated every 1/30 second.
- (b) If the ratio is odd, then a series of lines plus one fractional line will be drawn in one field. The second field will continue the fractional line along with the full length lines to fill out itself. If the fraction is 1/2 a line, then the two fields will interleave (interlace) every other line in the video display. To the observer, there are now twice as many lines in the video display during every complete frame than in the even ratio (a) case.



An odd number of lines is used in a standard TV sync signal, so every other line of an image is drawn in one field, and while it is fading out the second half (every other line) is drawn in the second field. Since the human eye will store an image for a short period of time, the two fields get integrated into one relatively smooth sequence of scenes for large images. Interlace is a way to double the number of visible lines (vertical resolution) in a video display.

What is the advantage of interlace

Interlace will double the number of character lines available in the video display for word processing or graphic pictures. Let look at an example: 12 scans per character

Case 1 TV Rates: Horizontal = 15720 Hz Vertical = + 60 Hz

No-Interlace 262 lines (ratio) (EVEN)

Character lines possible = $\frac{262}{12}$ = 21.88 lines maximum

But, vertical blanking uses some lines, so you will be lucky to get above 20 character lines maximum.

Case 2 TV Rates: Horizontal = 15750 Hz Vertical = ÷ 60 Hz

Interlaced 262.5 lines (ratio) (ODD)

Character lines possible = $\frac{262.5}{12}$ x 2 = 43.75 lines maximum

But, vertical blanking uses some lines, so you should be able to get about 40 character lines or less.

What is the disadvantage to interlace?

Using interlace relies on the eye and the TV screen to hold an image long enough so that the mind doesn't realize that the image is being re-created every 1/30 second (one frame). For a large image (many lines), this works reasonably well. For words only 12 lines high (one character), with the eye focusing on a much smaller piece of the screen, the mind becomes more aware that 6 lines are changing between 6 lines (interlace). This interlace process has been called by some hobbyists "jitter" or "twinkle". To reduce or eliminate this phenomenon, the picture tube must be made to hold a field longer (persistence) while the next is being drawn. Manufacturers of quality TV monitors make available a wide variety of phosphors for a picture tube, when requested. Normal TV tubes use a "P4" phosphor for viewing, which is too short a persistence for interlaced characters. It is recommended that a longer persistence phosphor be used for interlace.

PHOSPHOR	COLOR	BRIGHTNESS	PERSISTENCE
P40	White	medium	medium
P42	Green	medium to high	medium
P39	Green	low	long

If you don't want interlace, but you do want additional character lines in the text display, refer to section 5.6.

5.5 COMPOSITE VIDEO VS. SEPARATE VIDEO

The TV monitors available on the market divide into two basic types:

Type I: Monitor with a composite video input

Type II: Monitor with seperate video & sync inputs

The Type I monitor uses a single incoming signal to present video image information and TV timing to its circuitry. The incoming signal (composite) has the horizontal and vertical timing, as pulses, mixed with the video image. The level of this signal is normally 1 volt (peak to peak) when terminated into a 75 ohm load. The Type I monitor assumes that the horizontal rate is approximately 15750 Hz (15625 Hz European) and the vertical rate is approximately 60 Hz (50 Hz European), so that the circuitry can detect these signals needed for correct synchronization. The Type I monitor will normally not accept a significant deviation from the standard TV rates without losing synchronization. The following scan lines are possible with a Type I monitor:

	Horizontal	Vertical	Non-Interlaced	Interlaced
<u>Standard</u>	<u>Rate</u>	Rate	Lines	Lines
U.S.	15750	60	~ 262	525
European	1562 5	50	~ 312	625

The Type II monitor uses two or three incoming signal lines to receive the required information. The video information is sent to the monitor seperately from the TV timing signals. Therefore, the Type II monitor does not have to detect and seperate the timing signals as does the Type I monitor, so it will usually accept a wider variation of the horizontal and vertical rates. If the vertical rate is held to the standard rate, but the horizontal rate is increased to more than the standard rate, than more scan lines are added to the screen. More scan lines produce more text lines, at the ratio of one text line for every group of 12 additional scan lines from the VB3. If the VB3 is used for only upper case characters, then only 10 scan lines are needed per character. This increases the number of text lines by 16%. (Note: 10 scan lines will not work well for graphics, which needs a number divisible by 4).

In summary, a Type II monitor can be driven to higher rates (per the manufacturer) for more character lines, compared to more Type I monitors, giving the user more choices in using non-interlace or interlace displays.

5.6 CHARACTER MATRIX COMBINATIONS

The VB3 CRT controller port address is represented by two hex digits, where the most significant hex digit is set by switch S4 (see Section 4.7), and the least significant hex digit (P, used in the table below) describes a specific address where data is sent. To set up the described character matrix (like 80 x 16), different data bytes (70, 65, 5D, etc.) must be sent to each specific port address (P0, P1, P2, etc.) upon initialization of the VB3.

For example, to set up a system for 80 x 24, U.S. standard, full interlace, when the beginning port address is D0, you will have to send 70 Hex to port D0, BC Hex to port D1, 6D to port D2, 17 Hex to port D3, 06 Hex to port D4, 29 Hex to port D5, 17 Hex to port D6, 00 Hex to port DC, and 17 Hex to port DD.

Examples:

U.S. = Horizontal (15750 Hz) Vertical (60 Hz) European= Horizontal (15625 Hz) Vertical (50 Hz) NA = Not applicable

CHARACTER	TV					'P'	DIG	ITS				
MATRIX	RATE II	NTERLACED	- 0	1	2	3	4	5	6	C	D	NOTES
80x16	U.S.	no	70	65	5D	0F	03	26	0F	00	0F	1,6,7
80x18	U.S.	no	70	65	5D	11	03	1C	11	00	11	1,6,7
80x20	European	n no	71	65	5D	13	1C	25	13	00	13	1,6,7
80x23	European	n no	71	65	5D	16	1C	14	16	0.0	16	1,6,7
80x24	U.S.	no	70	69	4D	17	03	0C	17	00	17	1,2,6,8
80x24	U.S.	yes	70	BC	6D	17	06	29	17	00	17	1,6,8
80x32	U.S.	yes	70	D3	5D	1F	06	1E	1 F	00	1F	1,5,8
80x33	U.S.	yes	70	BC	6D	20	06	$\mathbf{0F}$	20	00	20	1,5,9
80x36	U.S.	yes	70	D3	5D	23	06	16	23	00	23	1,5,9
80×40	European	n yes	71	D3	5D	27	38	22	17	00	27	1,5,9
80x46	European	n yes	71	D3	5D	2A	38	12	2A	00	2A	1,5,9
80x24	NA	no	5F	OC.	5D	17	lA	0 D	17	00	17	1,8,10
80x38	U.S.	yes	70	BC	5D	25	06	09	25	00	25	1,9,10
80x38	NA	yes	69	9B	5D	25	17	10	25	0.0	25	1,9,10
80x48	NA	yes	69	9B	5D	2F	4 F	0E	2F	00	2F	1,9,10
80x50	NA	yes	70	E9	45	31	06	0C	31	00	31	1,2,9,10
64x16	NA	no	6D	3C	6 B	OF	07	0F	0F	00	$\mathbf{0F}$	1,3,6,7
132x28	NA	yes	Al	BC	6F	19	0.0	1F	19	00	19	1,3,4,5,9

NOTES:

- (1) Character size (width) is set for 9 dots/character. (Except where noted)
- (2) Requires use of alternate character EPROM (6 x 7 matrix) using a '01' attribute byte.
- (3) Need new mapper PROM's for U3 and U4. Contact factory.
- (4) Crystal Yl changed to 20 MHz for more band width. Character size set to 8 dots/character.
- (5) Requires P39 phosphor monitor.
- (6) P4 phosphor monitor.
- (7) 9" or larger monitor recommended.
- (8) 12" or larger monitor recommended.
- (9) 15" or larger monitor recommended.
- (10) Requires driven monitor. (Seperate video and sync inputs)

5.7 ATTRIBUTE BYTE

For every character in the VB3 memory that is displayed, there is an attribute byte that controls how it will be displayed. The 8K is divided into two sections: (1) the first 4K of memory is for characters, and (2) the second 4K of memory is for attributes. The VB3, when reading from memory re-maps the memory into 16-bit words that combine each character and its associated attribute bytes.

Each attribute byte controls about ten different ways its associated character can be displayed. The effect of each bit is as follows:

		D1	D0		
Bit DO	Coded	0	0	=	Graphics (2x4 per character)
Bit Dl	Coded	0	1		Alternate ROM (2716/2732)
4		1	0		Thin-line graphics
		1			Alpha (128 ASCII characters)

Bit D2 Invert Video

Bit D3 Blank-Out character

Bit D4 Underline character

Bit D5 Flash character

Bit D6 Strike-thru character

Bit D7 Gray level

The bits in the attribute byte can be mixed to any combination to meet the user's needs. Each attribute byte is 1000 hex (4K) above the character it will affect.

Refer to the SMC 8002 Video Display-Controller Video Generator data sheets in the APPENDIX for a description of graphic and thin-line graphics.

- 6.0 SOFTWARE
- 6.1 <u>CP/M Compatible Driver Routine</u>

```
DEFINE SOME SYSTEM EQUATES.
                                 0E000H
               ROM
                                                  ;Beginning of ROMmable code
= 0000 =
                        EOU
)000 =
               FALSE
                        EQU
                                 0
FFF =
               TRUE
                        EQU
                                 NOT FALSE
                        DEFINE THE VB3 PARAMETERS
                                 OC000H
                                         ; Address of video memory
= 0000 =
               VIDEO
                        EQU
                                 01000H
                                         ;Relative offset to attribute field
= 000
               OFFSET
                        EQU
                                         ; I/O address of the CRT controller
10D0 =
               VTAC
                        EQU
                                 ODOH.
0E0 =
                        EQU
                                 0E0H
                                         ; Keyboard Status/Board Enable Port
               KSTAT
                                 0E1H
                                         ; Keyboard Data/Board Disable Port
)0E1 =
               KDATA
                        EQU
                        EQU
                                 80
                                         ; Number of Columns
1050 =
               NCOLS
                                 24
                                         ;Number of Rows
1018 =
               NROWS
                        EQU
1000 =
               SKEW
                        EQU
                                 0
                                 525
120D =
               SCANF
                        EQU
                                         ;Scans per frame
               SCANR
                                 11
                                         ;Scans per data row
100B =
                        EQU
               HCOUNT
                        EQU
                                 113
                                         ; Character times in 1 horiz scan line
1071 =
FFF =
               INTERL
                        EQU
                                 TRUE
                                         ;Display is interlaced
1005 =
               CODE
                        EQU
                                         ;80 columns
                                 3
1003 =
               NORMAL
                                         ;Set alphanumeric mode
                        EQU
                        DEFINE SOME ASCII VALUES
               BS
                        EQU
                                 08H
1008 =
100A =
               LF
                        EQU
                                 OAH
100D =
                                 ODH
               CR
                        EQU
                        VIDEO DRIVER SUBROUTINES
                ;
                        ENTRIES POINTS ARE:
                                 VBINIT - To init the hardware and software
                                 VBIN - To get a keystroke from the keyboard
                                 VBOUT - To output a character to the display
                                 VBSTAT - To check the keyboard status
                        CALLING SEQUENCES:
                                 CALL
                                         VBINIT
                                 CALL
                                         VBIN
                ;
                                 STA
                                         KEYSTROKE
                                                          ;Result in Register A
```

; "VBIOS"; Rev 0; Written by Ben L Gee; Dec 9, 1979

; VBIOS is a driver for the SSM VB3 video board. VBIOS contains ; only enough code to run CP/M and some CP/M programs. If a more ; intelligent driver is required then you should consider ICRT.

Modified by Dan Fischler on August 21, 1980

					•					
•	•		; ; ;		LDA MOV CALL	DATA C,A VBOUT		;Output	char in	Reg. C
			; ; ; ;		CALL	VBSTAT		;Returns ;No key ;else Re ;A=OFFH	is avai	lable,
11000			;	ODG	DOM					
E003 E006	C30CE0 C345E0 C34EE0 C33CE0			ORG JMP JMP JMP JMP	ROM VBINIT VBIN VBOUT VBSTAT					
EUUS	COOCEO			UMP	VESTAT					
		140								
E00E	D3E0 210000		VBINIT:	OUT LXI	KSTAT H, 0		;Enable	the VB3	board	
	CDDDE0 CDE8E0			CALL CALL	EEOS CURON			he scree cursor		screen
			; INITAI	LIZE ALL	OF THE	CONTROL	REGISTERS	}		
E017	D3DE			OUT	VTAC+14		•			
E019				OUT	VTAC+10		;Reset t	he VTAC		
E01B	3E70			MVI	A, HCOUN'	T-1				
E01D	D3D0			OUT	VTAC+0					
				IF	NOT INT	ERL		*		
				MVI	A,03CH	_ 				
				ENDIF	•					
				IF.	INTERL					
E01F	3EBC			IVM	A, OBCH					
				ENDIF						
E021	D3D1			OUT	VTAC+1					
				IF	NOT INT	ERL				
				MVI ENDIF		R-1)*8+C	ODE			
				IF	INTERL					
E023				MVI ENDIF	A, (SCANI	R-2)*8+C0	DDE			
E025	D3D2			OUT	VTAC+2					
E027	3E17			MVI	A, SKEW*	4+NROWS-	-1			
E029	D3D3			OUT	VTAC+3					
				IF	INTERL					
E02B	3E06			MVI ENDIF	A, (SCANE	7-513)/2				
				IF	NOT INTE					
				MVI ENDIF	A, (SCANE	7-256)/2				

102D D3D4		OUT	VTAC+4	•
02F 3E49		MVI OUT	A, (SCANF-NROWS VTAC+5	Try to center the data on
		•		; the screen
033 3E17 035 D3D6		MVI OUT	A, NROWS-1 VTAC+6	
3037 D3DE 3039 D3E1 303B C9		OUT OUT RET	VTAC+14 KDATA	;Start the timing chain ;Disable the VB3 board
03C DBE0	VBSTAT:	IN CMA	KSTAT	;Check keyboard status
103F E601 1041 C8 1042 3EFF		ANI RZ MVI	1 A,OFFH	Return a zero if no data is; available; Else return a OFFH
3044 C9 3045 CD3CE0	VBIN:	RET CALL	VBSTAT	;Return the next key from the ;keyboard
3048 CA45E0 304B DBE1 304D C9		JZ IN RET	VBIN KDATA	;Wait until one is available ;Get it ;And return
1040 63				
	; VBOUT	IS THE	MAIN DISPLAY DI	RIVER FOR THE VB3 BOARD
304E E5 304F D5 3050 C5	VBOUT:	PUSH PUSH PUSH	H D B	;First, save all registers
3051 D3E0 3053 CDF1E0 3056 CD62E0		OUT CALL CALL	KSTAT CUROFF PROCES	;And enable the VB3 board ;Then, turn off the cursor ;And process the character
3059 CDE8E0 305C D3E1 305E C1		CALL OUT POP	CURON KDATA B	; Now, turn the cursor back on, ; disable the VB3 board, ; and restore the registers
305F D1 3060 E1 3061 C9		POP POP RET	D H	
				CURSOR ADDRESS AND REG C = DATA.
로062 79 로063 E67F	PROCES:	MOV ANI	A,C 7FH	<pre>;Move the data to Register A ;Strip parity and set flags</pre>
3065 C8 3066 FEOD		RZ CPI	CR	;Skip nulls ;Check for control characters
E068 CA83E0 E06B FE0A E06D CA86E0		JZ CPI JZ	DOCR LF DOLF	; If match, then do control ; character
E070 FE08 E072 CABBEO		CPI JZ	BS DOBS	
BUIL CADDEU		J <u>L</u>		

```
; MUST BE A DATA CHARACTER.
                                                  ;Save the logical cursor addr.
                        PUSH
                                H
E075 E5
                        CALL
                                 GETBA
                                                  ;Get the physical cursor addr.
E076 CDFCE0
                                M, C
                                                  :Put the data there
                        MOV
E079 71
                                D,OFFSET
                        LXI
E07A 110010
                        DAD
                                D
                                                  Compute the address of the
E07D 19
                                                  ;governing attribute
                                                  ;Get the logical cursor
E07E E1
                        POP
                                H
                                                  ;address back
                                 RIGHT
                                                  :Move the cursor right
                        CALL
E07F CDD5E0
                                                  ;Done if the cursor didn't
E082 C0
                        RNZ
                                                  ;wrap around
                ; PUT THE CURSOR ON COLUMN 1 OF THE CURRENT LINE.
                                                  ; Put the cursor on Col 1 of
E083 2E00
                        IVM
                                L,0
                DOCR:
                                                 ; the next line
                        RET
E085 C9
                ; PUT THE CURSOR ON THE NEXT LINE, BLANK THE LINE.
                                              :Move the cursor down one line
E086 CDC6E0
                DOLF:
                        CALL
                                DOWN
                                                 ;Save the cursor address
E089 E5
                        PUSH
                                 H
E08A 2E00
                        MVI
                                 L.0
                                                ; Put the cursor on column 1
                                 EEOL
                                                  ; Erase to the end of the line
E08C CD91E0
                        CALL
                                                  ;Restore the cursor address
E08F E1
                        POP -
                                H
                                                  :Return to caller
                        RET
E090 C9
                ; ERASE FROM THE CURSOR TO THE END OF THE CURRENT LINE.
                                 A, NCOLS
E091 3E50
                EEOL:
                        IVM
                        SUB
                                 L
E093 95
                                 B,A
                        MOV
E094 47
                                 C,1
E095 0E01
                        MVI
                ; ERASE THE SCREEN BEGINNING AT THE CURSOR POSITION.
                                                                         THE
                ; NUMBER OF CHARACTERS TO ERASE IS IN REG BC.
                ERASE:
                        PUSH
                                 H
E097 E5
E098 E5
                ERASE1: PUSH
                                 H
                        CALL
                                 GETBA
E099 CDFCE0
E09C 110010
                        LXI
                                 D, OFFSET
                        XCHG
E09F EB
E0A0 19
                        DAD
                                 D
                        XCHG
EOA1 EB
                                                ;Use the normal attribute
E0A2 3E03
                        IVM
                                 A, NORMAL
                                 M, '
E0A4 3620
                ERASE2: MVI
                        STAX
                                 D
E0A6 12
E0A7 23
                        INX
                                 H
E0A8 13
                        INX
                                 D
                        DCR
                                 В
E0A9 05
EOAA C2A4EO
                        JNZ
                                 ERASE2
EOAD El
                        POP
                                 H
EOAE 2E00
                        MVI
                                 L,0
                                 DOWN
E0B0 CDC6E0
                        CALL
E0B3 0650
                        MVI
                                 B, NCOLS
EOB5 OD
                        DCR
                                 C
E0B6 C298E0
                        JNZ
                                 ERASE1
```

POP

EOB9 E1

```
; BACK THE CURSOR BY ONE POSITION.
                                 LEFT
                DOBS:
                         CALL
EOBB CDCEEO
                         RNZ
EOBE CO
                ; MOVE THE CURSOR UP.
                                 A,H
                         MOV
EOBF 7C
                UP:
                         DCR
                                 H
E0C0 25
                         ORA
EOC1 B7
                         RNZ
E0C2 C0
                         IVM
                                 H, NROWS-1
E0C3 2617
                         RET
E0C5 C9
                : MOVE THE CURSOR DOWN.
                DOWN:
                         INR
                                 H
E0C6 24
                                 A, NROWS
E0C7 3E18
                         MVI
EOC9 BC
                         CMP
                                 H
                         RNZ
EOCA CO
                         MVI
                                 H,0
E0CB 2600
                         RET
EOCD C9
                ; MOVE THE CURSOR LEFT.
                LEFT:
                         VOM
                                 A,L
EOCE 7D
                         DCR
EOCF 2D
                                  L
                         ORA
                                  Α
EODO B7
EOD1 CO
                         RNZ
E0D2 2E4F
                         IVM
                                 L, NCOLS-1
EOD4 C9
                         RET
                ; MOVE THE CURSOR RIGHT.
E0D5 2C
                RIGHT:
                         INR
                                 L
                                  A, NCOLS
                         MVI
E0D6 3E50
                         CMP
EOD8 BD
                         RNZ
EOD9 CO
EODA 2EOO
                         MVI
                                 L,0
EODC C9
                         RET
                : ERASE FROM THE CURSOR POSITION TO THE END OF THE SCREEN.
                                  A, NCOLS
                EEOS:
                         MVI
EODD 3E50
                         SUB
                                  L
EODF 95
E0E0 47
                         MOV
                                  B, A
                                  A, NROWS
                         MVI
E0E1 3E18
                                  H
                         SUB
E0E3 94
                                  C,A
EOE4 4F
                         MOV
E0E5 C397E0
                                  ERASE
                         JMP
                 ; TURN THE CURSOR ON.
                ; THE LOGICAL ADDRESS OF THE CURSOR MUST BE IN REG HL.
                CURON:
                         MOV
                                  A,L
E0E8 7D
                                  VTAC+12
E0E9 D3DC
                         OUT
EOEB 7C
                         MOV
                                  A,H
                         OUT
                                  VTAC+13
EOEC D3DD
```

```
VTAC+6
                                                ; Make sure the cursor is on
EOEE D3D6
                       OUT ·
                       RET
                                                 ; the bottom
EOFO C9
               ; TURN THE CURSOR OFF.
               ; THE LOGICAL ADDRESS OF THE CURSOR IS RETURNED IN REG HL.
               CUROFF: IN
                                VTAC+9
                                                ;Read the column register
EOF1 DBD9
                       MOV
EOF3 6F
                                L,A
                                                ;To Register L
                       IN
                                VTAC+8
                                                :Read the row register
EOF4 DBD8
                                                ;To Register H
E0F6 67
                       MOV
                                H,A
EOF7 3EFF
                       MVI
                                A, OFFH
                                                :Move the cursor off the screen
EOF9 D3DC
                       OUT
                                VTAC+12
                       RET
EOFB C9
               ; CONVERT A LOGICAL ADDRESS TO A PHYSICAL ADDRESS.
               ; ON ENTRY, HL CONTAINS THE LOGICAL ADDRESS.
               ; ON EXIT, HL CONTAINS THE PHYSICAL ADDRESS.
               ; A LOGICAL ADDRESS IS IN THE FORM (ROW, COLUMN) WITH ROW IN
               ; REG H AND COLUMN IN REG L. ROW MUST BE IN THE RANGE OF 0
               ; TO NROWS-1 AND COLUMN MUST BE IN THE RANGE OF 0 TO NCOLS-1.
               ; A PHYSICAL ADDRESS IS THE ACTUAL MEMORY ADDRESS IN THE VIDEO
               ; MEMORY.
EOFC D5
               GETBA:
                       PUSH
                                D
EOFD C5
                       PUSH
                                В
EOFE EB
                       XCHG
EOFF 14
                       INR
                                D
E100 21B0FF
                       LXI
                                H,-NCOLS
E103 015000
                       LXI
                                B, NCOLS
E106 09
               GETBA2: DAD
                                В
E107 15
                       DCR
                                D
E108 C206E1
                       JNZ
                                GETBA2
E10B 19
                       DAD
                                D
E10C 1100C0
                       LXI
                               D, VIDEO
E10F 19
                       DAD
                                D
E110 C1
                       POP
                                В
Elll Dl
                       POP
                                D
E112 C9
                       RET
```

END

E113

2 INTELLIGENT CRT DRIVER

These notes describe the intelligent CRT software supplied with the VB3 board. The package contains four user-callable routines. They are VB3INIT, VB3IN, VB3STAT, and VB3OUT. VB3INIT is the initialization code and MUST be called BEFORE calls are made to the other routines. VB3IN and VB3STAT are used to get keystrokes from the keyboard and to check the status of the keyboard (e.g. data available). VB3OUT is the video driver for the VB3 board.

To pass a character to VB3OUT, you must load it into the C register and call VB3OUT. To pass a sequence of characters, VB3OUT MUST be called once for each character.

The format type defines the sequence for each control. The three possible formats are:

FORMAT TYPE				FORMAT				
	а		=	ESC Pn F				
	b		=	ESC Pn ; Pn F	i			
	C		= .	ESC Ps F				

where ESC is the ASCII code 1BH

Pn is a numeric parameter

Ps is a variable number of selective parameters seperated by semicolons

; is the ASCII code 3BH

F is one of the final characters from the table below

NOTE: Embedded blanks are discarded

For example, to put the cursor at the last column and last row of an 80×24 screen, the following ASCII character sequence should be sent:

ESC 80 ; 24 H

In the following table, the parameters that are in parentheses are defaults that will be taken when the actual parameters are omitted.

When no parameters are required, the entire sequence may be abbreviated to a single character (or byte) by adding 80H to the appropriate "final character". For example, to move the cursor backward one position, the single hex byte, 0C4H, could be sent (i.e., no ESC is necessary; the addition of the 080H to the "final character" indicates to VB3OUT that the single character is an entire "ESCape sequence".

Abbreviations used in the following table: AL = Active Line (containing AP) AP = Active Position (where the cursor is) HT = Horizontal Tabulation

VT = Vertical Tabulation

FORMAT		FINAL CHA	RACTER				
TYPE	PARAMS(1)	ASCII	HEX	MNEMONIC	NAME OF FUNCTION		
a	· 1	e	40	ICH	Insert Character		
a	ī	Ä	41	CUU	Cursor Up		
a	î ·	В	42	CUD	Cursor Down		
a	i	č	43	DUF	Cursor Forward		
a	î	Ď	44	CUB	Cursor Backward		
a	î	E	45	CNL			
	1	F	46		Cursor Next Line		
a	1	G G		CPL	Cursor Preceding Line		
a	_		47	CHA	Cursor Horizontal Absolute		
b	1;1	H	48	CUP	Cursor Position		
a	1	Ī	49	CHT	Cursor Horizontal Tabulation		
C		J	4A	ED	Erase in Display		
	0				From AP to end (inclusive)		
	1	•			From start to AP (inclusive)		
	2				All of display		
C		K	4 B	EL	Erase in line		
	0				From AP to end (inclusive)		
	1				From start to AP (inclusive)		
	2				All of line		
a	ī	L	4C	IL	Insert Line		
a	ī	M	4D	DL	Delete Line		
a	î	P	50	DCH	Delete Character		
	î	Ŝ	53	SU	Scroll Up		
a	i	T					
a	T		54	SD	Scroll Down		
C		W	57	CTC	Cursor Tabulation Control		
	0				Set HT stop at AP		
	Ţ				Set VT stop at AP		
	2				Clear HT stop at AP		
	. 3				Clear VT stop at AP		
•	4				Clear all HT stops in AL		
	5				Clear all HT stops in device		
	6				Clear all VT stops in device		
а	1	Y	59	CVT	Cursor Vertical Tabulation		
a	1	Z	5A	CBT	Cursor Backward Tabulation		
a	ī	Ī	5B	CVA	Cursor Vertical Absolute		
c	· . -	m	6D	SGR	Select Graphic Rendition		
	0		V 2	DOM	Primary Rendition		
4					Grey scale		
	2 4						
	.				Underscore		
	5 7	4.8			Blink		
	/				Reverse Video		
	8				Blank Character		
	9				Strike Through		
	10				Primary Font (8002)		
	11				Thin Graphic Mode		
St.	12				Secondary Font (2716/2732)		
	13		The same of the same		Wide Graphic Mode		
	,						

```
Assembler -- August 20, 1980
                         ICRT is a driver for the SSM VB3 video board.ICRT
                ï
                         will allow the VB3 to replace most any intelligent
                ï
                         crt terminal.
                ï
                         This software has been used successfully with UCSD
                ï
                         Pascal and MicroPro Wordstar.
                         DEFINE SOME SYSTEM EQUATES
                ROM
                                 0E400H
                                                   ;Beginning of ROMmable
E400 =
                         EQU
                                                   :code
                         EQU
                FALSE
0000 =
                                 NOT FALSE
FFFF =
                TRUE
                         EQU
                         DEFINE THE VB3 PARAMETERS
                                          ; Address of video memory
                VIDEO
                         EQU
                                 OC000H
C000 =
                                 01000H
                                          ;Relative offset to attribute
                OFFSET
                         EQU
1000 =
                                          ; I/O address of CRT Controller
                VTAC
                         EQU
                                 0D0H
00D0 =
                                 0EOH
                                          :Keyboard Status/Board Enable
00E0 =
                KSTAT
                         EQU
                                          ; Keyboard Data/Board Disable Port
                                 0E1H
                KDATA
                         EQU
00El =
                                 80
                                          ; Number of columns
0050 =
                NCOLS
                         EQU
                                 24
                                          :Number of rows
                NROWS
                         EQU
0018 =
                                 0
0000 =
                SKEW
                         EQU
                                 525
                                          ;Scans per frame
                         EQU
020D =
                SCANF
                                 11
                                          ;Scans per data row
000B =
                SCANR
                         EQU
0071 =
                HCOUNT
                         EQU
                                 113
                                          :Character times in 1 horiz scan
                                          ;line
FFFF =
                INTERL
                         EQU
                                 TRUE
                                          ;Dispay is interlaced
                                 5
                                          ;80 columns
0005 =
                         EQU
                CODE
                                 3
                                          ;Attribute for alphanumerics
0003 =
                NORMAL
                         EQU
                                 4
                                          ;Attribute for reverse video
0004 =
                REVERS
                         EOU
                                 8
                                          ;Attribute for blank video
= 8000
                BLANK
                         EQU
                                 16
                                          ;Attribute for underline
0010 =
                UNDRL N
                         EQU
                                          ;Attribute for blinking character
                         EQU
                                 32
0020 =
                BLINK
                                          ;Attribute for strike-thru
0040 =
                STRIKE
                         EQU
                                 64
                REDUCE
                                 128
                                          ;Attribute for reduced intensity
0080 =
                         EQU
                MAXESC
                                 32
0020 =
                         EQU
                                          ;Max size of an escape sequence
                         DEFINE SOME ASCII VALUES
0008 =
                BS
                         EQU
                                 08H
                                          ;Back space
                                 09H
                HT
                         EQU
                                          ;Horizontal Tab
0009 =
000A =
                LF
                         EQU
                                 0AH
                                          :Line Feed
                VT
                                 0BH
                                          :Vertical Tab
                         EQU
000B =
000D =
                CR
                         EQU
                                 0DH
                                          ;Cursor Return
001B =
                ESC
                         EQU
                                 1BH
                                          ;Escape Character
                         EQU
                                 40H
                                          ;Insert Character
0040 =
                ICH
                                  41H
                                          ;Cursor Up
0041 =
                CUU
                         EQU
                CUD
                         EQU
                                 42H
                                          ;Cursor Down
0042 =
```

;

;

"ICRT"; Rev 0; Written by Ben L Gee; Dec 9, 1979.

Modified by Dan Fischler for use with the CP/M

```
; Cursor Forward
                                    44H
                  CUB
                           EQU
  0044 =
                                            ; Cursor Backward
                  CNL
                           EQU
                                    45H
  9045 =
                                            ;Cursor Next Line
                                    46H
                  CPL
                           EQU
                                            ;Cursor Preceding Line
  3046 =
  0047 =
                                    47H
                  CHA
                           EQU
                                            Cursor Horizontal Absolute
  0048 =
                  CUP
                           EQU
                                    48H
                                            ;Cursor Position
  0049 =
                  CHT
                           EQU
                                    49H
                                            ;Cursor Horizontal Tab
                                    4AH
  004A =
                  ED
                           EQU
                                            ; Erase In Display
                                    4BH
  004B =
                  EL
                           EQU
                                            ;Erase In Line
                                    4CH
  004C =
                  IL
                           EQU
                                            ;Insert Line
  004D =
                  DL
                                    4DH
                           EQU
                                            Delete Line
  0050 =
                  DCH
                           EQU
                                  - 50H
                                            ;Delete Character
  0053 =
                                   53H
                  SU
                           EQU
                                            ;Scroll Up
                           EQU
  0054 =
                                   54H
                  SD
                                            ;Scroll Down
                                            ;Cursor Tab Control
  0057 =
                  CTC
                           EOU
                                    57H
  0059 =
                  CVT
                           EQU
                                   59H
                                            ;Cursor Vertical Tab
  005A =
                  CBT
                           EQU
                                   5AH
                                            ; Cursor Backward Tab
  005B =
                  CVA
                           EQU
                                   5BH
                                            ;Cursor Vertical Absolute
  006D =
                  SGR
                           EQU
                                   6DH
                                            ;Select Graphic Rendition
                           VIDEO DRIVER SUBROUTINES
                  ;
                           ENTRIES POINTS ARE:
                               VBINIT - To initialize the hardware and
                                         software
                                      - To get a keystroke from the keyboard
                               VBIN
                                      - To output a character to the display
                               VBSTAT - To check the keyboard status
                          CALLING SEQUENCES:
                               CALL VBINIT
                               CALL
                                     VBIN
                               STA
                                     KEYSTROKE
                                                    ;Result in Register A
                               MVI
                                     C, DATA
                                                     ;Output character in
                                     C,A
                               VOM
                                                    ;Register C
                               CALL
                                     VBOUT
                               CALL
                                     VBSTAT
                                                    ;Returns Register A=0 if
                                                    ; No keystroke is available
                                                    ; Else, returns Register
                  ;
                                                    ; A=OFFH
                  ;
  E400
                          ORG
                                   ROM
  E400 C30CE4
                          JMP
                                   VBINIT
  E403 C359E4
                          JMP
                                   VBIN
  E406 C362E4
                          JMP
                                   VBOUT
  E409 C350E4
                          JMP
                                   VBSTAT
E40C D3E0
                  VBINIT: OUT
                                   KSTAT
                                                    ;Enable the VB3 Board
```

0043 =

CUF

EQU

43H

E40E 3E03 E410 3280C7 E413 3E17	MVI STA MVI	A, NORMAL ATTRIB A, NROWS-1	;Set default attribute
E415 3283C7	STA	LSTROW	;Initialize LASTROW; to NROWS-1.
E418 AF	XRA	A	
E419 3284C7	STA	MODE	;Not in Escape mode
E41C CDDEE6	CALL	CTC5	Clear all horizontal; tab stops
E41F CDEBE6	CALL	CTC6	Clear all vertical tab stops
E422 210000	LXI	н,О	
E425 CD8AE8	CALL	EEOS	;Clear the screen
E428 CD05E9	CALL	CURON	;Put the cursor on the ;screen
; IN	ITALIZE ALI	OF THE CONTROL	REGISTERS
E42B D3DE	OUT	VTAC+14	
E42D D3DA	OUT	VTAC+10	;Reset the VTAC
			71.0000 0110 72110
E42F 3E70	MVI	A, HCOUNT-1	
E431 D3D0	OUT	VTAC+0	
	IF	NOT INTERL	
	IVM	A,03CH	
	ENDIF		
	IF	INTERL	
E433 3EBC	MVI ENDIF	A, OBCH	
E435 D3D1	OUT	VTAC+1	
	TD	NOM TAMEDA	
	IF	NOT INTERL	CODE
	MVI ENDIF	A, (SCANR-1) *8+	CODE
	IF	INTERL	
E437 3E4D	MVI	A, (SCANR-2) *8+	·CODE
D43/ JU4D	ENDIF	A (BCARA-2) "O1	CODE
E439 D3D2	OUT	VTAC+2	
1433 2322		VINO. 2	
E43B 3E17	IVM	A, SKEW*64+NROW	/S-1
E43D D3D3	OUT	VTAC+3	
	IF	INTERL	
E43F 3E06	MVI	A, (SCANF-513)/	2
	ENDIF		
	IF	NOT INTERL	
	MVI	A, (SCANF-256) /	'2
	ENDIF		
E441 D3D4	OUT	VTAC+4	
E443 3E49	MVI	A, (SCANF-NROWS	*CCNND) / 4+0
E445 D3D5	OUT	VTAC+5	;Try to center the data
HITO DUD	001	ATUCLA	on the screen
		The second secon	You cue sereen

	3E17 D3D6		MVI TUO	A, NROWS-1 VTAC+6	
£44B	D3DE		OUT	VTAC+14	;Start the timing chain
	D3E1		OUT	KDATA	;Disable the VB3 board
E44F	C9		RET		
E450	DBE0	VBSTAT:	IN	KSTAT	;Check keyboard status
E452			CMA		
	E601		ANI	1	
E455			RZ		Return a zero if no data;
	3EFF		MVI	A,OFFH	APIGO MONUME O ARRIG
E458	C9	•	RET		;Else return a OFFH
E459	CD50E4	VBIN:	CALL	VBSTAT	Return the next key
E45C	CA59E4		JZ	VBIN	;Wait until one is
					;available
E45F			IN	KDATA	Get it
E461	C9		RET	•	;And return
	•	₹			RIVER FOR THE VB3 BOARD
E462		VBOUT:		H	;First, save all registers
E463			PUSH	D	
E464			PUSH	В	abud amabla tha moo baand
E465	CD1AE9	•	OUT	KSTAT CUROFF	;And enable the VB3 board
	CD76E4		CALL	PROCES	;Then,turn off the cursor ;And process character
	CD05E9		CALL	CURON	; Now, turn cursor back on
	D3E1		OUT	KDATA	Disable the VB3 board
E472		•	POP	В	;And restore registers
E473	Dl		POP	D	
E474			POP	H	
E475	C9		RET		
		; ON ENT	TRY, REG	HL = LOGICAL CU	RSOR ADDR. AND REG C = DATA.
E476	3A84C7	PROCES:	LDA	MODE	;See if we received an
T 470	77		ODA		;ESC character
E479	B7 C2B7E4		ORA	A	
E4/A	CZB/E4		JNZ	PESCSE	;JIF we are in an escape ;sequence
E47D	79		MOV	A,C	Move data to register A
E47E	FE80	100	CPI	80H	Check for range of 80
			1		; to FF
E480	D2B4E4		JNC	PESC	;It is an ESC sequence if
E483	FE1B		CPI	ESC	;>7FH ;Check for control
					;characters
E485	CAA7E4		JZ	DOESC	;If match, then do control
E488	FE0D		CPI	CR	;character
	CAOAE8		JZ	DOCR	
E48D	FE0A		CPI	LF	
	CAF8E7		JZ	DOLF	
	FE09		CPI	HT	
E494	CA1BE8		JZ	DOHT	

E407	FE08		CPI	BS		
		4,		DOBS		· ·
	CAODE8		JZ			
	FE0B		CPI	VT		•
E49E	CA2FE8		JZ	DOVT		
E4A1	FE20		CPI	1 1		
E4A3			RC			;Skip other control
	20					; characters
D434	42 DD D7		JMP	DODAT	11 Te	
E4A4	C3EBE7		UMP	DODÝT		;Must be a data character
E4A7	3E01	DOESC:	MVI	A,1		
E4A9	3284C7		STA	MODE		:We are now reading an
	40.0	•				;ESC sequence
E4AC	AF		XRA	A		
	3285C7		STA	COUNT		;Init the CRT for the
DAND	3203C1		DIA	COOMI		
	00000		OM3	DO TAME		; sequence
	3286C7		STA	POINT		
E4B3	C9	•	RET			
E4B4	CDA7E4	PESC:	CALL	DOESC		
E4B7	3A85C7	PESCSE:	LDA	COUNT		
	FE20		CPI	MAXESC		Check for buffer
MADII	LULU		01 1			;overflow
nana.	CADAE7		JZ	ABORT		OVELLION
				ADOKI		
E4BF			XCHG			;Save HL
E4C0	6F		MOV -	L,A		;Index into buffer
						;goes to HL
E4Cl	2600		MVI	H, 0		
E4C3			INR	A		
	3285C7		STA	COUNT		;Increment pointer
E4C7			MOV	A,C		;Get data
		* * * * * * * * * * * * * * * * * * * *				
E4C8			ANI	7FH		7 bits only
	0187C7		LXI	B, ESCSEQ		Get base of buffer
E4CD	09		DAD	В		Compute current cell
E4CE	77		MOV	M,A		;Save data
E4CF	EB		XCHG	-		Restore HL
	FE40		CPI	181		;Not a terminator if <40H
E4D2			RC	•		Thou a cerminator in (40)
		• * * * * * * * * * * * * * * * * * * *		C 3		ACCOUNT AND JOHN
E4D3			VOM	C,A		;Save the data
E4D4			XRA	A		
E4D5	3284C7		STA	MODE		;ESC seq done, now
						;process it
E4D8	79		MOV	A,C		Get the data again
	FE40		CPI	ICH		
	CA4DE5		JZ	DOICH		;JIF Insert Character
			CPI			7011 Indere Character
	FE41			CUU		777 (0
	CASEE5		JZ	DOCUU		;JIF Cursor Up
	FE42		CPI	CUD		
	CA6FE5		JZ			;JIF Cursor Down
E4E8	FE43		CPI	CUF	1	
E4EA	CA80E5		JZ	DOCUF		;JIF Cursor Forward
	FE44		CPI	CUB		
	CA91E5			DOCUB		;JIF Cursor Back
						ADTE CHESOF DUCK
	FE45		CPI	CNL		. TTD
	CAA2E5			DOCNL		;JIF Cursor Next Line
	FE46		CPI	CPL		
E4F9	CAB3E5		JZ	DOCPL		;JIF Cursor Preceding Lin
		· · · · · · · · · · · · · · · · · · ·				

	•				
E4FC	FE47		CPI	CHA	
E4FE	CAC4E5		JZ	DOCHA	;JIF Cursor Horizontal
					;Absolute
E501	FE48		CPI	CUP	
	CACFE5		JZ	DOCUP	;JIF Cursor Position
	FE49		CPI	CHT	Your Odibor robition
					ATTO Company Hamile - Mak
	CAD5E5		JZ	DOCHT	JIF Cursor Horiz. Tab
E50B	FE4A		CPI	ED	
E50D	CAE6E5		JZ	DOED	;JIF Erase in Display
	FE4B		CPI	EL	•
	CAOEE6		JZ	DOEL	;JIF Erase in Line
		÷	CPI	IL	7011 Blase In Bine
E515					
	CA35E6		JZ	DOIL	;JIF Insert Line
E51A	FE4D		CPI	DL	
E51C	CA46 E6		JZ	DODL	;JIF Delete Line
E51F			CPI	DCH	• • • • • • • • • • • • • • • • • • • •
	CA57E6		JZ	DODCH	;JIF Delete Character
				· ·	Anti perece character
E524			CPI	SU	
	CA68E6		JZ	DOSU	;JIF Scroll Up
E529	FE54		CPI	SD	
E52B	CA79E6		JZ	DOSD	;JIF Scroll Down
E52E			CPI	CTC	•
	CA8AE6		JZ	DOCTC	JIF Cursor Tab Control
			* .		JULY CUISOL TAD CONCLOI
E533			CPI	CVT	
E535	CAF8E6		JZ	DOCVT	;JIF Cursor Vertical Tab
E538	FE5A		CPI	CBT	
	CA09E7		JZ	DOCBT	;JIF Cursor Backward Tab
E53D			CPI	CVA	7011 Odibol Baomala 145
		,			TTD Common Newtical
E53F	CAlae7		JZ	DOCVA	;JIF Cursor Vertical
					;Absolute
E542	FE6D		CPI	SGR	
	CA25E7		JZ	DOSGR	;JIF Select Graphic
DJ 11	Child Dir		.	202011	;Rendition
17			ODT	700	Renattion
	FE7F		CPI	7FH	
	CA8FE7		JZ	DODEL	
E54C	C9		RET		;None of the above,
					;so skip it
me An	2501	DOTCH.	MITT	A 1	;Insert Character
	3E01	DOICH:	MVI	A,1	insert character
	CDA0E7		CALL	GETIP	
E552	C8		RZ		
E553	47		MOV	B, A	
E554		ICH1:	PUSH	В	
	CD55E9		CALL	INCHAR	
E558			POP	B	
E559			DCR	В	
E55A	C254E5		JNZ	ICH1	
E55D	C9		RET		
PEEP	3E01	DOCUU:	MVI	A,1	;Cursor Up
		DOCOU:			
E560	CDA0E7		CALL	GET1P	Get a parameter,
					;l is default
E563	C8		RZ		;If value is zero,
					;then done
E564	47		MOV	B,A	
7704					

			•				
E565 C5	CUU1:	PUSH	В		;Repeat	till coun	t
E566 CD58E8		CALL POP	UP B				
E569 C1		DCR	В				
E56A 05			CUU1		4		
E56B C265E5		JNZ	C001				
E56E C9		RET					
E56F 3E01	DOCUD:	MVI	A,1		;Cursor	Down	
E571 CDA0E7		CALL	GET1P				*
E574 C8		RZ					
E575 47		MOV	B,A				
E576 C5	CUD1:	PUSH	В				•
E577 CD5FE8		CALL	DOWN				
E57A Cl		POP	В				
E57B 05		DCR	В				
E57C C276E5		JNZ	CUD1				
E57F C9		RET					
E580 3E01	DOCUF:	MVI	A,1				
E582 CDA0E7		CALL	GET1P				
E585 C8		RZ					
E586 47		MOV	B,A				
E587 C5	CUF1:	PUSH	-B				
E588 CD6EE8		CALL	RIGHT				
E58B C1		POP	В				
E58C 05		DCR	В				
E58D C287E5		JNZ	CUF1				
E590 C9	,	RET					
E591 3E01	DOCUB:	MVI	A,1				
E593 CDA0E7	DOCOD.	CALL	GETIP				
E596 C8		RZ	05111				
E590 C8 E597 47		MOV	B,A				
E598 C5	CUB1:	PUSH	В				
E599 CD67E8	CODI.	CALL	LEFT				
E599 CD07E8		POP	В				
			_				
E59D 05		DCR	B				
E59E C298E5		JNZ	CUB1				
E5Al C9		RET					
E5A2 3E01	DOCNL:	MVI	A,1		Cursor	Next Line	
E5A4 CDA0E7	2001111	CALL	GET1P		,		
E5A4 CBAGE7		RZ	ODILL			•	
E5A7 C8 E5A8 47		MOV	B,A				
E5A9 C5	CNL1:	PUSH	B				
	CMPT:	CALL	NEXTLN				
E5AA CDF6E7		POP	B		-		
E5AD C1 E5AE 05		DCR	В				
			CNL1				
E5AF C2A9E5		JNZ RET	CNLI	÷.			
E5B2 C9		KET					
E5B3 3E01	DOCPL:	MVI	A,1		:Cursor	Preceding	Line
E5B5 CDA0E7	200,23	CALL	GETIP			= = = = = = = = = = = = = = = = = = = =	
E5B8 C8		- RZ		· · · · · · · · · · · · · · · · · · ·			
1010 00	· 🔨						

5BE E5BF	C5 CD76E8 C1 05 C2BAE5	CPL1:	MOV PUSH CALL POP DCR JNZ RET	B,A B PREVLN B CPL1	
E5C6 E5C9	FE50	DOCHA:	MVI CALL DCR CPI RNC	A,1 GET1P A NCOLS	Cursor Horiz. Absolute
E5CD E5CE	6 F		MOV RET	L,A	Put the cursor on that column
	CDC4E5 C31AE7	DOCUP:	CALL JMP	DOCHA DOCVA	;Cursor position(Goto XY)
E5D7 E5DA		DOCHT:	MVI CALL RZ	A,1 GET1P	;Cursor Horiz. Tabulation
E5DB E5DC E5DD E5E0	C5 CD1BE8	CHT1:	MOV PUSH CALL POP	B, A B DOHT B	
E5E1	05 C2DCE5		DCR JNZ RET	B CHT1	
E5E8 E5EB	3E00 CDA0E7 CA8AE8	DOED:	MVI CALL JZ	A,0 GET1P EEOS	;Erase in Display
	FE01 C201E6		PUSH CPI JNZ XCHG	H 1 ED1	
E5F8	210000 012003 CD9CE8		LXI CALL	H,0000H B,NORMAL*256+' FILLS	;Erase from start
E5FE	C30CE6		JMP	ED2	;to cursor
E603 E606	FE02 C20CE6 210000	ED1:	CPI JNZ LXI	2 ED2 H,0	
E609 E60C E60D		ED2:	CALL POP RET	EEOS H	;Erase entire display ;Restore cursor address
E610	3E00 CDA0E7 CA93E8	DOEL:	MVI CALL JZ	A,0 GET1P EEOL	;Erase in Line ;Erase from cursor to
	3 0 20				;end of line

	•				
E616	E 5		PUSH	H	
E617	FE01		CPI	1	
E619	C229E6		JNZ	ELl	
E61C			XCHG	•	
E61D			MOV	H,D	
	2E00		MVI	L,0	
	012003		LXI	B, NORMAL*256+'	1
	CD9CE8	•	CALL	FILLS	;Erase from the start of
E023	CDSCEO		CULL	TIBBO	;line to cursor
BC0C	022256		TMD	EL2	fille to cursor
E020	C333E6		JMP	ELZ	
	FE02	ELl:	CPI	2	
	C233E6	•	JNZ	EL2	
	2E00		MVI	L,0	
E630	CD93E8	•	CALL	EEOL	;Erase the entire line
E633	E1	EL2:	POP	H	
E634			RET		
	- 00				
F635	3E01	DOIL:	MVI	A,1	;Insert Line
	CDA0E7	DOID.		GET1P	'Insert Dine
			CALL	GEIIF	
E63A			RZ		
E63B			MOV	B,A	
E63C		ILl:	PUSH	В	
E63D	CD22E9		CALL	INSELN	
E640	C1		POP	В	
E641	05		DCR	В	
	C23CE6		JNZ	ILl	
E645			RET	222	
TOAD			KDI.		
E646	3 50 1	DODL:	IVM	A,1	;Delete Line
	CDA0E7	DODLI.	CALL	GET1P	Aperece mine
				GETIP	
E64B			RZ		
E64C			MOV	B,A	
E64D		DL1:	PUSH	В	
E64E	CD3DE9		CALL	DELLN	
E651	Cl		POP	В	
E652	05		DCR	В	
E653	C24DE6		JNZ	DL1	
E656			RET		
1030			1122		
E657	3E01	DODCH:	MVI	A,1	;Delete Character
	CDA0E7	DODCH:	CALL	GETIP	Inerece character
				GUITE	
E65C			RZ		
E65D			MOV	B,A	
E65E		DCH1:	PUSH	В	
	CD71E9		CALL	DLCHAR	
E662	Cl		POP	В	
E663	05		DCR	B	
	C25EE6		JNZ	DCH1	
E667			RET		
	- 				
E668	3E01	DOSU:	MVI	A,1	;Scroll Up
	CDA0E7	2020.	CALL	GET1P	Andrott of
				GRITE	
E66D			RZ	D 3	
E66E	4/	A	MOV	B,A	

E66F C5 E670 CDE5E8 E673 C1 E674 05 E675 C26FE6 E678 C9	SUl:	PUSH CALL POP DCR JNZ RET	B RLUP B B SU1	
E679 3E01 E67B CDA0E7 E67E C8 E67F 47 E680 C5 E681 CDF5E8 E684 C1 E685 05 E686 C280E6 E689 C9	DOSD:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B RLDWN B B SD1	;Scroll Down
E68A AF E68B CDA0E7 E68E 3C E68F C8 E690 4F E691 E5 E692 CD9BE6 E695 E1 E696 3EFF E698 C38BE6	DOCTC: CTCA:	XRA CALL INR RZ MOV PUSH CALL POP MVI JMP	A GET1P A C,A H PCTC H A,255 CTCA	;Cursor Tab Control
E69B 0D E69C CAB8E6 E69F 0D E6A0 CAC1E6 E6A3 0D E6A4 CACBE6 E6A7 0D E6A8 CAD4E6 E6AB 0D E6AC CADEE6 E6AF 0D E6B0 CADEE6 E6B3 0D E6B4 CAEBE6 E6B7 C9	PCTC:	DCR JZ	C CTC0 C CTC1 C CTC2 C CTC3 C CTC4 C CTC5 C	
E6B8 2600 E6BA 11A7C7 E6BD 19 E6BE 36FF E6C0 C9	CTC0:	MVI LXI DAD MVI RET	H,0 D,HTABS D M,255	
E6C1 6C E6C2 2600 T6C4 11F7C7 E6C7 19	CTC1:	MOV MVI LXI DAD	L,H H,O D,VTABS D	

E6C8 36FF E6CA C9	,	MVI RET	M,255	#** **			.*
E6CB 2600 E6CD 11A7 E6D0 19 E6D1 3600 E6D3 C9	1 C7	MVI LXI DAD MVI RET	H,0 D,HTABS D M,0				
E6D4 6C E6D5 2600 E6D7 11F7 E6DA 19 E6DB 3600 E6DD C9	⁷ C7	MOV MVI LXI DAD MVI RET	L,H H,O D,VTABS D M,O				
E6DE 21A7 E6E1 0650 E6E3 3600 E6E5 23 E6E6 05 E6E7 C2E3 E6EA C9	CTC5A:	LXI MVI MVI INX DCR JNZ RET	H, HTABS B, NCOLS M, 0 H B CTC5A				
E6EB 21F7 E6EE 0618 E6F0 3600 E6F2 23 E6F3 05 E6F4 C2F0 E6F7 C9	CTC6A:	LXI MVI MVI INX DCR JNZ RET	H,VTABS B,NROWS M,0 H B CTC6A				
E6F8 3E01 E6FA CDA0 E6FD C8 E6FE 47 E6FF C5 E700 CD2F E703 C1 E704 05 E705 C2FF E708 C9	CVT1:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DOVT B B CVT1		Cursor V	ert. Tabu	lation
E709 3E01 E70B CDA0 E70E C8 E70F 47 E710 C5 E711 CD44 E714 C1 E715 05 E716 C210 E719 C9	CBT1:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DOBT B B CBT1		Cursor B	ackward Ta	ib.

E71A 3 E71C C E71F 3 E720 F E722 D E723 6 E724 C	CDA0E7 3D 7E18 00	DOCVA:	MVI CALL DCR CPI RNC MOV RET	A,1 GET1P A NROWS H,A	; (Cursor	Vertical	Absolute
E725 A E726 C E729 4 E72A 3 E72D 0 E72E C E72F C E732 3 E735 3	DA0E7 1F 1A80C7 1C 18 1D3AE7 1280C7 1EFF	DOSGR: SGRA:	XRA CALL MOV LDA INR RZ CALL STA MVI JMP	A GET1P C,A ATTRIB C PSGR ATTRIB A,255 SGRA	, £	Select	Graphic	Rendition
E743 0 E744 0 E745 C E748 0 E749 C	A6AE7 D A6DE7 D A70E7 D A73E7	PSGR:	DCR JZ DCR JZ DCR DCR DCR DCR JZ	C SGR0 C C SGR2 C C SGR4 C SGR5				
E751 0 E752 C E755 0 E756 C E759 0 E75A C	D A76E7 D A79E7 D A7CE7 D A7FE7		DCR DCR JZ DCR JZ DCR JZ DCR JZ DCR JZ	C C SGR7 C SGR8 C SGR9 C				
E75D 0 E75E C E761 0 E762 C E765 0 E766 C E769 C	A82E7 D A87E7 D A8CE7		DCR JZ DCR JZ DCR JZ RET	C SGR11 C SGR12 C SGR13				
E76A 3 E76C C E76D F E76F C	9 680	SGR2:	MVI RET ORI RET	A,3 REDUCE				
E770 F E772 C			ORI RET	UNDRLN				

					**
E773	F620	SGR5:	ORI	BLINK	•
E775			RET		
EIIS	C9		XLI X		
E776	F604	SGR7:	ORI	REVERS	
E778	C9		RET		
1170					
	-500	aana.	0DT	NY 33777	•
	F608	SGR8:	ORI	BLANK	
E77B	C9		RET		
E77C	TIC 10	SGR9:	ORI	STRIKE	
		SGR3:		SIKIKE	
E77E	C9		RET	•	•
E77F	F603	SGR10:	ORI	3	
E781			RET		
E / OI	CS		KEI		
E782	E6FC	SGR11:	ANI	0FCH	
E784	F602		ORI	2	•
E786			RET		e e
E/00	C9		KEI		
E787	E6FC	SGR12:	ANI	0FCH	
E789	P601		ORI	1	
				•	
E78B	C9		RET		•
E78C	E6FC	SGR13:	ANI	0FCH	
E78E			RET		•
L/OL	CJ		I/II I		
E78F	E5	DODEL:	PUSH	H	
E790	2100C0		LXI	H, VIDEO	
F7 03	018007		TYT	D NDOWC #NICOLC	
	018007	20227	LXI	B, NROWS*NCOLS	
E796	7 5	DODEL1:	MOV	M, L	
	7 5	DODEL1:		- ·	
E796 E797	75 23	DODEL1:	MOV INX	M,L H	
E796 E797 E798	75 23 0B	DODEL1:	MOV INX DCX	M, L H B	
E796 E797 E798 E799	75 23 0B 79	DODEL1:	MOV INX DCX MOV	M, L H B A, C	
E796 E797 E798 E799 E79A	75 23 0B 79 B0	DODEL1:	MOV INX DCX MOV ORA	M,L H B A,C B	
E796 E797 E798 E799	75 23 0B 79 B0	DODEL1:	MOV INX DCX MOV	M, L H B A, C	
E796 E797 E798 E799 E79A E79B	75 23 0B 79 B0 05	DODEL1:	MOV INX DCX MOV ORA DCR	M, L H B A, C B B	
E796 E797 E798 E799 E79A E79B E79C	75 23 0B 79 B0 05 C296E7	DODEL1:	MOV INX DCX MOV ORA DCR JNZ	M,L H B A,C B	
E796 E797 E798 E799 E79A E79B E79C E79F	75 23 0B 79 B0 05 C296E7		MOV INX DCX MOV ORA DCR JNZ RET	M,L H B A,C B DODEL1	
E796 E797 E798 E799 E79A E79B E79C E79F E7A0	75 23 0B 79 B0 05 C296E7 C9	DODEL1:	MOV INX DCX MOV ORA DCR JNZ RET MOV	M,L H B A,C B DODEL1	;Save the default value
E796 E797 E798 E799 E79A E79B E79C E79F	75 23 0B 79 B0 05 C296E7 C9		MOV INX DCX MOV ORA DCR JNZ RET	M,L H B A,C B DODEL1	
E796 E797 E798 E799 E79A E79B E79C E79F E7A0 E7A1	75 23 0B 79 B0 05 C296E7 C9 57 1E00		MOV INX DCX MOV ORA DCR JNZ RET MOV MVI	M,L H B A,C B DODEL1 D,A E,0	¿Zero the accumulator
E796 E797 E798 E799 E79A E79B E79C E79F E7A0 E7A1 E7A3	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7		MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI	M,L H B A,C B DODEL1 D,A E,0 B,ESCSEQ-1	;Zero the accumulator ;Point to the esc. string
E796 E797 E798 E799 E79A E79B E79C E79F E7A0 E7A1	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7		MOV INX DCX MOV ORA DCR JNZ RET MOV MVI	M,L H B A,C B DODEL1 D,A E,0	¿Zero the accumulator
E796 E797 E798 E799 E79A E79B E79C E79F E7A0 E7A1 E7A3	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7	GET1P:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI	M,L H B A,C B DODEL1 D,A E,0 B,ESCSEQ-1	;Zero the accumulator ;Point to the esc. string
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H	;Zero the accumulator ;Point to the esc. string
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7	GET1P:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H	;Zero the accumulator ;Point to the esc. string
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H	;Zero the accumulator ;Point to the esc. string ;Save the cursor address
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address
E796 E797 E798 E799 E79A E79B E79C E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte
E796 E797 E798 E799 E79A E79B E79C E7A0 E7A1 E7A3 E7A6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6 E7A7 E7AA	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more ;JIF None
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6 E7A7 E7AA	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more
E796 E797 E798 E799 E798 E799 E796 E7A0 E7A1 E7A3 E7A6 E7A7 E7AA E7AB E7AF E7AF E7B2 E7B5	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7 6F	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA MOV	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT L,A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more ;JIF None
E796 E797 E798 E799 E79A E79C E79F E7A0 E7A1 E7A3 E7A6 E7A7 E7AA	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7 6F	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT L,A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more ;JIF None
E796 E797 E798 E799 E798 E796 E796 E7A0 E7A1 E7A3 E7A6 E7A7 E7AA E7AB E7AF E7AF E7B2 E7B5 E7B6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7 6F 2600	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA MOV MVI	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT L,A H,0	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ; the next byte ;See if there is any more ;JIF None ;Update the pointer
E796 E797 E798 E799 E798 E799 E796 E7A0 E7A1 E7A3 E7A6 E7A7 E7AA E7AB E7AF E7AF E7B2 E7B5	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7 6F 2600	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA MOV	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT L,A	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ;the next byte ;See if there is any more ;JIF None ;Update the pointer ;Point to the next char
E796 E797 E798 E799 E798 E796 E796 E7A0 E7A1 E7A3 E7A6 E7A7 E7AA E7AB E7AF E7AF E7B2 E7B5 E7B6	75 23 0B 79 B0 05 C296E7 C9 57 1E00 0186C7 E5 3A86C7 3C 2185C7 BE CAD6E7 3286C7 6F 2600 09	GET1P: MORE:	MOV INX DCX MOV ORA DCR JNZ RET MOV MVI LXI PUSH LDA INR LXI CMP JZ STA MOV MVI	M,L H B A,C B B DODEL1 D,A E,0 B,ESCSEQ-1 H POINT A H,COUNT M NOMORE POINT L,A H,0	;Zero the accumulator ;Point to the esc. string ;Save the cursor address ;Compute the index for ; the next byte ;See if there is any more ;JIF None ;Update the pointer

E7BC	FE3B CAD6E7 D630		CPI JZ SUI	NOMORE	Check for a seperator; JIF number is done
	DAA7E7		JC	NOGOOD	
	FEOA	*	CPI	10	
	D2A7E 7		JNC	NOGOOD	;JIF char is not from ;0 to 9
E7C9	57		MOV	D,A	;Save the value
E7CA			MOV	A, E	Multiply the accumulated value by 10
E7CB	87		ADD	A	;*2
E7CC	5F		MOV	E,A	
E7CD	87		ADD	A	;*4
E7CE	87		ADD	A	; *8
E7CF	83		ADD	E	;*10 Done!
E7D0	82		ADD	D	;Add in new digit
E7D1	5F		MOV	E,A	Return it to the
E7D2	57		MOV	D,A	;Wipe out old value
E7D3	C3A7E7		JMP	MORE	Go for the next digit
E7D6	7A	NOMORE:	MOV	A,D	Get the value
E7D7	B7		ORA -	A	;Set flags
E7D8	E1		POP	H	Restore cursor address
E7D9	C9		RET		,
E7DA	AF	ABORT:	XRA	A	
E7DB E7DE	3284C7 C9		STA RET	MODE	Reset the escape flag
		; PUT A	DATA C	CHAR ON THE	SCREEN AND ADVANCE THE CURSOR.
E7DF	E5	PUTCHAR:	PUSH	H	;Save the logical cursor ;address
E7E0	CDDAE9		CALL	GETBA	Get the physical cursor
E7E3	110010		LXI	D,OFFSET	
E7E6			MOV	M,C	;Put the data there
E7E7			DAD	D D	Compute the address of
2.2.				, D	the governing attribute
E7E8	70		MOV	M,B	the governing attribute
E7E9			POP	н, Б Н	;Put the attribute here
כםים	11.		FUP	П	Get the logical cursor
E7EA	C9		RET		;address back
F7 FD	3A80C7	DODAT:	T DA	A MMD T TO	
E7EE		DODAT:	LDA	ATTRIB	Get the current attribute
			MOV	B,A	;Set it up for PUTCHAR
	CDDFE7		CALL	PUTCHAR	
	CD6EE8		CALL	RIGHT	; Move the cursor right
E7F5	CU		RNZ		Done if the cursor
			× .		didn't wrap around;
je.					; Else, we must move the
					cursor to the next line

[;] PUT THE CURSOR ON COLUMN 1 OF THE NEXT LINE. SCROLL

; THE SCREEN IF THE CURSOR WAS ON THE LAST LINE.

E7F6 2E00 NEXTLN: MVI L,0

;Put the cursor on ;column 1 of the next line ;And do a line feed

; MOVE THE CURSOR DOWN ONE LINE. SCROLL THE SCREEN

; IF THE CURSOR WAS ON THE LAST LINE.

DOWN E7F8 CD5FE8 DOLF: CALL RNZ E7FB C0 E7FC 2617 MVI H, NROWS-1 E7FE E5 PUSH H E7FF CDE5E8 CALL RLUP E802 210017 H, (NROWS-1) *256 LXI E805 CD93E8 CALL EEOL E808 E1 POP E809 C9 RET

; MOVE THE CURSOR TO COL 1 OF THE CURRENT LINE.

E80A 2E00 DOCR: MVI L,0
E80C C9 RET

; BACK THE CURSOR BY ONE POSITION.

DOBS: E80D CD67E8 CALL LEFT E810 CC58E8 CZ UP E813 E5 PUSH H E814 CDDAE9 CALL GETBA E817 3620 M, ' ' MVI E819 E1 POP H E81A C9 RET

; DO A HORIZONTAL TABULATION

E81B		DOHT:	VOM	C,L	;Save the column number
E81C	11A7C7		LXI	D, HTABS	;Point to the horizontal ;tab table
E81F	CD6EE8	DOHT1:	CALL	RIGHT	;Move right
E822	E5		PUSH	H	
E823	AF		XRA	A	Get a zero
E824	67		MOV	H,A	
E825	19		DAD	D	;Point to HTABS[COL]
E826	B6		ORA	M	;See if true
E827	El		POP	H	
E828	C0		RNZ		;Done if found a tab stop
E829	7D		MOV	A, L	
E82A	В9		CMP	C	
E82B	C8		RZ		;Done if no tab stops
	C31FE8		JMP	DOHT1	;Continue looking for ;tab stops
		•		• · · · · · · · · · · · · · · · · · · ·	and 🕶 and the contract of the

; DO A VERTICAL TABULATION

E82F	4C	DOVT:	MOV	C,H	;Save the row number
E830	11F7C7		LXI	D, VTABS	Point to the vertical
					;tab table
 E833	CD5FE8	DOVT1:	CALL	DOWN	; Move down
E836	E5		PUSH	H	
E837	AF		XRA	A	;Get a zero
E838	6C		MOV	L,H	
E839	67		MOV	H,A	
E83A			DAD	D	;Point to VTABS[ROW]
E83B			ORA	M	;See if true
E83C			POP	H	
E83D		•	RNZ		Done if found a tab stop
E83E			MOV	A, H	/ Louis II Louis a cap beop
E83F			CMP	C	
E840			RZ		;Done if not tab stops
	C333E8		JMP	DOVT1	Continue looking for
POAT	(333 <u>1</u> 0		OME	DOVII	;tab stops
				•	; can scops
		; DO A	BACKWARD	TABULATION	
E844	40	DOBT:	WOST	C.T.	offers the selection
		DOBT:	MOV	C, L	Save the column number
E043	11A7C7		LXI	D, HTABS	Point to the horizontal
-040	CD CC DO				;tab table
	CD67E8	DOBT1:	CALL	LEFT	;Move left
E84B			PUSH	H	
E84C			XRA	A	Get a zero
E84D			MOV	H,A	
E84E			DAD	D	;Point to HTABS[COL]
E84F	B6		ORA	M	;See if true
3850	El		POP	H	
E851	C0		RNZ		;Done if found a tab stop
E852	7D		MOV	A,L	
E853	B 9		CMP	C	•
E854	C8		RZ		Done if no tab stops
	C348E8		JMP	DOBT1	Continue looking for tab
					;stops
					,550p5
		; MOVE	THE CURSO	OR UP.	
E858	70	UP:	MOV	λU	
E859		UF:	DCR	A, H H	
				· = -	
E85A			ORA	A	
E85B			RNZ		
E85C			MVI	H, NROWS-1	
E85E	C9		RET		
		. MOTTE	mur ouro	ID DOWN	
		MOVE	THE CURSO	DOWN.	
E85F	24	DOWN:	INR	H	
E860		DOMN:	MVI		
E862				A, NROWS	
E863			CMP	H	
			RNZ	T 0	
E864			MVI	H, 0	
 E866	Cy		RET		

; MOVE THE CURSOR LEFT.

E867 7D	LEFT: MOV	R. T	
E867 7D E868 2D	DEF 1: MOV	· A, L L	
E869 B7	ORA	A	
E86A C0	RNZ		
E86B 2E4F	MVI	L, NCOLS-1	
E86D C9	RET		
	; MOVE THE CUR	SOR RIGHT.	
E86E 2C	RIGHT: INR	L	
E86F 3E50	MVI	A, NCOLS	•
E871 BD	CMP	L	
E872 C0	RNZ		
E873 2E00	MVI	L,0	
E875 C9	RET		
2075 63			
	; MOVE THE CUR	SOR TO THE BEGIN	NING OF THE PREVIOUS LINE
E876 2E00	PREVLN: MVI	L,0	
E878 CD58E8	CALL	UP	
E87B C0	RNZ		
E87C 2600	MVI	· H,0	
E87E E5	PUSH	H	
E87F CDF5E8	CALL	•	
		RLDWN	
E882 210000	LXI	H, 0	
E885 CD93E8	CALL	EEOL	
E888 E1	POP	H	•
E889 C9	RET		
	; ERASE FROM T	HE CURSOR POSITION	ON TO THE END OF THE SCREEN
E88A 114F17	EEOS: LXI	D, ((NROWS-1)*2	56) +NCOLS-1
E88D 012003	LXI	B, NORMAL*256+	•
E890 C39CE8	JMP	FILLS	
novo coveno	OFIL	FIBEO	
	; ERASE FROM T	HE CURSOR TO THE	END OF THE CURRENT LINE.
E893 54	EEOL: MOV	D, H	<u>.</u>
E894 1E4F	MVI	E, NCOLS-1	
E896 012003	LXI	B, NORMAL*256+	 For the first term of the property of the propert
E899 C39CE8	JMP	FILLS	
2072 003020	0111	11220	
	; THE ATTRIB I	EEN WITH THE DATA N REG B ATION HL TO DE.	A IN REG C
שפטר שב	BILLO. DUCH	. 15	
E89C E5	FILLS: PUSH	H	2016 - 23.
E89D CDDAE9	CALL	GETBA	Get address of start
E8AO EB	XCHG		
E8A1 CDDAE9	CALL	GETBA	Get address of finish
E8A4 7C	MOV	A, H	Compare finish and start
E8A5 BA	CMP	D	
E8A6 C2ABE8	JNZ	CMPD1	

```
MOV
                               A,L
E8A9 7D
                       CMP
                               D+1
ESAA BB
               CMPD1:
                       XCHG
E8AB EB
                               FILLS1
E8AC D2BCE8
                       JNC
                                               ;JIF area to fill does
                                               ;not wrap
E8AF D5
                       PUSH
                               D
                                               ;Save finish address
E8B0 C5
                               В
                       PUSH
E8B1 117FC7
                               D, VIDEO+NROWS*((NCOLS+15) AND OFFFOH)-1
                       LXI
E8B4 CDC1E8
                       CALL
                               FILLS2
                                              ;Fill from start to end
                                               of screen
                       POP
                               B.
E8B7 C1
E8B8 D1
                       POP
                               D
E8B9 2100C0
                       LXI
                               H, VIDEO
                                              ;Fill from start of
                                              screen to finish address
E8BC CDC1E8
               FILLS1: CALL
                               FILLS2
                                              ;Fill the screen
E8BF E1
                       POP
                               H
E8C0 C9
                       RET
             FILLS2: PUSH
E8C1 C5
                               В
E8C2 E5
                       PUSH
                               H
E8C3 D5
                       PUSH
                               D
E8C4 CDD5E8
                       CALL
                               FILL
                                         ;Fill in the data
E8C7 E1
                       POP
                               H
E8C8 D1
                       POP
                               D
E8C9 010010
                              B,OFFSET
                       LXI
                     DAD
XCHG
E8CC 09
                               В
E8CD EB
                      XCHG
E8CE 09
                     DAD
                               В
E8CF C1
                      POP
                               В
E8D0 48
                               C,B
                      MOV
E8D1 CDD5E8
                       CALL
                               FILL
                                              ;Fill in the attributes
E8D4 C9
                       RET
E8D5 71
               FILL:
                       MOV
                               M, C
E8D6 23
                       INX
                               H
E8D7 7C
                       VOM
                               A,H
E8D8 BA
                       CMP
                               D
E8D9 C2DEE8
                       JNZ
                              CMPD2
E8DC 7D
                       MOV
                               A, L
E8DD BB
                       CMP
                              D+1
E8DE DAD5E8
               CMPD2: JC
                               FILL
E8E1 CAD5E8
                       JZ
                               FILL
E8E4 C9
                      RET
               ; SCROLL THE SCREEN UP BY ONE LINE.
E8E5 3A83C7
               RLUP:
                      LDA
                              LSTROW
E8E8 3C
                       INR
                               Α
E8E9 FE18
                       CPI
                              NROWS
E8EB C2EFE8
                       JNZ
                               RLUP1
E8EE AF
                      XRA
                               Α
               RLUP1:
E8EF D3D6
                      OUT
                              VTAC+6
E8F1 3283C7
                      STA
                              LSTROW
E8F4 C9
                      RET
```

; SCROLL THE SCREEN DOWN ONE LINE

```
E8F5 3A83C7
               RLDWN:
                        LDA
                                LSTROW
E8F8 B7
                        ORA
E8F9 C2FEE8
                        JNZ
                                 RLDWN1
E8FC 3E18
                        MVI
                                A, NROWS
               RLDWN1: DCR
E8FE 3D
                                Α
E8FF D3D6
                        OUT
                                VTAC+6
E901 3283C7
                        STA
                                LSTROW
E904 C9
                        RET
                ; TURN THE CURSOR ON.
               ; THE LOGICAL ADDRESS OF THE CURSOR MUST BE IN REG HL.
E905 2281C7
               CURON:
                        SHLD
                                CURADR
E908 7D
                        MOV
                                A,L
E909 D3DC
                        OUT
                                VTAC+12
E90B 3A83C7
                        LDA
                                LSTROW
E90E 3C
                        INR
                                Α
E90F 84
                        ADD
                                H
E910 FE18
                        CPI
                                NROWS
E912 DA17E9
                        JC
                                CURON1
E915 D618
                        SUI
                                NROWS
E917 D3DD
               CURON1: OUT
                               VTAC+13
E919 C9
                        RET
               ; TURN THE CURSOR OFF.
               ; THE LOGICAL ADDRESS OF THE CURSOR IS RETURNED IN REG HL
E91A 2A81C7
               CUROFF: LHLD
                                CURADR
E91D 3EFF
                        MVI
                                A, OFFH
E91F D3DC
                                VTAC+12
                        OUT
E921 C9
                        RET
                  THE INTERNAL DESCRIPTION OF THE NEXT FOUR PROCEDURES
                  ARE THEIR PASCAL COUNTERPARTS.
                                                    THE PROCEDURES WERE
                  FIRST WRITTEN IN PASCAL AND THEN TRANSLATED INTO
                  ASSEMBLY. IN EACH CASE I HAVE ASSUMED THAT THE
                  FOLLOWING DECLARATIONS HAVE BEEN MADE.
                    CONST
               ;
                        NCOLS = 80; (* OR WHATEVER *)
                        NROWS = 24; (* OR WHATEVER *)
                   TYPE
                        COLS = 0..NCOLS-1;
                        ROWS = 0..NROWS-1;
                        LINE = RECORD OF
                                 COL : ARRAY[COLS] OF CHAR
                               END;
```

SCREEN = ARRAY [ROWS] OF LINE;

```
VAR
                        R: ROWS; (*THE CURRENT CURSOR ROW ADDRESS*)
C: COLS; (*THE CURRENT CURSOR COLUMN ADDR.*)
                         ROW : SCREEN; (*THIS IS THE VB3 MEMORY MAPPED SCREEN*)
                         RI : ROWS; (*A COUNTER FOR ROWS*)
                         CI : COLS;
                                         (*A COUNTER FOR COLUMNS*)
                         BLANK_LINE : LINE; (* ASSUMED TO BE A BLANK LINE *)
                   TO REFERENCE A CHARACTER ON THE SCREEN, SAY:
                                 ROW[RI].COL[CI]
                   FOR SOME VALUES OF RI AND CI.
                   TO REFERENCE A ENTIRE LINE OF THE SCREEN, SAY:
                                 ROW[RI]
                   FOR SOME VALUE OF RI.
                    PROCEDURE INSELN;
                      BEGIN
                        FOR RI := NROWS-1 TO R+1 DO
                          ROW[RI] := ROW[RI-1];
                        ROW[R] := BLANK_LINE;
                      END;
E922 E5
                INSELN: PUSH
                                H
E923 4C
                        VOM
                                 C,H
E924 0C
                        INR
E925 210017
                        LXI
                                H, (NROWS-1) *256
E928 110017
                        LXI
                                D_{r}(NROWS-1)*256
E92B 7C
                ILLOOP: MOV
                                A,H
E92C B9
                        CMP
                                C
E92D DA38E9
                        JC
                                ILEXIT
E930 25
                        DCR
                                H
E931 CD8AE9
                        CALL
                                MVLINE
E934 15
                        DCR
                                D
E935 C32BE9
                        JMP
                                ILLOOP
E938 CD93E8
                ILEXIT: CALL
                                EEOL
E93B E1
                        POP
                                H
E93C C9
                        RET
                    PROCEDURE DELLN;
                      BEGIN
                        FOR RI := R TO NROWS-2 DO
                          ROW[RI] := ROW[RI+1];
                        ROW[NROWS-1] := BLANK_LINE;
                      END:
```

```
E93D E5
                DELLN:
                         PUSH
                                  H
E93E 2E00
                         MVI
                                  L,0
E940 54
                         MOV
                                  D,H
                         MOV
E941 5D
                                  E,L
                                  A, NROWS-2
                DLLOOP: MVI
E942 3E16
                         CMP
                                  D
E944 BA
E945 DA50E9
                         JC
                                  DLEXIT
E948 24
                         INR
                                  H
E949 CD8AE9
                                  MVLINE
                         CALL
E94C 14
                         INR
E94D C342E9
                         JMP
                                  DLLOOP
E950 CD93E8
                DLEXIT: CALL
                                  EEOL
                         POP
E953 E1
E954 C9
                         RET
                    PROCEDURE INCHAR;
                       BEGIN
                         FOR CI := NCOLS-1 DOWNTO C+1 DO
                           ROW[R].COL[CI] := ROW[R].COL[CI-1];
                         ROW[R].COL[C] := ' ';
                         END;
E955 E5
                INCHAR: PUSH
                                  H
E956 4D
                         MOV
                                  C,L
E957 0C
                                  C
                         INR
E958 2E4F
                         MVI
                                  L, NCOLS-1
E95A 54
                         MOV
                                  D, H
E95B 5D
                         MOV
                                  E,L
E95C 7D
                ICHLOP: MOV
                                  A,L
E95D B9
                                  C
                         CMP
E95E DA69E9
                         JC
                                  ICHEXT
E961 2D
                         DCR
                                 L
E962 CDC2E9
                         CALL
                                 MVCHAR
E965 1D
                         DCR
E966 C35CE9
                         JMP
                                  ICHLOP
E969 012003
                ICHEXT: LXI
                                 B, NORMAL*256+' '
E96C CDDFE7
                         CALL
                                 PUTCHAR
E96F El
                         POP
                                 H
E970 C9
                         RET
                    PROCEDURE DLCHAR;
                      BEGIN
                         FOR CI := C TO NCOLS-2 DO
                           ROW[R].COL[CI] := ROW[R].COL[CI+1];
                         ROW[R].COL[NCOLS-1] := ';
                      END;
E971 E5
                DLCHAR: PUSH
E972 54
                         MOV
                                 D, H
E973 5D
                         MOV
                                 E,L
E974 3E4E
                DCHLOP: MVI
                                 A, NCOLS-2
E976 BB
                         CMP
```

E977	DA82E9		JC	DCHTXT	
E97A			INR	L	
	CDC2E9		CALL	MVCHAR	
E97E			INR	E	
	C374E9		JMP	DCHLOP	
E982	012003	DCHTXT:	LXI	B, NORMAL*256+1	
E985	CDDFE7		CALL	PUTCHAR	
E988	El		POP	H	
E989	C9		RET		
E98A		MVLINE:		H	
E98B			PUSH	\mathbf{D}^{-1}	
E98C			PUSH	В	
	010010		LXI	B,OFFSET	
	CDDAE9		CALL	GETBA	
E993			PUSH	H	
E994			DAD	В	
E995			XCHG		
	CDDAE9		CALL	GETBA	
E999			PUSH	H	
E99A	09		DAD	В	
E99B	EB		XCHG *		
E99C	015000		LXI	B, NCOLS	
E99F	04		INR	В	
E9A0	7 E	HERE1:	MOV	A, M	
E9A1	12		STAX	D	
E9A2	23		INX	H	
E9A3			INX	D	
E9A4			DCR	c	
	C2A0E9		JNZ	HERE1	
E9A8			DCR	В	
E9A9	C2A0E9		JNZ	HERE1	
E9AC	Dl ·		POP	D	
E9AD			POP	H	
E9AE	015000		LXI	B, NCOLS	
E9B1	04		INR	В	
E9B2	7E	HERE2:	MOV	A,M	
E9B3	12		STAX	D	
E9B4	23		INX	H	
E9B5	13		INX	$\overline{\mathbf{D}}$	
E9B6	0D		DCR	Č	
E9B7	C2B2E9	Property of the Contract of th	JNZ	HERE2	
E9BA			DCR	В	
E9BB	C2B2E9		JNZ	HERE2	
E9BE	Cl		POP	В	
E9BF	D1		POP	D	
E9C0	El		POP	H	
E9C1			RET	••	
E9C2	E5	MVCHAR:	PUSH	Н	
E9C3	D5		PUSH	D	
E9C4	C5		PUSH	В	
E9C5	CDDAE9	•	CALL	GETBA	
E9C8	EB	5	XCHG		

```
CALL
                                 GETBA
E9C9 CDDAE9
E9CC 1A
                         LDAX
                                 D
E9CD 77
                        VOM
                                 M,A
E9CE 010010
                        LXI
                                 B, OFFSET
E9D1 09
                        DAD
                                 В
E9D2 EB
                        XCHG
E9D3 09
                        DAD
                                 В
E9D4 7E
                        MOV
                                 A,M
E9D5 12
                        STAX
                                 D
E9D6 C1
                                 В
                        POP
E9D7 D1
                         POP
                                 D
E9D8 E1
                                 H
                        POP
E9D9 C9
                        RET
                ; CONVERT A LOGICAL ADDRESS TO A PHYSICAL ADDRESS.
               ; ON ENTRY, HL CONTAINS THE LOGICAL ADDRESS.
                ; ON EXIT, HL CONTAINS THE PHYSICAL ADDRESS.
                ; A LOGICAL ADDRESS IS IN THE FORM (ROW, COLUMN) WITH ROW
                ; IN REG H AND COLUMN IN REG L. ROW MUST BE IN THE RANGE
                ; OF 0 TO NROWS-1 AND COLUMN MUST BE IN THE RANGE OF 0 TO
                ; NCOLS-1.
                ; A PHYSICAL ADDRESS IS THE ACTUAL MEMORY ADDRESS IN THE
                ; VIDEO MEMORY.
E9DA C5
                GETBA:
                        PUSH
                                 В
E9DB 3A83C7
                        LDA
                                 LSTROW
E9DE 3C
                        INR
                                 A
E9DF 84
                        ADD
                                 H
E9E0 FE18
                        CPI
                                 NROWS
E9E2 DAE7E9
                        JC 
                                 GETBAl
E9E5 D618
                        SUI
                                 NROWS
E9E7 4F
                GETBA1: MOV
                                 C,A
E9E8 0600
                        MVI
                                 B, 0
E9EA 7D
                                 A,L
                        MOV
E9EB 21F8E9
                        LXI
                                 H, MAPPER
E9EE 09
                        DAD
                                 В
E9EF 09
                        DAD
                                 В
E9F0 4F
                        MOV
                                 C,A
E9F1 7E
                        MOV
                                 A,M
E9F2 23
                        INX
                                 H
E9F3 66
                        VOM
                                 H,M
E9F4 6F
                        MOV
                                 L,A
E9F5 09
                        DAD
                                 В
E9F6 Cl
                        POP
                                 В
E9F7 C9
                        RET
                        The following section (MAPPER) saves space for a
                        mapping table.
                        The number of DW's should be equal to the number
                        of lines.
                MAPPER:
                        SET
                J.
                                 (NCOLS+15) AND OFFFOH
E9F8 00C0
                        DW
                                VIDEO+J*0
```

•				
E9FA 50C0		DW	VIDEO+J	[*]
E9FC A0C0		DW	VIDEO+J	
E9FE F0C0		DW	VIDEO+J	
EA00 40Cl		DW	VIDEO+J	
EA02 90Cl		DW	VIDEO+J	
EA04 EOC1		DW	VIDEO+J	
EA06 30C2		DW	VIDEO+J	
EA08 80C2		DW	VIDEO+J	
EAOA DOC2		DW	VIDEO+J	
EA0C 20C3		DW	VIDEO+J	
EA0E 70C3		DW	VIDEO+J	
EA10 COC3		DW	VIDEO+J	
EA12 10C4		DW	VIDEO+J	
EA14 60C4		DW	VIDEO+J	·
EA16 BOC4		DW	VIDEO+J	 ·
EA18 00C5		DW	VIDEO+J	
EAla 50C5		DW	VIDEO+J	
EA1C A0C5		DW	VIDEO+J	
EA1E FOC5		DW	VIDEO+J	,
EA20 40C6		DW	VIDEO+J	
EA22 90C6		DW	VIDEO+J	
EA24 EOC6		DW	VIDEO+J	
EA26 30C7		DW	VIDEO+J	*23
EA28 80C7		DW _	VIDEO+J	*24
EA2A =	ENDROM	EQU	\$	
C780		ORG	VIDEO+N	COLS*NROWS
C7 80	ATTRIB:	DS	1	; THE CURRENT SCREEN ATTRIB
C781	CURADR:	DS	2	THE LOGICAL CURSOR ADDRESS
C783	LSTROW:	DS	1	; THE LAST ROW DISPLAYED ON THE ; SCREEN
C784	MODE:	DS	1	BOOLEAN, TRUE IF RECEIVING AN
		,		; ESCAPE SEQUENCE
C7 85	COUNT:	DS	1	; INDEX INTO ESCSEQ
C786	POINT:	DS	1	; SAME AS ABOVE EXCEPT USED FOR
				READING
C787	ESCSEQ:	DS	MAXESC	HOLDS THE ESCAPE SEQUENCE
C7A7	HTABS:	DS	NCOLS	USED FOR SETTING HORIZONTAL TABS
C7F7	VTABS:	DS	NROWS	; SAME FOR VERTICAL TABS
C80F =	ENDRAM	EQU	\$	
EA2A		ORG	ENDROM	;This address will appear
				<pre>;on the console after the ;assembly</pre>
EA2A		END	ROM	

6.3 VB3 GRAPHICS ROUTINE

Adapted from the SSM VBIC graphics routine, this routine treats the VB3 as a matrix of "160 across" by "4 times the number of rows down". The area of the VB3 display that the user uses with this routine must be set to the graphics mode with the correct bit set in the attribute byte (see section 5.7). The H and L registers are used to specify each particular XY coordinate of the matrix (refer to the comments in the routine).

```
; VB3 GRAPHICS ROUTINE.
 WRITTEN BY MALCOLM WRIGHT, 2-3-80
 :CONCEPTS FROM CAL OHME'S VBIC ROUTINE.
 ;ENTRY CONDITIONS
         H=VERTICAL COORDINATE
;
         L=HORIZONTAL COORDINATE
; EXIT CONDITIONS
         A=USED
ï
        B=PRESERVED
7
         C=BIT MASK FOR DOT
         D&E=MEMORY ADDRESS OF DOT
         H=VERTICAL COORDINATE NORMALIZED
         L=HORIZONTAL COORDINATE NORMALIZED
;SET UP FOR 80 CHARACTERS ACROSS TIMES 2.
; SET FOR "NROW" OF ROWS DOWN.
CHECK:
         CALL
                 CNVRT
                          ;ZERO FLAG=1 IF WHITE
                          ; ZERO FLAG=0 IF BLACK
         ANA
                 C
         RET
WHITE:
         CALL
                 CNVRT
                          ; CHANGE TO WHITE
         ORA
                 C
                          ; ADD DOT
         STAX
                 D
         RET
BLACK:
        CALL
                 CNVRT
                          ; CHANGE TO BLACK
         ORA
                 C
                          ; ADD DOT
         XRA
                 C
                          ; MAKE BLACK
         STAX
                 D
        RET
; CONVERT H&L AS Y&X POSITIONS INTO ACTUAL MEMORY ADDRESS.
CNVRT:
        PUSH
                В
                          ;SAVE B&C
         ; NORMALIZE X-AXIS
        MOV
                 A,L
        CPI
                 OFFH
                          ;BELOW LIMIT, NEG.
        JNZ
        MVI
                 A, (80*2)-1 ; RESET TO RIGHT SIDE
X1:
        CPI
                 80*2
                          ; ABOVE UPPER LIMIT
        JC
                 X2
        XRA
                 A
                          ; RESET TO LEFT SIDE
X2:
        MOV
                 L,A
        ; MORMALIZE Y-AXIS
        MOV
                 A,H
        CPI
                 OFFH
                          ;BELOW LIMIT, NEG.
        JNZ
                 Yl
        IVM
                 A, (NROW*4)-1; RESET TO TOP
Y1:
                 NROW*4 ; ABOVE UPPER LIMIT
        CPI
        JC
                 Y2
        XRA
                 Α
                          RESET TO BOTTOM
Y2:
        MOV
                 H,A
        ; REVERSE (FLIP-OVER) Y-AXIS
        PUSH
                 H
                          ; SAVE H&L NORMALIZED
        VOM
                 C,A
```

```
A, (NROW*4)-1
MVI
                 ;FLIP OVER
SUB
        C
; FIND ACTUAL DELTA HEIGHT
                 CLEAR MASK INDEX
        C, 0
MVI
                 :CLEAR CARRY
ORA
        Α.
                 ;DIVIDE BY 2
RAR
VOM
        B,A
                 ; SAVE QUOTIENT
MOV
        A,C
                  ;UPDATE INDEX
RAL
        C,A
MOV '
        A,B
MOV
                 GET QUOTIENT
ORA
                 CLEAR CARRY
        Α
RAR
                 ;DIVIDE BY 2
                 ;SAVE DELTA HEIGHT
MOV
        E,A
VOM
        A,C
                 ;UPDATE INDEX
RAL
                 ; SAVE MASK INDEX (REMAINDER)
VOM
        C,A
COMPUTE VERTICAL ROW TIMES 80
        D_{r}0
IVM
MOV
        L,E
                 ;L = QUOTIENT
MOV
        H,D
        H
                 ;X2
DAD
DAD
        H
                 ;X4
        D
DAD
                 ;X5
        H
DAD
                 ;X10
DAD
        H
                 ;X20
DAD
        H
                 ;X40
DAD
        Η
                 ;X80
XCHG
                 ;SAVE 80*NROW
POP
        H
;FIND ACTUAL WIDTH DELTA
        Η
PUSH
ORA
        A
                 ;CLEAR CARRY
VOM
        A,L
                 ;X-AXIS
RAR
                 ;DIVIDE BY 2
VOM
        L,A
        A,C
MOV
                  ;UPDATE MASK INDEX
RAL
VOM
        C,A
; CREATE ACTUAL MEMORY ADDRESS FOR PIXEL
                 ;H&L= WIDTH
        H,0
MVI
        D
                 ; ADD TO HEIGHT FOR OFFSET
DAD
                 GET VB3 ADDRESS
LXI
        D, VID
DAD
        D
                 ;OFFSET+BASE ADDRESS
XCHG
                 ;D&E= ACTUAL MEMORY ADDR.
GET BIT MASK
MVI
                 ;B&C= MASK INDEX
        B,0
        H,BTBL
LXI
                 ; START OF MASK TABLE
DAD
        В
                 ; ADD INDEX
                 GET MASK
VOM
        A,M
; RETURN AND GET VB3 BYTE
        H
POP
POP
        В
MOV
        C,A
                 ; C=MASK
LDAX
```

RET

; MASK	BIT T	ABLE(2 X	4)
BTBL:	DB	80H	
	DB	8	
	DB	20H	
	DB	2	
	DB	40H	
	DB	4	
	DB	10H	
	DB	1	
		· - ·	

END

6.4 MEMORY TEST

```
Simple Memory Test
                į
                ;
                         Written by Andrew Schneider
                ;
                         Modified by Malcolm Wright
                         Copyright 1977 by SSM
                ;
                         Set "START" to the starting address of
                ;
                         memory to be tested. Set "MEND" to the last
                ;
                         address of memory to be checked.
                         The program will stop (HALT) when complete
                ;
                         or if an error was found. "GORB" (good or
                        bad) will be set to 00H for good memory or
                         to the byte pattern that would not read or
                        write correctly into memory. "LAST" is the
                         location where the last address tested will
                        be saved. If memory is good, then LAST=MEND.
0100 =
                BEGIN
                        EQU
                                 0100H
                                          :Start of program
C000 =
                START
                         EQU
                                 OCOOOH ;Beginning address
C7FF =
                MEND
                        EQU
                                 OC7FFH
                                          ;Ending address
0100
                        ORG
                                 BEGIN
0100 2100C0
                        LXI
                                 H, START
0103 11FFC7
                        LXI
                                 D, MEND
0106 2B
                        DCX
0107 23
                LOOP:
                        INX
                                 H
0108 3E7F
                        MVI
                                 A,7FH
010A 07
                CHECK:
                        RLC
010B 77
                        MOV
                                 M,A
010C BE
                        CMP
010D C22001
                        JNZ
                                 ERROR
0110 B7
                        ORA
                                 Α
0111 FA0A01
                        JM
                                 CHECK
0114 7B
                        MOV
                                 A,E
0115 BD
                        CMP
0116 C20701
                        JNZ
                                 LOOP
0119 7A
                        MOV
                                 A,D
011A BC
                        CMP
                                 H
011B C20701
                        JNZ
                                 LOOP
011E 3E00
                        MVI
                                 A,0
0120 322701
                ERROR:
                        STA
                                 GORB
                                         ; If using an IMSAI front panel
                                         ;replace with
                                                              CMA
                                                              OUT
                                         ;to display byte on front panel.
0123 222801
                        SHLD
                                 LAST
0126 76
                        HLT
0127 00
                                 0
                GORB:
                        DB
0128 0000
                LAST:
                        DW
                                 0
012A
                        END
```

```
; INITIALIZE VB3 TO 80 X 16
                 ; NON-INTERLACED FORMAT
0100 =
                LOC
                         EQU
                                  0100H
                                           ;START OF PROGRAM
00D0 =
                VTAC
                         EQU
                                  ODOH
                                           ; I/O ADDRESS OF THE CRT CONTROLLER
00E0 =
                KSTAT
                         EQU
                                  0EOH
                                           ;BOARD ENABLE
00E1 =
                KDATA
                                  KSTAT+1 ; BOARD DISABLE
                         EOU
0100
                         ORG
                                  LOC
0100 D3E0
                BEGIN:
                         OUT
                                  KSTAT
                                           ; ENABLE BOARD
0102 D3DE
                         OUT
                                  VTAC+14 ; RESET VTAC
0104 D3DA
                         OUT
                                  VTAC+10
0106 3E70
                                  A,70H
                         IVM
0108 D3D0
                         OUT
                                  VTAC
010A 3E53
                         MVI
                                  A,53H
010C D3D1
                                  VTAC+1
                         OUT
010E 3E65
                         MVI
                                  A,65H
0110 D3D2
                         OUT
                                  VTAC+2
0112 3EOF
                         MVI
                                  A, OFH
0114 D3D3
                         OUT
                                  VTAC+3
0116 3E03
                         MVI
                                  A,03H
0118 D3D4
                         OUT
                                  VTAC+4
011A 3E26
                         MVI
                                  A,26H
011C D3D5
                         OUT
                                  VTAC+5
011E 3E0F
                         MVI
                                  A, OFH
0120 D3D6
                         OUT
                                 VTAC+6
0122 3E00
                         MVI
                                  A,00H
0124 D3DC
                         OUT
                                 VTAC+12
0126 3EOF
                         MVI
                                 A, OFH
0128 D3DE
                         OUT
                                 VTAC+14
012A D3E1
                         OUT
                                  KDATA
                                          ; DISABLE BOARD
012C C32C01
                LOOP:
                         JMP
                                 LOOP
                                          ; END PROGRAM
012F
```

; VB3 VIDEO TEST ROUTINE WRITTEN BY DAN FISCHLER

END

HEX DUMP

0100:	D3	E0	D3	DE	D3	DA	3E	70	D3	D0	3E	53	D3	D1	3E	65
0110:	D3	D2	3E	0F	D3	D3	3E	03	D3	D4	3E	26	D3	D 5	3 E	OF
0120:	D3	D6	3E	00	D3	DC	3E	0F	D3	DE	D3	E1	C3	2C	01	~-

7.0 CIRCUIT DESCRIPTION

7.1 DISPLAY MEMORY ADDRESSING

The display memory portion of the VB3 board appears to the host CPU as up to 8K of random access memory. For the host to access this memory, SELECT (U25 pin 9) must be driven low. This is accomplished by a memory read or write to the 8K block of memory addressed by switch S4. Once SELECT is active, then either VCSO or VCSI will go low, depending on Al2. VCSO will enable the first 4K block of memory and VCSI will enable the second 4K block. SELECT will also allow the host address lines AO thru All onto the internal address bus. SELECT also enables either VCS2 or VCS3 to allow the S-100 data bus onto either the low or high 8 bits of the internal 16 bit data bus.

7.2 CRT CONTROLLER ADDRESSING

The CRT controller is accessed when VTAC is active. This is one by matching A7 thru A4 with the switch setting of switch S4 and performing some kind of I/O request. VTAC is used to select the controller, as well as to enable the data bus drivers. A3 thru A0 are the "Register Selects/Command Code" of the controller. (NOTE: There is no protection against writing to a controller input port. Doing so will cause both the CRT controller and the data bus drivers to be driving the D0 thru D7 data lines at the same time.)

7.3 KEYBOARD, STATUS, AND BOARD ENABLE ADDRESSING

Two input and two output ports are required for the keyboard input, board status, and the board enable switch. One of these functions is enabled when the "B" input of the 1-of-4 selector (74LS139) U18 goes high.

In the case of an "OUT" instruction, the "Y2" output (U18 pin 6) will go low, latching the output of U24 pin 11. If the value that is latched is a 1, then the board is enabled; if a 0, it is disabled. The board enable flag is available on Bit 1 of the board status.

When an "INP" instruction occurs, U24 pin 11 determines what type of input will occur. If it is a 0, then it is a request for keyboard data; if a 1, it is a request for board status. The keyboard data port uses an 8212 strapped as an input port. The data will be latched into the 8212 on the falling edge of the strobe input. The interrupt request line of the 8212 will go low to indicate the data is available. This line can be statused by looking at bit 0 of the board status.

A request for board status will enable the tri-state drivers on U17 to put the keyboard data available bit, the board enable bit and the retrace bit onto the data bus. The retrace bit represents the blanking output of the CRT controller. It of course is used to blank the screen during video retracing, and can also be used by the software to prevent accessing the video memory while the raster is in an active video area.

7.4 DOT AND CHARACTER CLOCK GENERATION

The dot clock (DCLK) is derived directly from the crystal. This is currently set at 16 MHz but may go as high as 20 MHz for special purposes (For example, line lengths of other than 80 columns.). The dot clock is divided down by a 74LS163 (U7) to generate the character clock (DCC or LD or LD). The divisor of the dot clock is determined by switch S2. Since the 74LS163 is an up-counter, the number of dots-per-character is actually difference in the number of counts between the number loaded and 16. Therefore, to set a character size of 9 dots, 7 (16 minus 9) must be loaded into the divider with switch S2 (see Section 4.2).

7.5 INTERNAL ADDRESS BUS AND THE MAPPER PROM'S

The internal address bus, VAO through VAll, is normally driven by the CRT controller and used to address the 4K by 16 bit memory. The column counters of the controller, HO through H3, go directly to VAO thru VA3. The counters, H4 thru H6, DRO thru DR4, and H7/DR5, are first sent through the mapper PROM's U3 and U4 to become VA4 through VAll. The purpose of the mapper PROM's is to eliminate the gaps that would normally occur between lines. These gaps occur naturally because the CRT controller uses row/column addressing instead of binary addressing. The exact function of the mapper PROM's is:

VA = DR * X + H

where VA is the number formed by the bits VAll through VA4

DR is the number formed by the bits DR5 through DR0

H is the number formed by the bits H7 through H4

and X is the number of columns to be displayed, divided by

16 and rounded up to the next integer

Note that H7 and DR5 are on the same physical pin of the CRT controller. The pin H7/DR5 is H7 when there are more than 128 columns, and DR5 when there are more than 32 rows. Because of this, programming ROM's for 132 columns gets a bit tricky. SSM has available ROM's for non-standard screen sizes, including 132 columns, as an option.

7.6 INTERNAL DATA BUS

The internal data bus is a 16-bit bus and runs between the memory, the S-100 bus drivers and the 8002 Video Generator. VD7 through VD0 carry the 8-bit code of the character to be displayed. This code may be further modified by VD15 through VD8, the attribute byte. The host CPU may access the lower half of the data bus by addressing the first (bottom) 4K of the display memory. The upper half of the data bu is on the second (top) 4K of the display memory.

7.7 CHARACTER AND ATTRIBUTE GENERATION

Sixteen bits of data are used to control the visual appearance of each character on the screen. The 8 least significant bits are used to address the character ROM's and the 8 most significant bits are

attributes that may be applied to the character. The mode bits (bits 8 and 9 of the 16-bits; bits D0 and D1 of the most significant bits) are decoded to detect the external mode. When external mode occurs, the tri-state drivers (U28 and part of U21) are turned off and the character generator EPROM (2716 or 2732) is turned on.


7.8 SCREEN BLANKING DURING MEMORY ACCESS

During host access of the video memory, the video is blanked to prevent white "snow" on the screen. This is done by OR'ing the select signal into the blanking signal. Because of memory delays, the effects of a host select are not felt until one character time after the select actually occurs. This is why the select signal is shifted by the character clock before it is used to blank the screen. The actual blanking time will vary from 0 to 2 character times, depending on the speed of the host CPU.

7.9 COMPOSITE VIDEO GENERATION

Composite video is created by combining VSYNC, HSYNC, VIDEO and intensity control signals together at the base of transistor Ql. Transistor Ql is connected as an emitter follower, which has no voltage gain but does have current gain to provide a low impedance drive to R5 and R6. Ql, R5, and R6 provide a 50 to 75 ohm output impedance for driving standard 75 ohm video coaxial cable.

The composite video signal is an amplitude-modulated signal that controls the vertical and horizontal sync pulses, the vertical and horizontal blanking pulses, and the video information signal. All are at different levels within an approximately 1 volt (peak-to-peak) "Blacker-than-black" is a range from 0 volts up to approximately 25% of the amplitude of the composite video signal. The vertical and horizontal sync pulses are within the "blacker than black" range, and are detected and seperated by the TV monitor to About 5% above "blacker than synchronize its internal oscillators. black" range is the true "black level" range for video picture information. Within the 5% "black level" range is the horizontal and vertical blanking level, which is a zone that the monitor uses to return the electron beam across the picture tube unseen, to get ready to start another scan line. (Some video products provide a special blanking level. For example, the SSM VB2 provides special blanking levels, but the VB3 does not).



The 100% point of the possible video level is maximum white for the composite video signal.

Horizontal and vertical sync are combined through a gate (U6, pins 9 and 10) which in turn drives two open-collector inverters (U10, pins 1 and 13). If either sync signal goes high, then U10 (pins 2 and 12) drives the base of Q1 to zero volts for a "blacker than black" level.

Video information is passed through an inverter (U6, pin 12) to obtain the correct polarity for black and white control on U10 pin 3. If VIDEO equals a logic one (white), then U10 pin 4 is high (off) and Q1 generates at its output the maximum level for white. If VIDEO equals a logic zero (black), then U10 pin 4 is low (on) and Q1 receives at its input (base pin) a voltage divided by R7 and R10, producing a black level.

Reduced intensity (gray) is controlled by UlO pin 6 and Rll. If the video is white and gray is requested, then UlO pin 4 is off and UlO pin 6 is on (low). Ql receives at its input (base pin) a voltage divided by R7, with RlO added to Rll. This level is somewhere between black and white, and the level of gray is controlled by the value of Rll.

7.10 EXTERNAL SYNC

The VB3 can be synchronized to an external video standard for image overlay with another video signal. The horizontal and vertical sync inputs (see Section 4.1) allow an external timing pulse (at TTL levels) to be brought into the VB3. The circuitry used is per *SMC's Application Note for the 5037 (VTAC)

The horizontal sync circuit controls the crystal oscillator circuit. At the end of a horizontal scan line, HSYNC (from UI) gets strobed into U8 as a logic one. U8 pin 8 goes low (0) and when LD goes low, then U9 pin 10 goes high (1). U9 pin 10 controls the crystal oscillator and must be low to allow normal operation. When U9 pin 10 is high, the oscillator stops; when low, the oscillator runs. When stopped, the oscillator can be re-started by providing a negative-going pulse to U8 pin 13. The external sync pulse is sent through U6 pin 2 to U6 pin 3 (which controls the polarity) to U8 pin 13, which starts the oscillator, and begins the next horizontal scan line.

For good operation:

(1) Set the scan rate of the 5037 slightly higher than the external horizontal sync standard.

16000000/(DOTS x (HCOUNT + 3)) => External Horizontal Rate (Hz)

^{*} Standard Microsystems Corp., 35 Marcus Blvd., Hauppauge, NY 11787

(2) Set HSP (see Section 5.1, Register 1) to 1.

Example: If the horizontal rate you wish to synchronize to is 15,734.26 Hz, then the horizontal rate of the VB3 must be greater. Assume 9 dots for character width.

 $16000000/(9 \times (HCOUNT + 3)) => 15734.26$

 $(HCOUNT + 3) \le (16000000/(15734.26 \times 9))$

 $HCOUNT \le (16000000/141608.3) - 3$

HCOUNT <= 113 - 3

HCOUNT = 110

The vertical sync circuit controls the dot counter (U7). At the end of one field (typically 1/60 sec.), VSYNC (from U1) gets strobed into U8 as a logic 1. U8 pin 6 goes low (0). When LD goes low, then U20 pin 4 goes low. U20 pin 4 controls the dot counter and must be high to allow normal operation. When U20 pin 4 is low, the counter is stopped; when high, it is counting. The counter, when stopped, can be re-started by providing a negative-going pulse to U8 pin 1. The external sync pulse is sent through U6 pin 5 to U6 pin 6 (which controls the polarity) to U8 pin 1. The counter is started by the external sync pulse, which begins the next vertical field.

For good operation:

Set the vertical rate of the 5037 slightly higher than the external vertical sync standard.

16000000/Dots x HCOUNT x SCANS => External Vertical Rate (Hz)

Example: If the vertical rate you wish to synchronize to is 60 Hz, then the vertical rate of the VB3 must be greater. This can be done by changing the horizontal rate and leaving the number of scan lines the same. (The previous equation assumes non-interlaced video, so divide the "scan" number by two if interlaced.)

Assume: Dots = 9, Scans = 525/2, HCOUNT = 110

 $16000000/(9 \times 110 \times 262.5) \Rightarrow 60 \text{ Hz}$

 $16000000/259875 \Rightarrow 60 Hz$

61.56 => 60 Hz

8.0 TROUBLESHOOTING HINTS

This section assumes the user has some basic knowledge of logic circuits and has read the Theory of Operation section of this manual. It is also assumed that the user has a voltmeter and a logic probe or an oscilliscope.

- [] Verify that all IC's are in the correct sockets and that none of the pins are bent under the package or out from the socket. Also, check to see that the IC is installed with the proper orientation.
- [] Verify that each regulator (X1, X2, X3, and X4) is outputting +5v (+/- 0.2v). Verify that Q2 is outputting +12v (+/- 0.2v).
- [] Verify that all jumper options and switch settings are set correctly.
- [] Inspect the back side of the board for any solder bridges or shorts. Run a small sharp knife blade between traces that may appear suspicious. A magnifying glass is recommended for this inspection.


9.0 WARRANTY

SSM Microomputer Products, Inc. warrants its products to be free from defects in materials and/or workmanship for a period of 90 days for kits and one (1) year for factory assembled boards. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, then, upon return of the product (postage paid) to SSM at 2190 Paragon Drive, San Jose, California 95131, "Attention: Warranty Claims Department", SSM will, at its option, repair or replace the defective part or parts to restore said product to proper operating condition. All such repairs and/or replacements shall be rendered by SSM without charge for parts or labor when the product is returned within the specified period of the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of SSM products which at the discretion of SSM, shall have resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information on the application of SSM products, SSM assumes no liability in any events which may arise from the use of said technical information.


This warranty is in lieu of all other warranties, expressed or implied, including warranties of mercantability and fitness for use. In no event will SSM be liable for incidental and consequential damages arising from or in any way connected with the use of its products. Some states do not allow the exclusion or limitation of incidental or consequential damages, so the above limitation or exclusion may not apply to you.

IMPORTANT: Proof of purchase is necessary for products returned for repair under warranty. Before returning any product please call our Customer Service Department for a return authorization number.



JUMPER DRAWING

VB3 © SSM 1980





DRAWING ASSEMBLY


MSS @

APPENDIX

ASSEMBLY DRAWING JUMPER DRAWING SCHEMATICS VB3 PARTS LIST









REGULATORS & VIDEO CONTROLS

PAGE 2 OF 7

SSSM 1980





PAGE 1 OF 7




C SSM 1980


(AGE 3 0F 7





PAGE 6 OF 7





PARTS LIST

•		
CHIP PACK		
1 U2	74LS257	quad data selector/multiplexer
2 U5, 18	74LS139	dual 2-to-4 line decoder
1 U6	74LS86	quad 2-input exclusive-OR
1 U7	74LS163	synchronous 4-bit binary counter
2 U8, 19	74LS74	dual D-type flip flop
1 U9	7 4 S02	quad 2-input NOR gate
1 Ü10	7416	hex inverting buffer w/OC outputs
1 Ull	74123	dual monostable multivibrator
1 Ul2	74LS02	quad 2-input NOR gate
1 Ul3	74LS08	quad 2-input AND gate
2 U14, 35		quad 2-input OR gate
2 U15, 20	74LS04	hex inverter
	74LS175	quad D-type flip flop
4 U17, 21, 22, 29	741.8367	hex bus driver
1 U24	74LS136	quad exclusive OR gate
3 U23, 25, 26	DM8131	6-bit comparator
1 U27	8212	9-bit input/output nout
1 U30	74LS00	8-bit input/output port
6 U32-34, 36-38	8216	quad 2-input NAND gate
0 032-34, 30-38	0210	4-bit Bi-directional driver
MEMORY PACK		
1 U1	SMC 5037	CDM Wide min ac. 1 33
1 U3		CRT Video Timer &Controller
	748571	256 x 4-bit PROM (80-L)
1 U28	748571	256 x 4-bit PROM (80-H)
		2048 x 8-bit EPROM (6 x 7)
1 U31	SMC 8002	CRT Attributes Controller
8 U39, 40, 43, 44,	2114L-2	4096 x 1-bit static RAM
47, 48, 51, 52		
GADAGTMOD DAGW		
CAPACITOR PACK	3 5 3 ! ! !	
29 C1-5, 7, 8, 12-	.1 ur monolithic fi	lter capacitor
15, 17-22, 24-		
29, 31-36		
1 C6	100 pf disk radial	
1 C9	1000 pf/.001 uf disc	c radial
4 Cl0, 11, 23, 30	4.7 uf 25v dipped to	antalum radial
1 C16	.0033 uf disc radia	
RESISTOR PACK		
15 R1-4, 13, 20-26,	10K ohm 1/4W 5%	(brown, black, orange)
28-30		
3 R5, 6, 10	100 ohm 1/4W 5%	(brown, black, brown)
2 R7, 27	220 ohm 1/4W 5%	(red, red, brown)
2 R8, 9	1K ohm 1/4W 5%	(brown, black, red)
	390 ohm 1/4W 5%	(orange, white, brown)
	20K ohm 1/4W 5%	(red, black, orange)
	2.7K ohm 1/4W 5%	(red, violet, red)
		(yellow, violet, brown)
		(blue, grey, black)
_ *	2.7K ohm SIP resisto	or network
	oum Dir regipe	~ 11CC#CTV

HARDWARE PACK 3 X1-3 1 X4 4 1 10 8	Heatsink Special Heatsink Sets of #6 hardware 20 pin right-angle connector 20 pin shell connector Connector pins (crimp type) wire-wrap pins
REGULATOR PACK 1 Q1 1 Q2 4 X1-4 1 Y1 1 CR1	2N3904/2N2222 transistor 78L12AC regulator 7805 +5v volt regulator 16 MHz crystal 1N5242/1N4742 12v zener diode
SOCKET PACK 6 4 1 2 1 2 S1, 2 2 S3, 4	18 pin sockets 14 pin sockets 16 pin sockets 24 pin sockets 28 pin sockets 40 pin sockets 4 position DIP switch 8 position DIP switch
MISCELLANEOUS 10 10 20 1 1	18 pin sockets 14 pin sockets 16 pin sockets VB3 PC Board VB3 Manual Warranty Card

NOTE: The VB3 80 x 50 also includes the following parts:

MEMORY PACK 8-- U41, 42, 45, 46, 2114L-2 4096 x 1-bit static RAM 49, 50, 53, 54

SSM VB3 6 x 7 CHARACTER EPROM RETROFIT

Instruction Sheet

SSM MICROCOMPUTER PRODUCTS, INC. 2190 Paragon Drive San Jose, California 95131

Telephone: (408) 946-7400 TWX: 910-338-2077 Telex: 171171 DDD: (408) 946-3644 (110 Baud)

^{© 1981} SSM MICROCOMPUTER PRODUCTS, INC. All Rights Reserved

1.0 INTRODUCTION

The SSM VB3 6x7 CHARACTER EPROM RETROFIT provides a new character set of reduced height for the VB3. The standard SMC 8002 character set is composed of 7x9 pixels in a 7x11 character field, which provides for descenders of 2 pixels. This optional EPROM provides a character set of 6x7 pixels in a 6x9 character field (also providing for descenders of 2 pixels).

To place this in perspective, the optional EPROM provides a 22 percent reduction in the number of required raster lines to display a character row. This will provide the following screen formats:

- P4 or P31 Phosphor, Non-interlace, 262 raster lines Standard character set (SMC 8002) . . up to 20 lines of text Optional EPROM up to 25 lines of text
- P39 Phosphor, Interlaced, 525 raster lines
 Standard character set (SMC 8002) . . up to 38 lines of text
 Optional EPROM up to 50 lines of text

2.0 INSTALLATION/SET-UP

2.1 IC INSTALLATION

Referring to the Assembly Drawing in the APPENDIX, install the 2716 EPROM (marked "VB3 6x7") in IC position U28. Be certain that pin 1 of the IC is to the LEFT. It is sometimes helpful to bend the leads of the IC slightly inward by placing the circuit on its side and applying firm pressure. This assures that the leads will be straight and makes it easier to install the device in a socket.

Be sure that all pins go into the socket and are not under the IC package or bent out from the socket.

2.2 JUMPER SET-UP

[] Install a jumper from E2 to E4 on the 3-pin wire-wrap post next to IC position U28. (Connect the top and bottom posts and be sure NOT to short to the center post.)

3.0 USAGE


To implement the new character set, the ATTRIBUTE MEMORY (refer to Section 5.8 of the VB3 manual for more detailed information) must have Bit 0 set to a "1" and Bit 1 set to a "0".

For those using the VBIOS or ICRT routines, the following parameters need to be EQUated in the program.

80x24 DISPL	ΛY		VB3 REGISTER	HEX CODE
VTAC	EQU	ODOH	DO (VTAC)	70
NCOLS	EQU	80	Dl	69
NROWS	EQU	24	D2	4D
SKEW	EQU	0	D3	17
SCANF	EQU	262	D4	03
SCANR	EQU	10	D5	0C
HCOUNT	EQU	113	D6	17
CRT5037	EQU	TRUE		_ ·
INTERLACED	EQU	FALSE		

80x50 DISPLA	Y		VB3 REGISTER	HEX CODE
VTAC	EQU	ODOH	D0	70
NCOLS	EQU	80	Dl	E9
NROWS	EQU	50	D2	45
SKEW	EQU	0	D3	31
SCANF	EQU	525	D4	06
SCANR	EQU	10	D5	0C
HCOUNT	EQU	113	D6	31
CRT5037	EQU	TRUE		
INTERLACED	EQU	TRUE		

The attribute called "NORMAL" should be set to 1 instead of 3 to select the new character set.



ASSEMBLY DRAWING

VB3

© 1981 SSM MICROCOMPUTER PRODUCTS, INC. All Rights Reserved

6x7 CHARACTER EPROM RETROFIT Part No. MN0027

VB3 VIDEO INTERFACE SOFTWARE VERSION 2.0

INSTRUCTION MANUAL
AUGUST 1981

SSM Microcomputer Products, Inc. 2190 Paragon Drive San Jose, California 95131

TELEPHONE: (408) 946-7400 TWX: 910-338-2077 TELEX: 171171 DDD: (408) 946-3644 (110 BAUD)

Part Number: MN0024

TABLE OF CONTENTS

SECTION	DESCRIPTION
1.0	VB3 Test and Initialization Routine VZ.ASM VZ.COM
2.0	Simple VB3 Driver for *CP/M VBIOSA.ASM VBIOSM.MAC VBIOSZ.Z80
3.0	Library of Parameters 18080.LIB X64X16.LIB X80X24.LIB X80X33.LIB X80X38.LIB X80X38.LIB
4.0	Intelligent Terminal Routine ICRTA.ASM ICRTM.MAC ICRTZ.280
5.0	Televideo Simulator Routine TEL20.ASM TEL24.ASM TEL50.ASM
6.0	User Supplied Routines VB3GRAPH.LIB WINDOWS.ASM
7.0	Solicitation of Additional User Supplied Routines

Written By: Malcolm T. Wright & Dan Fischler

CP/M, MAC, and ASM are registered trademarks of Digital Research, P.O. Box 579, Pacific Grove, California 93950

8080 and 8085 are registered trademarks of Intel Corp., 3065 Bowers Avenue, Santa Clara, California 95051

Z80 is a registered trademark of Zilog Inc., 10340 Bubb Road, Cupertino, California 95014

Word Star is a trademark of Micro Pro International Corp., 1299 Fourth Street, San Rafael, California 94901

TeleVideo Systems, Inc., 1170 Morse Avenue, Sunnyvale, California 94086

VB3 is a trademark of SSM Microcomputer Products, Inc., 2190 Paragon Drive, San Jose, California 95131

^{© 1980} SSM Microcomputer Products, Inc. All Rights Reserved

1.0 VB3 Test & Initialization Routine

"VZ" is a special routine for initializing the VB3 to display different screen formats as defined by the user. VZ provides menu's to help the user specify the operating parameters for the VB3 including number of lines, top margin, horizontal position, etc. The user should read the VB3 manual for some basic understanding of the board's operation.

To execute the VZ routine, type "VZ" followed by a carriage return. After the CP/M prompt, for example, if the program was on drive A, the following sequence would execute VZ:

NOTE: <CR> = Carriage Return

A>VZ <CR>

VZ internally has the starting memory address of the VB3 character and attribute memory set for C000 (HEX), but this can be set by the user to any desired 8K boundary, when the user is asked at the beginning of the routine. The keyboard bank switch port is preset to E0 and El on start-up of VZ but also can be changed by the user at any time by selection of the proper menu number. This feature is useful if your system has multiple VB3's.

If item number 1 (USER DEFINED INITIALIZATION) in the main menu is continually picked and only one parameter is being changed each time, a carriage return can be used for the other parameters that will not be changed. In other words, if you don't want to change any particular parameter, just enter a carriage return.

Item numbers 2 (PRINT USER INITIALIZATION) and 5 (PRINT OUT VB3 VALUES) of the menu are valid only after the format information has been sent to the VB3.

The test pattern that is sent to the VB3 from VZ is comprised of a title and then multiple patterns of two lines of 128 characters. Each set of 256 characters will have one particular combination of attribute codes set in the attribute byte in the VB3 memory. The following combinations of attributes will be displayed:

Title
Alpha Characters
Inverted Characters
Flashing Characters
Inverted Gray Characters
Underlined Characters
Graphic Patterns
Inverted Flashing Characters
Thin-Line Graphics
Strike-Thru Characters
Blanked-Out Characters
Inverted Flashing Gray Characters
Alpha Characters
Gray Characters

Flashing Characters and Spare Lines

2.0 Simple VB3 Driver for CP/M

"VBIOS" consists of four driver routines that can be used to interface the VB3 to CP/M (or any equivalent operating system). The entry point for each routine is a jump instruction in a "Jump Table" as follows:

JMP VBINIT
JMP VBIN
JMP VBOUT
JMP VBSTAT

VBINIT is the routine to initialize the VB3 and should be done only once during the "COLD BOOT" of CP/M into the computer. A "CALL" instruction to this label should be added to the cold boot routine.

VBIN is the routine to input data from the VB3's keyboard input. If your main console's keyboard is plugged into the VB3, then VBIN = Console Input for CP/M.

VBOUT is the routine to output data in Register C to the VB3's display. If your main console's display will be from the VB3, then VBOUT = Console Output in CP/M.

VBSTAT is the routine to test the data-available condition of the VB3's input. If you are using the VBIN in your BIOS, then VBSTAT = Console Input Status.

VBIOSM.MAC is written to assemble under "MAC" (the Digital Research Macro Assembler) and will require you to define a library of parameters to be used for VB3 initialization. This disk has some preset libraries called X80Xxx.LIB, where xx is the number of horizontal lines desired to appear on the screen. If MAC is not used, then the file VBIOS.ASM should be used on systems using either the 8080 or 8085. For systems using the Z80, use the file VBIOSZ.Z80.

The only commands that have been implemented with VBIOS are carriage return, line-feed, and backspace.

3.0 Library of Parameters

To define the operation of the VB3 board, example parameter libraries have been placed on this disk to set formats of 80 by 24, 80 by 33, etc. These libraries are used by MAC during the assembly of VBIOSM.MAC or ICRTM.MAC.

4.0 Intelligent Terminal Routine

The "ICRT" routine gives the VB3 the power of a good word processing terminal, with many special commands for screen editing. ICRT is about 1.5K bytes in size and should be located in memory above CP/M.

The file ICRTM.MAC is written for assembly with MAC. The file ICRTA.ASM is written for assembly using the standard CP/M assembler, ASM, on systems utilizing the 8080 or 8085. The file ICRTZ.Z80 should be used on systems operating with the Z80.

5.0 Televideo Simulator Routine

The "TELxx.ASM" routines provide the VB3 user with a driver whose control and escape sequences are compatible with the Televideo line of terminals. This is very useful when operating with software (i.e. Word Star) that is written to use these sequences. By using the Televideo-like control sequences, interfaceing the VB3 to an applications program such as Word Star is greatly simplified with very little or no "patching" needed.

6.0 User Supplied Routines

VB3GRAPH is a collection of three subroutines that can be used in a user-defined program to read, write, and verify the coarse graphic squares generated by the VB3. The entire screen is treated as an XY matrix with the lower left-hand corner equal to coordinates 0,0. The horizontal resolution is 160 squares (80×2). The vertical resolution is defined as NROW x 4 squares. NROW must be equated to the number of lines set by the user during VB3 initialization.

The VB3 must have all of the attribute bytes in the VB3 memory set to graphics. Also, the bottom line on the screen must be set to NROW-1 for correct operation. The entry points for the CALLed subroutines are designated CHECK, WHITE, and BLACK. The XY coordinates are passed to the subroutines as contents of Registers H and L (X coordinate:L=0 to 159; Y coordinate:H=0 to (NROW-1)x4). No hardware scrolling commands should be sent to the VB3 during graphics or the matrix will become discontinuous and not display correctly.

WINDOWS is a routine which treats the VB3 (actually works with virtually any memory mapped video board) as two or more smaller video screens. Each smaller screen will accept commands like carriage return, line-feed, backspace, home, up, down, right, left, and clear screen. One main entry point labeled ENTER allows access to any of the smaller screens by passing the screen number as the contents of register A. (Additional information is given in the source listing of WINDOWS.ASM).

7.0 Solicitation of Additional User Supplied Routines

If you would like any of your VB3 programs to be included on this disk in the future, please submit them to the Customer Service Department at SSM.




CRT 5027 CRT 5037 CRT 5057 **MPC FAMILY**

CRT Video Timer and Controller VTAC®

E.	۷.	Τl	B	R	E	C

rea lukes	
Fully Programmable Display Format	
Characters per data row (1-200)	-
Data rows per frame (1-64)	1
Raster scans per data row (1-16)	
Programmable Monitor Sync Format	-
Raster Scans/Frame (256-1023)	1
"Front Porch"	1
Sync Width	1
"Back Porch"	1
Interlace/Non-Interlace	LLI/C
Vertical Blanking	١ ٧
C Lock Line Input (CRT 5057)	
Direct Outputs to CRT Monitor	
Horizontal Sync	Ι.,
Vertical Sync	+
Composite Sync (CRT 5027, CRT 5037)	
Blanking	
Cursor coincidence	
☐ Programmed via:	-
Processor data bus	1
External PROM	L
Mask Option ROM	Split
Standard or Non-Standard CRT Monitor Compatible	Ho
Refresh Rate: 60Hz, 50Hz,	Ve
□ Scrolling	Inter
Single Line	
Multi-Line	☐ BUS
☐ Cursor Position Registers	_ High
☐ Character Format: 5x7, 7x9,	COP
☐ Programmable Vertical Data Positioning	Gate
☐ Balanced Beam Current Interlace (CRT 5037)	Com
☐ Graphics Compatible	Com

PIN CONFIGURATION



-Screen Applications

orizontal

ertical

lace or Non-Interlace operation Compatibility

Oriented

Speed Operation

LAMOS[®] N-Channel Silicon

Technology

patible with CRT 8002 VDAC™

patible with CRT 7004

GENERAL DESCRIPTION

The CRT Video Timer and Controller Chip (VTAC)* is a user programmable 40-pin COPLAMOS® nichannel MOS/LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and non-interlaced video data on a standard or non-standard CRT monitor.

With the exception of the dot counter, which may be clocked at a video frequency above 25 MHz and therefore not recommended for MOS implementation, all frame formatting, such as horizontal, vertical, and composite sync, characters per data row, data rows per frame, and raster scans per data row and per frame are totally user programmable. The data row counter has been designed to facilitate scrolling.

Programming is effected by loading seven 8 bit control registers directly off an 8 bit bidirectional data bus. Four register address lines and a chip select line provide complete microprocessor compatibility for program controlled setup. The device can be "self loaded" via an external PROM tied on the data bus as described in the OPERATION section. Formatting can also be programmed by a single mask option.

In addition to the seven control registers two additional registers are provided to store the cursor character and data row addresses for generation of the cursor video signal. The contents of these two registers can also be read out onto the bus for update by the program.

Three versions of the VTAC® are available. The CRT 5027 provides non-interlaced operation with an even or odd number of scan lines per data row, or interlaced operation with an even number of scan lines per data row. The CRT 5037 may be programmed for an odd or even number of scan lines per data row in both interlaced and non-interlaced modes. Programming the CRT 5037 for an odd number of scan lines per data row eliminates character distortion caused by the uneven beam current normally associated with odd field/even field interlacing of alphanumeric displays.

The CRT 5057 provides the ability to lock a CRT's vertical refresh rate, as controlled by the VTAC's® vertical sync pulse, to the 50 Hz or 60 Hz line frequency thereby eliminating the so called "swim" phenomenon. This is particularly well suited for European system requirements. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to the line lock input. The VTAC® will inhibit generation of vertical sync until a zero to one transition on this input is detected. The vertical sync pulse is then initiated within one scan line after this transition rises above the logic threshold of the VTAC.®

To provide the pin required for the line lock input, the composite sync output is not provided in the CRT 5057.

		De	escriptio	on of Pin Functions
Pin No.	Symbol	Name	Input/ Output	Function
25-18	DBØ-7	Data Bus	1/0	Data bus. Input bus for control words from microprocessor or PROM. Bidirectional bus for cursor address.
3	CS	Chip Select	1	Signals chip that it is being addressed
39, 40,1,2		Register Address	1	Register address bits for selecting one of seven control registers or either of the cursor address registers
9	ŌŚ	Data Strobe	1	Strobes DBØ-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus
12	DCC	DOT Counter Carry	1	Carry from off chip dot counter establishing basic character clock rate. Character clock.
38-32	HØ-6	Character Counter Outputs	0	Character counter outputs.
7, 5, 4	R1-3	Scan Counter Outputs	0	Three most significant bits of the Scan Counter; row select inputs to character generator.
31	H7/DR5	H7/DR5	0	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line count (REG. ∅) is ≥128; otherwise output is MSB of Data Row Counter.
8	RØ	Scan Counter LSB	0	Least significant bit of the scan counter. In the inter- laced mode with an even number of scans per data row, RØ will toggle at the field rate; for an odd number of scans per data row in the interlaced mode, RØ will toggle at the data row rate.
26-30	DRØ-4	Data Row Counter Outputs	0	Data Row counter outputs.
17	BL	Blank	0	Defines non active portion of horizontal and vertical scans.
15	HSYN	Horizontal Sync	0	Initiates horizontal retrace.
11	VSYN	Vertical Sync	0	Initiates vertical retrace. Composite sync is provided on the CRT 5027 and CRT 5037.
10	CSYN/ LLI	Composite Sync Out Line Lock Input	out/ O/I	This output is active in non-interlaced mode only. Provides a true RS-170 composite sync wave form. For the CRT 5057, this pin is the Line Lock Input. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to this p
16	CRV	Cursor Video	0	Defines cursor location in data field.
14	Vcc	Power Supply	PS	+5 volt Power Supply
13	Vαα	Power Supply	PS	+ 12 volt Power Supply
		<u></u>		DATA BUS 08 8-7 25-18
	SELA 0	LINE COLINT CHARROW SY	NC DELAY SYNC WIO REGISTER REGISTER COMPARATOR	TH SELRI SELIO CURBON HADDRESS REGISTER -2X H S'NC COMPARATOR
DOT COUNTE CARRY		CHARACTER		CURSON Y ADDRESS SELVE 10 COMPONTS NEGISTER 10 COMPONTS NEGISTER 110 COMPONTS NEGISTER 1
н•		0-1	L- H7	COMPARATOR 11 VERTICA 15 INDICONTAL ON 94
	HTERLAC 2X HOR S		INTERLACED -	SCANSIDATA POW COLUMER A C

BLOCK DIAGRAM

DATA ROWSIFRI REGISTER

Operation

The design philosophy employed was to allow the device to interface effectively with either a microprocessor based or hardwire logic system. The device is programmed by the user in one of two ways; via the processor data bus as part of the system initialization routine, or during power up via a PROM tied on the data bus and addressed directly by the Row Select outputs of the chip. (See figure 4). Seven 8 bit words are required to fully program the chip. Bit assignments for these words are shown in Table 1. The information contained in these seven words consists of the following:

Horizontal Formatting:

Characters/Data Row A 3 bit code providing 8 mask programmable character lengths from 20 to 132.

The standard device will be masked for the following character lengths; 20, 32,

40, 64, 72, 80, 96, and 132.

Horizontal Sync Delay 3 bits assigned providing up to 8 character times for generation of "front porch".

Horizontal Sync Width 4 bits assigned providing up to 15 character times for generation of horizontal

sync width.

Horizontal Line Count 8 bits assigned providing up to 256 character times for total horizontal formatting.

Skew Bits A 2 bit code providing from a 0 to 2 character skew (delay) between the horizontal address counter and the blank and sync (horizontal vertical composite)

signals to allow for retiming of video data prior to generation of composite video signal. The Cursor Video signal is also skewed as a function of this code.

Vertical Formatting:

Interlaced/Non-interlaced This bit provides for data presentation with odd/even field formatting for inter-

laced systems. It modifies the vertical timing counters as described below.

A logic 1 establishes the interlace mode.

Scans/Frame 8 bits assigned, defined according to the following equations: Let X = value of 8

assigned bits.

1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans,

thereby producing two interlaced fields.

Range = 513 to 1023 scans/frame, odd counts only.

2) in non-interlaced mode—scans/frame = 2X + 256. Therefore for 262 scans,

program X = 3 (00000011).

Range = 256 to 766 scans/frame, even counts only.

In either mode, vertical sync width is fixed at three horizontal scans (\equiv 3H).

Vertical Data Start 8 bits defining the number of raster scans from the leading edge of vertical

sync until the start of display data. At this raster scan the data row counter is

set to the data row address at the top of the page.

Data Rows/Frame 6 bits assigned providing up to 64 data rows per frame.

Last Data Row 6 bits to allow up or down scrolling via a preload defining the count of the last

displayed data row.

Scans/Data Row 4 bits assigned providing up to 16 scan lines per data row.

Additional Features

Device Initialization:

Under microprocessor control—The device can be reset under system or program control by presenting a 1010 address on A3-0. The device will remain reset at the top of the even field page until a start command is executed by presenting a 1110 address on A3-0.

Via "Self Loading"—In a non-processor environment, the self loading sequence is effected by presenting and holding the 1111 address on A3-Ø, and is initiated by the receipt of the strobe pulse (DS). The 1111 address should be maintained long enough to insure that all seven registers have been loaded (in most applications under one millisecond). The timing sequence will begin one line scan after the 1111 address is removed. In processor based systems, self loading is initiated by presenting the Ø111 address to the device. Self loading is terminated by presenting the start command to the device which also initiates the timing chain.

Scrolling—In addition to the Register 6 storage of the last displayed data row a "scroll" command (address 1Ø11) presented to the device will increment the first displayed data row count to facilitate up scrolling in certain applications.

Control Registers Programming Chart

Total Characters/Line = N + 1, N = 0 to 255 (DB0 = LSB) Horizontal Line Count: DB0

DB₁ DB₂ Characters/Data Row:

Skew Bits

Vertical Data Start:

= 20 Active Characters/Data Row 0 0 0 1 = 320 0 0 = 400 64 = 0 1 1 0 = 72 0 80 n 1 1 0 = 96 1 1 = 1321

= N, from 1 to 7 character times (DB0 = LSB) (N = 0 Disallowed) Horizontal Sync Delay:

= N, from 1 to 15 character times (DB3 = LSB) (N = 0 Disallowed) Horizontal Sync Width: **Cursor Delay**

		Sync/Blank Delay	Cursor De
DB7	DB6	(Characte	r Times)
0	0	0	0
1	0	1	0
0	1	2	1
1	1	2	2

8 bits assigned, defined according to the following equations: Scans/Frame

Let X = value of 8 assigned bits. (DB0 = LSB)

1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5

scans, thereby producing two interlaced fields. Range = 513 to 1023 scans/frame, odd counts only.

2) in non-interlaced mode-scans/frame = 2X + 256. Therefore for 262 scans, program X = 3 (00000011).

Range = 256 to 766 scans/frame, even counts only. In either mode, vertical sync width is fixed at three horizontal scans (=3H).

N = number of raster lines delay after leading edge of vertical sync of

vertical start position. (DB0 = LSB)

Number of data rows = N + 1, N = 0 to 63 (DBO = LSB) Data Rows/Frame:

N = Address of last dsplayed data row, N = 0 to 63, ie; for 24 data rows,Last Data Row:

program N = 23. (DB0 = LSB)

Register, 1, DB7 = 1 establishes Interlace. Mode:


Interlace Mode Scans/Data Row:

CRT 5027: Scans per Data Row = N + 1 where N = programmed number of scans/data rows. N = 0 to 15. Scans per data row must be even counts only. CRT 5037, CRT 5057: Scans per data Row = N + 2. N = 0 to 14, odd or even

counts.

Non-Interlace Mode

CRT 5027, CRT 5037, CRT 5057: Scans per Data Row = N + 1, odd or even count. N = 0 to 15.





Register Selects/Command Codes


АЗ	A2	A 1	AØ	Select/Command	Description
0	0	0	0	Load Control Register Ø	
0	0	0	1 0	Load Control Register 1 Load Control Register 2	
0	0	1	1	Load Control Register 2 Load Control Register 3	See Table 1
ő	1	ò	ò	Load Control Register 4	000 14510 1
Õ	1	ō	1	Load Control Register 5	
0	1	1	0	Load Control Register 6	J
0	1	1	1	Processor Initiated Self Load	Command from processor instructing VTAC® to enter Self Load Mode (via external PROM)
1	0	0	0	Read Cursor Line Address	
1	0	0	1	Read Cursor Character Address	
1	0	1	0	Reset	Resets timing chain to top left of page. Reset is latched on chip by DS and counters are
1	0	1	1	Up Scroll	held until released by start command. Increments address of first displayed data
'	v		•	op ocion	row on page, ie; prior to receipt of scroll
					command—top line = 0, bottom line = 23.
					After receipt of Scroll Command—top line =
					1, bottom line = 0.
1	1	0	0	Load Cursor Character Address*	
1	1	0	1	Load Cursor Line Address*	
1	1	1	0	Start Timing Chain	Receipt of this command after a Reset or
					Processor Self Load command will release the timing chain approximately one scan line
					later. In applications requiring synchronous
					operation of more than one CRT 5027 the
					dot counter carry should be held low during
					the DS for this command.
1	1	1	1	Non-Processor Self Load	Device will begin self load via PROM when DS goes low. The 1111 command
					should be maintained on A3-Ø long
					enough to guarantee self load. (Scan counter should cycle through at least
					once). Self load is automatically termi-
					nated and timing chain initiated when the
					all "1's" condition is removed, indepen-
					dent of DS. For synchronous operation of more than one VTAC®, the Dot Counter
					Carry should be held low when the com-
					mand is removed.

*NOTE: During Self-Load, the Cursor Character Address Register (REG 7) and the Cursor Row Address Register (REG 8) are enabled during states Ø111 and 1000 of the R3-R0 Scan Counter outputs respectively. Therefore, Cursor data in the PROM should be stored at these addresses.

TABLE 1







MAXIMUM GUARANTEED RATINGS

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	55°C to + 150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+ 18.0V
Negative Voltage on any Pin, with respect to ground	0.3V

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver +12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.


ELECTRICAL CHARACTERISTICS ($T_A=0^{\circ}C$ to $70^{\circ}C$, $V_{CC}=+5V\pm5\%$, $V_{DD}=+12V\pm5\%$, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low Level, Vil			0.8	V	
High Level, Vie	Vcc-1.5		Vcc	v	
OUTPUT VOLTAGE LEVELS	100 1.0		•00	•	
Low Level—Vol for RØ-3			0.4	V	lo _L = 3.2ma
Low Level—Vot all others			0.4	v	Iot = 1.6ma
High Level—Vor for RØ-3, DBØ-7	2.4		0.4	•	Іон = 80μа
High Level—Von all others	2.4				тон = 40 μа
INPUT CURRENT	2.4				10π - 40μα
Low Level, II. (Address, CS only)			250	٨	$V_{1N} = 0.4V$
	CC)		10	μA	V _{IN} = 0,4V O≲Vin≤Vcc
Leakage, It. (All Inputs except Address INPUT CAPACITANCE	, (3)		10	μ A	U⇒VIN≥VCC
Data Bus, Cin		10	15	рF	
DS, Clock, Cin		25	40	pF	
All other. Cin		10	15	ρF	
DATA BUS LEAKAGE in INPUT MODE				۳.	
los			10	μ A	$0.4V \le V_{IN} \le 5.25V$
POWER SUPPLY CURRENT			10	μ	5. 1 FIN - 0.20 F
loc		80	100	mA	
Ipo		40	70	mA	
		40	70	шA	T 05:0
A.C. CHARACTERISTICS					T _A = 25 ⁻ C
DOT COUNTER CARRY					
frequency	0.5		4.0	MHz	Figure 1
РМн	35			ns	Figure 1
PW∟	215			ns	Figure 1
tr, tf		10	50	ns	Figure 1
DATA STROBE					
PWos	150ns		10µs		Figure 2
ADDRESS, CHIP SELECT					
Set-up time	125			ns	Figure 2
Hold time	50			ns	Figure 2
DATA BUS—LOADING					-
Set-up time	125			ns	Figure 2
Hold time	75			ns	Figure 2
DATA BUS—READING					-
TDEL2			125	ns	Figure 2, CL = 50pF
Toel4	5		60	ns	Figure 2, CL=50pF
OUTPUTS: HØ-7, HS, VS, BL, CRV,	-				3
CS-TDEL1			125	ns	Figure 1, CL=20pF
OUTPUTS: RØ-3. DRØ-5					3-1- 1, P.
TDEL3	*		750	ns	Figure 3, CL=20pF
RØ-3 and DRØ-5 may change prior to the fa			. 50	1,10	gc. 5 5, OL Lop.

Restrictions

^{1.} Only one pin is available for strobing data into the device via the data bus. The cursor X and Y coordinates are therefore loaded into the chip by presenting one set of addresses and outputed by presenting a different set of addresses. Therefore the standard WRITE and READ control signals from most microprocessors must be "NORed" externally to present a single strobe (\overline{DS}) signal to the device.

^{2.} In interlaced mode the total number of character slots assigned to the horizontal scan must be even to insure that vertical sync occurs precisely between horizontal sync pulses.



Start-up, CRT 5027

EXAMPLE BASED ON. Non-Interraced (Reg 1, Bit 2 - 0): 24 data rows, 10 scans, data row

When employing microprocessor controlled loading of the CRT 5027's registers, the following sequence of instructions is necessary:

-	ADDI	RESS	3	COMMAND
1 1 0	1 0 0	1 1 0	0 0 0	Start Timing Chain Reset Load Register 0
				•
0	1	• 1 1	0	• Load Register 6 Start Timing Chain

The sequence of START RESET LOAD START is necessary to insure proper initialization of the registers.

This sequence is not required if register loading is via either of the Self Load modes. This sequence is optional with the CRT 5037 or CRT 5057.



Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.



CRT 8002

CRT Video Display Attributes Controller Video Generator VDAC™

General Description

The SMC CRT 8002 Video Display Attributes Controller (VDAC) is an N-channel COPLAMOS® MOS/LSI device which utilizes CLASP® technology. It contains a 7X11X128 character generator ROM, a wide graphics mode, a thin graphics mode, an external input mode, character address/data latch, field and/or character attribute logic, attribute latch, four cursor modes, two programmable blink rates, and a high speed video shift register. The CRT 8002 VDAC™ is a companion chip to SMC's CRT 5027 VTAC. Together these two chips comprise the circuitry required for the display portion of a CRT video terminal.

The CRT 8002 video output may be connected directly to a CRT monitor video input. The CRT 5027 blanking output can be connected directly to the CRT 8002 retrace blank input to provide both horizontal and vertical retrace blanking of the video output.

Four cursor modes are available on the CRT 8002. They are: underline, blinking underline, reverse video block, and blinking reverse video block. Any one of these can be mask programmed as the cursor function. There is a separate cursor blink rate which can be mask programmed to provide a 15 Hz to 1 Hz blink rate.

The CRT 8002 attributes include: reverse video, character blank, blink, underline, and strike-thru. The character blink rate is mask programmable from 7.5 Hz to 0.5 Hz and has a duty cycle of 75/25. The underline and strike-thru are similar but independently controlled functions and can be mask programmed to any number of raster lines at any position in the character block. These attributes are available in all modes.

In the wide graphic mode the CRT 8002 produces a graphic entity the size of the character block. The graphic entity contains 8 parts, each of which is associated with one bit of a graphic byte, thereby providing for 256 unique graphic symbols. Thus, the CRT 8002 can produce either an alphanumeric symbol or a graphic entity depending on the mode selected. The mode can be changed on a per character basis.

The thin graphic mode enables the user to create single line drawings and forms.

The external mode enables the user to extend the onchip ROM character set and/or the on-chip graphics capabilities by inserting external symbols. These external symbols can come from either RAM, ROM or PROM.

MAXIMUM GUARANTEED RATINGS*

Helder Gozether ===	0° C to + 70° C
Operating Temperature Range	-55°C to +150°C
Operating Temperature Hange Storage Temperature Range	+325°C
Storage Temperature Hange Lead Temperature (soldering, 10 sec.)	+8.0V
Positive Voltage on any Pin, with respect to ground	-0.3V
Negative Voltage on any Pin, with respect to ground Negative Voltage on any Pin, with respect to ground	and


^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5^{\circ}$ _o, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS Low-level, $V_{\rm IL}$ High-level, $V_{\rm IH}$	2.0		0.8	V	excluding VDC excluding VDC
INPUT VOLTAGE LEVELS-CLOCK Low-level, V _{IL} High-level, V _{IH}	4.3		0.8	V	See Figure 6
OUTPUT VOLTAGE LEVELS Low-level, V _{OL} High-level, V _{OH}	2.4		0.4	V	$I_{OL} = 0.4 \text{ mA}, 74 \text{LSXX load}$ $I_{OH} = -20 \mu \text{A}$
INPUT CURRENT Leakage, I _L (Except CLOCK) Leakage, I _L (CLOCK Only)			10 50	μΑ μΑ	0≤V _{IN} ≤V _{CC} 0≤V _{IN} ≤V _{CC}
INPUT CAPACITANCE Data LD/SH CLOCK		10 20 25		pF pF pF	@ 1 MHz @ 1 MHz @ 1 MHz
POWER SUPPLY CURRENT		100		mA	
A.C. CHARACTERISTICS See Figure 6, 7					

		CRT	8002A	CRT	8002B	CRT	UNITS	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.] 0,1110
VDC	Video Dot Clock Frequency	1.0	20	1.0	15	1.0	10	MHz
PW _H	VDC—High Time	15.0		23		40		ns
PWL	VDC-Low Time	15.0		23		40		ns
t _{CY}	LD/SH cycle time	400		533		800		ns
t _{r.} t _f	Rise, fall time		10		10		10	ns
t _{SET-UP}	Input set-up time	≥0		≥0		≥0		ns
t _{HOLD}	Input hold time	15		15		15		ns
t _{PDI} , t _{PDO}	Output propagation delay	15	50	15	65	15	100	ns
t,	LD/SH set-up time	10		15		20		ns
t ₂	LD/SH hold time	15		15		15		ns





DESCRIPTION OF PIN FUNCTIONS

				TION OF PIN FONOTIONS					
DIN NO	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION					
PIN NO.	VIDEO	Video Output	0	The video output contains the dot stream for the selected row of the alphanumeric, wide graphic, thin graphic, or external character after processing by					
				the attribute logic, and the retrace plank and cursor injuris. In the alphanumeric mode, the characters are ROM programmed into the 177 dots, (7X11) allocated for each of the 128 characters. See figure 5. The top row (RØ) and rows R12 to R15 are normally all zeros as is column C7. Thus, the character is defined in the box bounded by R1 to R11 and CØ to C6. When a row of the ROM, via the attribute logic, is parallel loaded into the 8-bit shift-register, the first bit serially shifted out is C7 (A zero; or a one in REVID). It is followed by C6 C5 through CØ.					
				The timing of the Load/Shift pulse will determine the number of additional (—, zero to N) backfill zeros (or ones if in REVID) shifted out. See figure 4. When the next Load/Shift pulse appears the next character's row of the ROM, via the attribute logic, is parallel loaded into the shift register and the cycle repeats.					
2	LD/SH	Load/Shift		The 8 bit shift-register parallel-in load or serial-out shift modes are established by the Load/Shift input. When low, this input enables the shift register for serial shifting with each Video Dot Clock pulse. When high, the shift register parallel (broadside) data inputs are enabled and synchronous loading occurs on the next Video Dot Clock pulse. During parallel loading, serial data flow is inhibited. The Address/Data inputs (AØ-A7) are latched on the negative transition of the Load/Shift input. See timing diagram, figure 7.					
3	VDC	Video Dot Clock	1	Frequency at which video is shifted.					
4-11	AØ-A7	Address/Data	1	In the Alphanumeric Mode the 7 bits on inputs (AØ-A6) are internally decoded to address one of the 128 available characters (A7 = X). In the External Mode, AØ-A7 is used to insert an 8 bit word from a user defined external ROM, PROM or RAM into the on-chip Attribute logic. In the wide Graphic Modes AØ-A7 is used to define one of 256 graphic entities. In the thin Graphic Mode AØ-A2 is used to define the 3 line segments.					
12	Vcc	Power Supply	PS	+ 5 volt power supply					
	R2,R3,R1,RØ	Row Address	1	These 4 binary inputs define the row address in the current character block.					
17	GND	Ground	GND	Ground					
18	ATTBE	Attribute Enable		A positive level on this input enables data from the Reverse Video, Character Blank, Underline, Strike-Thru, Blink, Mode Select Ø, and Mode Select 1 inputs to be strobed into the on-chip attribute latch at the negative transition of the Load/Shift pulse. The latch loading is disabled when this input is low. The latched attributes will remain fixed until this input becomes high again. To facilitate attribute latching on a character by character basis, tie ATTBE high. See timing diagram, figure 7.					
19	STKRU	Strike-Thru		When this input is high and RETBL = 0, the parallel inputs to the shift register are forced high (SRØ-SR7), providing a solid line segment throughout the character block. The operation of strike-thru is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available to decode the line count on which strike-thru is to be placed as well as to program the strike-thru to be 1 to N raster lines high. Actually, the strike-thru decoder (mask programmable) logic allows the strike-thru to be any number or arrangement of horizontal lines in the character block. The standard strike-thru will be a double line on rows R5 and R6.					
20	UNDLN	Underline	1	When this input is high and RETBL = 0, the parallel inputs to the shift register are forced high (SRØ-SR7), providing a solid line segment throughout the character block. The operation of underline is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available to decode the line count on which underline is to be placed as well as to program the underline to be 1 to N raster lines high. Actually, the underline decoder (mask programmable) logic allows the underline to be any number or arrangement of horizontal lines in the character block. The standard underline will be a single line on R11.					
21	REVID	Reverse Video	1	When this input is low and RETBL = 0, data into the Attribute Logic is presented directly to the shift register parallel inputs. When reverse video is high data into the Attribute Logic is inverted and then presented to the shift register parallel inputs. This operation reverses the data and field video. See table 1.					
22	CHABL	Character Blank	; I	When this input is high, the parallel inputs to the shift register are all set low, providing a blank character line segment. Character blank will override blink. The operation of Character Blank is modified by the Reverse Video input. See table 1.					
23	V SYNC	V SYNC	1	This input is used as the clock input for the two on-chip mask programmab blink rate dividers. The cursor blink rate (50/50 duty cycle) will be twice the character blink rate (75/25 duty cycle). The divisors can be programmed fro \pm 4 to \pm 30 for the cursor (\pm 8 to \pm 60 for the character).					
24	BLINK	Blink	1	When this input is high and RETBL = 0 and CHABL = 0, the character will blink at the programmed character blink rate. Blinking is accomplished by blanking the character block with the internal Character Blink clock. The standard character blink rate is 1.875 Hz.					
25	MS1 MSd	Mode Select 1 Mode Select Ø		These 2 inputs define the four modes of operation of the CRT 8002 as follows: Alphanumeric Mode — In this mode addresses AØ-A6 (A7 = X) are in-					
26	MSØ MS1	MSØ MOE	E	ternally decoded to address 1 of the 120 available ROW characters. The					
	1			from the ROM to be loaded into the shift register via the attribute logic.					
	1 0	1 Alphanur 0 Thin Gra 1 External	ohics Mode	Thin Graphics Mode — In this mode AØ-A2 (A3-A7=X) will be loaded into the thin graphic logic along with the row addresses. This logic will define the segments of a graphic entity as defined in figure 2. The top of					
	0	0 Wide Gra	pnics	the entity will begin on row 0000 and will end on a mask programmable row.					

DESCRIPTION OF PIN FUNCTIONS

		_		
PIN NO.	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION
25 26 (cont.)				External Mode — In this mode the inputs Ag-A7 go directly from the character latch into the shift register via the attribute logic. Thus the user may define external character fonts or graphic entities in an external PROM, ROM or RAM. See figure 3. Wide Graphics Mode — In this mode the inputs Ag-A7 will define a graphic entity as described in figure 1. Each line of the graphic entity is determined by the wide graphic logic in conjunction with the row inputs Rg to R3. In this mode each segment of the entity is defined by one of the bits of the 8 bit word. Therefore, the 8 bits can define any 1 of the 256 possible graphic entities. These entities can but up against each other to form a contiguous pattern or can be interspaced with alphanumeric characters. Each of the entities occupies the space of 1 character block and thus requires 1 byte of memory.
			İ	These 4 modes can be intermixed on a per character basis.
27	CURSOR	Cursor		When this input is enabled 1 of the 4 pre-programmed cursor modes will be activated. The cursor mode is on-chip mask programmable. The standard cursor will be a blinking (at 3.75Hz) reverse video block. The 4 cursor modes are: Underline—In this mode an underline (1 to N raster lines) at the programmed underline position occurs. Blinking Underline—In this mode the underline blinks at the cursor rate. Reverse Video Block—In this mode the Character Block is set to reverse video. Blinking Reverse Video Block—In this mode the Character Block is set to reverse video at the cursor blink rate. The Character Block will alternate between normal video and reverse video. The cursor functions are listed in table 1.
28	RETBL	Retrace Blank	1	When this input is latched high, the shift register parallel inputs are unconditionally cleared to all zeros and loaded into the shift register on the next Load/Shift pulse. This blanks the video, independent of all attributes, during horizontal and vertical retrace time.

TABLE 1											
CURSOR	RETBL	REVID	CHABL	UNDLN*	FUNCTION						
X 0 0	1 0 0	X 0 0	X 0 0	X 0 1	"0" S.R. All D (Ş.R.) All "1" (S.R.)* D (S.R.) All others						
0 0 0	0 0 0	0 1 1	1 0 0	X 0 1	"0" (S.R.) All D (S.R.) All "0" (S.R.)* D (S.R.)*						
0	0	1	! 1	X	"1" (S.R.) All						
Underline*	0	0	0	Х	"1" (S.R.)* D (S.R.) All others						
Underline*	0	0	1	X	"1" (S.R.)* "0" (S.R.) All others						
Underline*	0	1	0	Х	"0" (S.R.) * D (S.R.) All others						
Underline*	0	1	1	×	"0" (S.R.)* "1" (S.R.) All others						
Blinking** Underline*	0	0	0	X	"1" (S.R.)* Blinking D (S.R.) All others						
Blinking** Underline*	0	0	1	X	"1" (S.R.)* Blinking "0" (S.R.) All others						
Blinking** Underline*	0	1	0	X	"0" (S.R.)* Blinking D (S.R.) All others						
Blinking** Underline*	0	1	1	X	"0" (S.R.)* Blinking "1" (S.R.) All others						
REVID Block REVID Block	0	0	0	0	D (S.R.) All "0" (S.R.)* D (S.R.) All others						
REVID Block REVID Block	0	0	1 0	X 1	"1" (S.R.) All "0" (S.R.)* D (S.R.) All others						
REVID Block REVID Block	0	1	0	0	D (S.R.) All "1" (S.R.)* D (S.R.) All others						
REVID Block	0	1	11	X	"0" (S.R.) All						
Blink** REVID Block	0 0 0 0 0	0 0 0 1 1	0 0 1 0 0	0 1 X 0 1	Alternate Normal Video/REVID At Cursor Blink Rate						

*At Selected Row Decode **At Cursor Blink Rate
Note: If Character is Blinking at Character Rate, Cursor will change it to Cursor Blink Rate.

FIGURE 5
ROM CHARACTER BLOCK FORMAT


											ROWS	R3	R2	R1	RØ
(ALL ZEROS)—	- 0	0	0	0	0	0	0	0	_	_	RØ	0	0	0	0
(* ,	(0	0	-0	0	0	0	0	0	_	_	R1	0	0	0	1
	0	0	0	0	0	0	0	0	_	_	R2	0	0	1	0
	0	0	0	0	0	0	0	0	_	_	R3	0	0	1	1
	0	l I 0	0	0	0	0	0	0	_	_	R4	0	1	0	0
	0	0	0	0	0	0	0	0		_	R5	0	1	0	1
77 BITS	₹ 0	 0	0	0	0	0	0	0	-	_	R6	0	1	1	0
(7 x 11 ROM)	0	0	0	0	0	0	0	0	_	_	R7	0	1	1	1
	0	0	0	0	0	0	0	0	-		R8	1	0	0	0
	0	0	0	0	0	0	0	0	_		R9	1	0	0	1
	0	 0	0	0	0	0	0	0	 –	_	R1Ø	1	0	1	0
	0	0	0	0	0	0	0	0	_	_	R11	1	0	1	1
	Co	'	- 0	0	0	0	_ ₀	- 0	' –	_	R12	1	1	0	0
	0	0	0	0	0	0	0	0	_	_	R13	1	1	0	1
(ALL ZEROS)	\prec	0	0	0	0	0	0	0	_	_	R14	1	1	1	0
	(o	0	0	0	0	0	0	0	_	_	R15	1	1	1	1
	*C7	C6	C5	C4	 C3	C2	C1	CØ	_	_					


*COLUMN 7 IS ALL ZEROS (REVID = 0) COLUMN 7 IS SHIFTED OUT FIRST EXTENDED ZEROS (BACK FILL)
FOR INTERCHARACTER SPACING (NUMBER CONTROLLED
BY LD/SH, VDC TIMING)


A3.	. Ag	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
46A4	\	C6. C0	C6C0	C6C0	C6C0	C6C0	C6C0	'C6C0	C6 CD	C6C0	C6C0	C6C0.	C6C0	C6C0	C6C0	C6C0	C6C
000	R1		186606J 6000063 0880000 0880000 0980000 0980000 008800 008800 008800 008800 008800 008800 008800 008800 008800 008800		0000000 0000000 0000000 0000000 0000000		######################################	3800000 8100000 8000000 8000000 8000000 9000000 9000000 9000000 9000000	0130000 0030000 0030000 0030000 000000 000000	######################################	0.000000 0.000000 0.000000 0.000000 0.000000	######################################	**************************************			0000000	
001	R1	######################################	######################################		######################################		#00#000 #0#0000 #0#0000 #0#000 #00#00# 010#0#0 010#0#0 000#0#0 000#0#0 000#0#0		95 95 120 96 90 120 96 96 96 96 96 96 96 96 96 96 96 96 96 9	0888000 6000000 6000000 6000000 0000000 000000			9689000 9000000 9800000 9900000 9990000 0009900 0000000 000000		0000000 0000000 0000000 0000000 0000000	### 0000 ### 0000	
010	A1	3000000 0000000 0000000 0000000 0000000 0000					3000000					320020C 3200000 3000000 300000 300000 600000 600000 600000 600000 600000 600000 600000 600000 600000 600000 600000 600000			0000000 000000 000000 000000 000000 0000	20000000	
011	R11	3000000 000000 000000 000000 1000000 1000000						DODGE DOGGE			000000 000000 000000 000000 000000 00000		3800000 3800000 3800000 3800000 3800000 380000 380000 380000 380000 380000 380000			000000000000000000000000000000000000000	
100	R1		00000000000000000000000000000000000000				0000000 000000 000000 000000 000000 0000	9000000 9000000 9000000 9000000 9000000 9000000	00000000 0000000 0000000 0000000 000000	000000 000000 000000 000000 000000 00000				#000000 #000000 #000000 #000000 #000000 #000000			50000
101	RI RII	######################################			DODDODDO		#00000 #00000 #00000 #00000 #00000 #00000 #00000 #00000 #00000 #000000		#D00008 #D00008 #D00008 #D00008 #D00008 #D00008 #D0000000000								
110	R1															8888888	00000
111	A1									0000000 0000000 0000000 000000 000000 0000							


CONSULT FACTORY FOR CUSTOM FONT AND OPTION PROGRAMMING FORMS.


FIGURE 1 **WIDE GRAPHICS MODE** MSØ=Ø MS1=Ø C7 C6 C5 C4 C3 C2 C1 CØ BF BF... 5 BITS" N BITS" ROW ADDRESS RØ АЗ Α7 3 LINES R1 **A3** 3 LINES Α6 A2 R2 3 LINES Α1 R3 3 LINES R4 A2. ΑØ A6 A4 R5 R6 R7 Α1 Α5 R8 A2 A1 **A**5 A4 A3 **R9** ON CHIP ROM PROGRAMMABLE TO 2, 3, OR 4 LINE MULTIPLES CAN BE PROGRAMMED FROM 1 TO 7 BITS LENGTH DETERMINED BY LD/SR, VDC TIMING R1Ø AØ R11 EXAMPLE: 10010110 R12 R13 NOTE: Unselected raster line rows, R14 are always filled with ones. R15 BF = back fill














CRT 8002-001 (KATAKANA)

CRT Video Display-Controller Video Generator VDAC™

A:	GA E	0000	0001	9010	0011	-0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A6 . A4		C6 C0	G6 C0	C6 ()	C6 .C0	C6C0	C6C0	C6C0	C6C0	C6 .C0	C6 C0	C6. C0	C6C0	C6C0	C6C0	C6C0	C6C0
000	R1			00000000000000000000000000000000000000	0000000												
001	R1				0000000							30000000		0000000			
810	R1									2000000			00000000		0000000		
011	RI				C0000000 C0000000 C0000000		000000										000000 000000 000000 000000 000000 00000
100	RII	3000000 6000000 0000000 3000000 3000000 3000000 3000000	2000000 200000000000000000000000000000	00000000000000000000000000000000000000		000000000000000000000000000000000000000		10000000									
101	B1	2000000 2000000 2000000 2000000 2000000 2000000	0000000 000000 000000 000000 0000000 0000														
110	R1			30000000000000000000000000000000000000							0000000						
111	R1				0000000				000000				00000		0000000		



ATTRIBUTES

Underline
Underline will be a single horizontal line at row R11


Blink Rate
The character blink rate will be 1.875 Hz

Cursor
Cursor will be a blinking reverse video block, blinking at 3.75 Hz
The strike-thru will be a double line at rows R5 and R6



CRT Video Display-Controller Video Generator VDAC™

	A3A0	0000	0001	0010	0011	D100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A6A4		C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0
000	R1	0000000 0000000 0000000 0000000 0000000	00000000					0000000	5000000		0000000	0000000			00000000		
001	R1										0000000						
010	R1			00000000		3000000	0000000										
011	R1																
100	R1					0000000	3000000					0000000	0000000				
101	R1		1888888	2000000						0000000						0000000	0000000
110	Rt																
111	R11			0000000				0000000									



ATTRIBUTES

Underline will be a single horizontal line at R8

Cursor will be a blinking reverse video block, blinking at 3.75 Hz

Blink Rate The character blink rate is 1.875 Hz

Strike-Thru


The strike-thru will be a single horizontal line at R4



CRT 8002-005 (ASCII) CODING INFORMATION

CRT Video Display-Controller Video Generator VDAC™

$ \overline{}$	A3.	*	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
A6.	M	✓	C8C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6 C0	C6C0	C6C0	C8C0	C6C0	Д
0		A1			00000000000000000000000000000000000000	8-68-COO 6-000000 8-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-80000 9-800000 9-800000 9-800000 9-800000 9-800000 9-8000000	8880LU 830000U 8880000 8000000 80887L0 608886 600000 900000 900000 9000000 9000000	######################################		888.2010 820.2020 886.2020 826.2020 986.2020 000.2020 000.2020 000.2020 000.2020 000.2020 000.2020 000.2020 000.2020 000.2020			#1000000 #100000 #100000 #1000000 #1000000 #1000000 #1000000 #1000000 #1000000			0000000 0000000 0000000 0000000 0000000	20000000000000000000000000000000000000	00000000000000000000000000000000000000	
O	01	R1	**************************************	###CODO ################################		##80000 #02#006 #02#000 #02#200 #04#200 #04#200 #04#20 #04 #04#20 #04 #04 #04 #04 #04 #04 #04 #04 #04 #0	8682000 860800 8608000 8608000 860800 9608080 9608080 9608080 9608080 9608080 9608080	0000000	2000000	######################################				8000000 8000000 8000000 8000000 9000000 9000000 9000000 9000000					
	10	Ri Rii		2018005 2018005 2018000 2018000 2018000 2018000 2018000 20180000 20180000 201800000			200 BCQ0 200 BC	CIECCULIO 8080000 0080080 0080080 0080000 0080000 0080000 000000	CHECKER OF THE PROPERTY OF T	00000000 00000000 00000000 00000000 0000		0000000		00000000000000000000000000000000000000					
	11	R1	0.000000 0.00000 0.00000 0.00000 0.00000 0.00000 0.000000	0000000 0000000 0000000 0000000 0000000	Canada 0000000 0000000 0000000 0000000 000000	CB88880 800000 000000 0000000 0000000 9000000 000000		2000000 2000000 2000000 2000000 2000000 2000000		0000000				90000000		00000000			
,	90	R1 R11	1000000 1000000 6000000 6000000 6000000 6000000 6000000	0000000 0000000 0000000 0000000 0000000		0000000		0000000 0000000	0000000	3000000	0000000	0000000		0000000	388888				
,	01	R1	######################################	U(IAMBGO 78CGD92 8CGGD92 8CGGD08 8CGGD08 8CGGD08 8CGGD08 7A7CG9 7	800000 900000 400000 800000 800000 800000 800000 800000 800000		00000000		000000000000000000000000000000000000000	00000 00000 00000 00000 00000		500 000 500 000 500 000 500 000 500 000 500 000	0000000 0000000 0000000 0000000				880000 880000 9800000 9800000 9800000	00000000 00000000 0000000 0000000 000000	
,	110	R1		00000000 0000000 0000000 0000000 000000	#000000 #000000 #00000 #00000 #00000 #00000 #00000 #00000 #00000 #00000	0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000	38888							0000000				Decrease
	111	A1	0000000 0000000 0000000 0000000 0000000	0000000 000000 000000 000000 000000 0000	1 8000000			00000		21 0000000				998595 998595 998595 998595 998595	000000 000000 000000 000000 000000 00000				



Underline

Underline will be a single horizontal line at R12

Cursor will be a reverse video block

ATTRIBUTES Blink Rate

The character blink rate is 1.875 Hz


The strike-thru will be a double line at rows R5 and R6



CRT 8002-011 (ASCII) CODING INFORMATION

CRT Video Display-Controller Video Generator VDAC™

$\overline{}$	A3.	. 4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
AS.	.AA		C4C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C8C0	C6C0	C6C0	C8C0	C6C0	C6C0	C8C0	C6C0
,	000	R1	######################################	7.858120 6201000 7.860000 0.00000 0.00000 0.00000 0.00000 0.00000 0.00000 0.00000 0.00000	ceesoul consideration of the consideration of the c	######################################				**************************************		1.1. 6080 601 8010 601 8010 600 800 8010 600 8010 600 8010 600 8010 600 8010 600 8010 600 8010 600 801		- COMMITTEE				
	001	R1	00000000000000000000000000000000000000		**************************************		Juna		0000000 0000000 000000 000000 000000 0000	0000000 0000000 0000000 0000000 0000000		######################################				0000000		#00#000 #00#000 #00#000 0#############
	010	R11	20000000 20000000 200000000 200000000 2000000	0000000 0000000 0000000 0000000 0000000	GEORGE GO					5000000 0000000 000000 000000 000000 0000				ETICITUDO DIQUESTO DE COMO DE	0000000 0000000 0000000 0000000 0000000		0000000 0000000 0000000	
	011	A1	Usesseil sococos sococos sococos sococos sococos sococos sococos sococo sococ sococo sococ soco sococ soc s	UUDBOOD OOGSOO	0000000			LOUGOO		0000000 000000 000000 000000 000000 0000				0000000	BOHLOUG	0000000		
	100	R1	CUSSES CONTROL	600000		0000000			######################################			2008000 2008000 2008000 2008000 2008000 2008000 2008000		######################################		DOGGGGG	0000000	
	101	R11	######################################			289860 8000000 8000000 6000000 0000000 0000000	0000000 0000000 0000000 0000000 000000 0000			800000 800000 800000 800000 800000 800000 800000		, opposit			0000000		0000000	0000000
	110	A1			8000000 8000000 800000 800000 800000 800000 800000 900000				2000000			00000			0000000	333333		
	111	R11	DUGUGGG GCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	2000000	000000 50000 959990 96000 90000 90000 90000 90000 90000				0000000 000000	000000					DC0000 DC0000 DC0000 DC0000 DC0000 DC0000 DC0000 DC0000 DC0000			



Underline will be a single horizontal line at R11

Cursor will be a blinking reverse video block, blinking at 3.75 Hz

ATTRIBUTES

The character blink rate is 1.875 Hz

Strike-Thru


The strike-thru will be a double line at rows R5 and R6



CRT 8002-018 (5 X 7 ASCII) CODING INFORMATION

CRT Video Display-Controller Video Generator VDAC™

A3	A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	‡100	1101	1110	1111
. **	\	C6 C0	C6 C0	C6 C0	C6 C0	C6 C0	C6 C0	C6 C0	C6 C0	Cs Co	C6C0	C6. C0	9	C6 . C0	C6 C0	C6 C0	C6 C0
000	R1			B210000	20022000							0000000					
001	R11	00000000000000000000000000000000000000	00 00000 00 0000 00 0000			0000000 0000000 0000000 0000000 0000000		0000000 00000000 00000000 0000000 000000			######################################			2000000			1888383
010	R11	0000000 0000000 0000000 0000000 0000000	10000000			0000000	9800800 0080000 080000 900800 0000000 0000000 0000000	6060836				3080000 000000 000000 000000 000000 2000000	8838355 8838355		0000000		
0 11	R1	3880000 8208000 820800000 8208000000 82080000000 820800000000	3000000 2000000 20000000000000000000000			0000000 0000000 00000000 00000000 000000	5355555					2000000			0000000	00000000000000000000000000000000000000	
100	A1	10000000000000000000000000000000000000	20000000	8080CD0			10000000	######################################	2000000 0000000 0000000 0000000 0000000 0000	0000000 0000000 0000000 0000000 0000000		DOUGGOOD			00000000	9506600 950590 9080800 908090 909090 909090 909090 909090 909090	
101	R1	0.000000000000000000000000000000000000	0000000 0000000 0000000 0000000				0000000 0000000 0000000 00000000 000000	00000000000000000000000000000000000000			#210#00 C#0#255 20#25 20	00000000000000000000000000000000000000		0000000 000000 000000 0000000 0000000 0000		0000000 0000000 0000000 000000 000000 0000	
110	R1	C# 30085 30#0000 605#000 0000000 1000000 1000000 1000000 1000000	00000000 00000000 00000000				2220000 0200000 0200000 0200000 00000000	50000000000000000000000000000000000000	000000 000000 000000 000000 000000	######################################			00000000000000000000000000000000000000		2000000		
191	RI	0000000 0000000 0000000 0000000 0000000	555555555555555555555555555555555555555	5000000		1 2020000	3000000 3000000 3000000 3000000 3000000 3000000 3000000				00000000000000000000000000000000000000	9000000 9000000 9000000 9000000 9000000 9000000 9000000 9000000	0000000	2000000 2000000 2000000 2000000 2000000 2000000		5000000	



ATTRIBUTES

Underline

Underline will be a double horizontal line at R7 and R8

Curso

Cursor will be a reverse video block

Blink Rate

The character blink rate is 1.875 Hz

Strike-Thru

The strike-thru will be a single horizontal line at R4



Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.