VB1C TM 64 CHARACTER VIDEO INTERFACE S-100 Bus

INSTRUCTION MANUAL

SSM MICROCOMPUTER PRODUCTS, INC. 2190 Paragon Drive San Jose, California 95131

Telephone: (408) 946-7400 TWX: 910-338-2077 Telex: 171171 DDD: (408) 946-3644 (110 Baud)

 $^{\mbox{\scriptsize TM}}$ VBlC is a trademark of SSM Microcomputer Products, Inc.

Written by Malcolm T. Wright Edited by Dan Fischler Illustrated by Judith Sisko

© 1980 SSM MICROCOMPUTER PRODUCTS, INC. All Rights Reserved

Part No. MN0021 January 1982

TABLE OF CONTENTS

1.0 INTRODUCTION

2.0 ASSEMBLY INSTRUCTIONS

- 2.1 Umpacking
- 2.2 Resistor Installation
- 2.3 Diode Installation
- 2.4 Socket Installation
- 2.5 Capacitor Installation
- 2.6 Transistor Installation
- 2.7 Crystal Installation
- 2.8 Regulator Installation
- 2.9 Connector, Header and Switch Installation

3.0 FUNCTIONAL CHECK/IC INSTALLATION

- 3.1 Short Test
- 3.2 Voltage Check
- 3.3 Power Resistor Installation
- 3.4 Visual Inspection
- 3.5 IC Installation

4.0 SETTING UP YOUR VBIC

- 4.1 Addressing
- 4.2 64 or 32 Characters per Line Selection
- 4.3 Graphics or Inverse Video Selection4.4 Graphics Patterns
- 4.5 Blanking/MSB Control

5.0 THEORY OF OPERATION

- 5.1 General Information
- 5.2 Sync Generation
- 5.3 Addressing
- 5.4 Picture Formation
- 5.5 Power Supplies
- 5.6 Blanking

6.0 SOFTWARE

- 6.1 Video Board Driver
- 6.2 Video Board Demonstration Routine
- 6.3 Graphics Interface Subroutine
- 6.4 Doodle Graphics Demonstration
- 6.5 Video Test Routine
- 6.6 Memory Test Routine

7.0 TROUBLESHOOTING HINTS

8.0 WARRANTY

APPENDIX:

Assembly Drawing Parts List Schematic (Insert)

1.0 INTRODUCTION

The SSM VBIC provides a memory mapped video display for any S-100 bus compatible microcomputer.

The VBlC features such capabilities as 32 or 64 characters per line (switch selectable) by 16 lines, upper and lower case with descenders, Greek characters, graphic symbols, black-on-white or white-on-black display, 7 x 9 character matrix, and 1K on-board RAM.

The VBlC is fully compatible with the proposed IEEE 696 standard, with two exceptions: 1) the VBlC uses the 01 clock on bus pin 25 instead of the new PSTVAL signal; and 2) when the CPU reads data from the VBlC, data is transferred back without the use of the SMEMR and PDBIN signals.

We suggest that you read this entire manual before either starting assembly or use to improve your understanding of the board and make its set-up and use that much easier.

NOTES:

The VBlC meets the following IEEE 696 compliance levels: D8, M16, NI, T250, W0, SH.

All references to the PC board assume that the board has the 100-pin connector at the lower edge, and the component side (the side with the silk screen) is facing you.

Z-80 is a trademark of ZILOG INC., 10340 Bubb Road, Cupertino, CA 95014.

⁸⁰⁸⁰ and 8085 are trademarks of INTEL CORP., 3065 Bowers Avenue, Santa Clara, CA 95051.

2.0 ASSEMBLY INSTRUCTIONS

Refer to the Assembly Drawing in the APPENDIX during assembly and test procedures.

2.1 UNPACKING

[] Unpack and check each of the parts against the PARTS LIST provided.

It is a good idea to arrange the parts in a small tray or box to allow for easy identification and accessibility during assembly.

2.2 RESISTOR INSTALLATION

NOTE: Be sure that all resistors and diodes are flush against the PC board. This will insure proper socket installation. DO NOT install R21 and R22 at this time.

- [] Install and solder SIX (6) 100 ohm (brown, black, brown) resistors at locations R1, 2, and 5-8.
- [] Install and solder TEN (10) 2.7K ohm (red, violet, red) resistors at locations R4, l1-18, and 24.
- [] Install and solder ONE (1) 1K ohm (brown, black, red) resistor at location R23.
- [] Install and solder ONE (1) 220 ohm (red, red, brown) resistor at location R3.
- [] Install and solder TWO (2) 470 ohm (yellow, violet, brown) resistors at locations R9 and 10.

2.3 DIODE INSTALLATION

[] Install and solder ONE (1) 1N270 germanium signal diode at location CR1. Use caution in installing this component—the banded end (+) MUST be to the LEFT of the board.

2.4 SOCKET INSTALLATION

NOTE: DO NOT install integrated circuits until specifically instructed to do so.

[] Install the 8, 14, 16, and 24 pin sockets on the printed circuit board. Orient pin 1 towards the top of the board or to the left, as applicable. See Figure 1 for information on locating Pin 1 on each socket.

CAUTION! DO NOT install a socket at location Sl. A switch will be installed at this location in a later step.

Three (3) 8-pin sockets at U1-3
Nine (9) 14-pin sockets at U4,10-13,17,18,20,21
Twenty-five (25) 16-pin sockets at U6-8,14,19,22-29,31-42
Three (3) 24-pin sockets at U5,15,16

Socket Types




FIGURE 1

- [] When all sockets are inserted, place a piece of stiff cardboard over the sockets to hold them in place and turn the board over to expose the reverse side.
- [] On each socket, solder pin l and the pin diagonally opposite it to 'tack' (lightly solder) each socket in place. When all sockets are tacked in place, turn the board over and examine each socket to make sure it is flush against the board. If needed, reheat the pins and adjust any sockets not firmly mounted.
- [] When all the sockets are properly seated, solder the remaining pins of each socket. Do not overheat.

2.5 CAPACITOR INSTALLATION

- [] Install and solder TEN (10) 0.1 uf monolithic capacitors at locations Cl, 2, 5-9, and 11-13.
- [] Install and solder ONE (1) 47-56 pf disc capacitor at location C4.
- [] Install and solder ONE (1) .0033 uf disc capacitor at location C17.
- I Install and solder TWO (2) 10 uf axial capacitors at locations C3 and C10. Use caution in installing these components—C3 and C10 MUST have the positive (+) end to the RIGHT side of the board.
- I Install and solder ONE (1) 4.7 uf axial capacitor at location C14.
 Use caution in installing this component—C14 MUST have the positive
 (+) end to the LEFT side of the board.

2.6 TRANSISTOR INSTALLATION

[] Install and solder ONE (1) 2N3904 transistor at location Q1. Again, use caution in installing this component; refer to Figure 2 for proper orientation. Use caution that the lead closest to the bottom of the board DOES NOT touch R8.

Top View




FIGURE 2

2.7 CRYSTAL INSTALLATION

Install and solder ONE (1) 12.44 MHz crystal at location Yl. Two holes have been provided on either side of the crystal to solder a strap over the crystal to hold it in place. Use a resistor lead to make this strap. DO NOT overheat the crystal.

2.8 REGULATOR INSTALLATION

- Place TWO (2) 7805 regulators on the board so that the mounting hole in the regulator is in line with the hole in the board. Mark the leads for proper bending to match the holes in the board (allow for bend radius).
- [] Bend the regulator leads to match the holes in the board.
- I If available, apply thermal compound to the back side of each regulator case (the side that will contact the heatsink). Use just a little thermal compound. Too much is worse than none at all.
- [] Install and solder TWO (2) 7805 regulators at locations U9 and U30 so that the following order results from back to front: screw, PC board, heatsink, regulator, lock washer, and nut. Be sure that the regulators and heatsinks sit flat on the board and then solder all regulator leads.

2.9 CONNECTOR, HEADER AND SWITCH INSTALLATION

- [] Install and solder ONE (1) 4-pin molex connector at location Jl such that the short pins are inserted in the PC board. Be sure that the teflon base sits flat against the board.
- [] Install and solder ONE (1) 2-pin molex connector at location J2 such that the short pins are inserted in the PC board. Again, be sure that the teflon base sits flat against the board.
- [] Install and solder ONE (1) 3-pin header at location E1-E3.
- I I Install and solder ONE (1) 8-position DIP switch at location S1. Orient the switch with position 1 at the top of the board.

At this point the only parts yet to be mounted are the two power resistors and all the ICs. DO NOT INSTALL THESE PARTS AT THIS TIME.

3.0 FUNCTIONAL CHRCK/IC INSTALLATION


WARNING! DO NOT INSTALL OR REMOVE THE BOARD WITH POWER ON. DAMAGE TO THIS AND OTHER BOARDS COULD RESULT!

3.1 SHORT TEST

[] If an ohmmeter is available, measure the resistance between pin 50 (negative meter probe) and pin 1 (positive meter probe) on the edge connector, and verify a resistance of 20 ohms or greater. If your reading is below 20 ohms, check your board for possible shorts.

3.2 VOLTAGE CHECK

[] Apply power (+8V to +10V) to the board by plugging into the computer or by connection to a suitable power supply (with power turned off). Measure the outputs of the +5V regulators (U9 and U30). The voltage should be +5.0V (+/- 0.2V). If the regulator doesn't meet this test, check the board for shorts or errors. (See the figure below for the pin assignments of the regulator.)



CAUTIONI WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGULATORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES AND HANDS. BETTER SAFE THAN SORRY—KEEP YOUR FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THE INITIAL POWER-UP OF YOUR BOARD.

3.3 POWER RESISTOR INSTALLATION

[] Insert and solder TWO (2) 15 ohm 3-watt power resistors at locations R21 and R22. For improved cooling and to prevent the PC board from discoloring, mount these two resistors off the board about 1/8 inch.

3.4 VISUAL INSPECTION

[] Now, look over the board carefully. Check for solder bridges, cold solder joints, and unsoldered pins. Also, using the Assembly Drawing in the APPENDIX, check for improper part location or polarity. A few minutes of careful inspection could save hours in troubleshooting later.

3.5 IC INSTALLATION

- [] Refer to the Assembly Drawing to install the following integrated circuits. BE CERTAIN THAT PIN 1 OF EACH IC IS ORIENTED PROPERLY. It is sometimes helpful to bend the leads of the IC's SLIGHTLY inward by placing the circuit on its side and applying firm pressure. This assures that the leads will be straight and makes it easier to install the device in the socket.
- [] Install the following IC's as shown in the Assembly Drawing:

1	1	U 4	7486
I	1	U1 7	74LS00
[]	U18	7432
[1	U23,28,34,35,40,41	74367
[)	U42	DM8131

[] The following IC's are extremely sensitive to static electricity. Avoid touching the IC leads without first touching the PC board to make sure that both items are at the same static potential.

```
[ ] U24,25,26,27 2102AL-2 [ ] U36,37,38,39
```

- [] The VBIC can now be tested as a standard 1K memory board. A memory test program is provided in Section 6.6 for this purpose. Be sure to set the DIP switch (S1) to the desired setting before attempting any testing. Refer to Section 4.1 for information on addressing your board.
- [] Install the following IC's as shown in the Assembly Drawing:

[] Ul,2,3	75451
[] U5,15	74 150
[] 06,7	7 4 157
[] U8	74166
[] 010	7 4 S04
[] U11,12,13,20	7474
[] U14,22,32,33	74193/74LS193
[] 1019	74 153
[] U21	7408
[] U29,31	74161

[] The following IC is extremely sensitive to static electricity. Avoid touching the IC leads without first touching the PC board to make sure that both items are at the same static potential.

```
[ ] U16 MCM66714
```

[] The VBIC can now be tested for proper video operation. A program is provided in Section 6.5 to display the ASCII character set plus the 64 different graphic characters.

4.0 SETTING UP YOUR VBIC

4.1 ADDRESSING

The VBlC occupies 1K bytes of the address space of the computer. By setting DIP switch S1, the user can locate his VBlC at any one of 64 different memory locations.

Switch: ON=Closed=0 OFF=Open=1

ADDRESS	A15	A14	Al3	A12	A11	A 10
0000-03FF 0400-07FF	ON ON	ON ON	ON ON	ON ON	ON ON	ON OFF
0800-0BFF	ON	ON	ON	ON	OFF	ON
0C00-0FFF 1000-13FF	ON ON	ON	ON ON	ON OFF	OFF ON	OFF ON
>B000-B3FF	OFF	ON	OFF	OFF	ON	ON
•						
>>E000-E3FF	OFF	OFF	OFF	ON	ON	ON
FC00-FFFF	OFF	OFF	OFF	OFF	OFF	OFF

- > Address used by SSM 8080 Monitor V1.0 in 2708 EPROM
- >> Address used by SSM Z-80 Monitor V1.10 in 2716 EPROM

4.2 32 OR 64 CHARACTERS PER LINE SELECTION

The VBlC has the capability to display either 32 or 64 characters per line. The selection is made by setting switch 1 position 2 to the desired line length.

64 characters/line = switch ON or closed

32 characters/line = switch OFF or open

4.3 GRAPHICS OR INVERSE VIDEO SELECTION

The VBIC is switched between two types of display by setting data bit 7 to a 0 or a 1. The display mode is determined by the setting of SI-1 as follows:

ound
ground
ound
ound

4.4 GRAPHICS PATTERNS

If switch SI-1 (GRPH) is on and the byte you are writing into the VBlC has the most significant bit (bit D7) set to a one, the display will show a graphics pattern. The lower 6 bits of each byte will display as a 2×3 matrix on the video display.

LOWER SIX BITS	INTENSITY
0	white
1	black

The data bits are displayed in the following manner:

DATA BIT	POSITION
D0	Upper left
Dl	Middle left
D2	Lower left
D3	Upper right
D4	Middle right
D5	Lower right

4.5 BLANKING/MSB CONTROL

The VBIC has a 3-pin header used to control the default value of the most significant bit of data read into the video display during a blanking operation. During reading or writing to the VBIC, the address lines of the on-board memory are logically tied to the S-100 bus and not to the video timing. The MSB of data during reading or writing may differ from that which would have been displayed under normal video conbittrol, so the screen will "sparkle" with periodic differences between old and new characters. The MSB can be forced to a zero value during reading and writing to give a more consistent state, rather than random, by using the 3-pin header.

- Connect El to E2 if you want random.
- Connect E2 to E3 if you want the MSB=0 (recommended for most applications.

5.0 THEORY OF OPERATION

5.1 GENERAL INFORMATION

The VBIC video interface is essentially a computer memory combined with an interface circuit that connects the memory to a video monitor. The memory data may be displayed in either alphanumeric form using the internal character generator, or in a direct form (graphics). Characters may be presented either white-on-black or black-on-white, if the graphics mode is not selected. Mixing characters and graphics is also possible.

The 66714 character generator can display 128 different characters. Other generators with different character sets are also available from Motorola (and from SSM on special volume orders).


Sixteen lines of characters are produced and either 32 or 64 characters per line may be selected. Total memory consists of eight 1024-bit RAMs. Ten of the computer's memory address lines are connected to these RAMs through decoders, allowing the computer to selectively address each display position. The computer's remaining 6 address lines are used to set the starting address of the board within the entire memory space, as determined by DIP switch S1.


5.2 SYNC GENERATION

Figure 3 shows the 12.44 MHz crystal oscillator feeding two counters, U31 and U32. Counter U31 divides the 12.44 MHz signal by 8 and passes the resulting 1.5375 MHz signal to U32 for further division by 16. The DOT CLOCK is a square wave timing signal used in shifting out video. The LOAD signal is a pulse occurring once every 8 DOT CLOCKs. Both the DOT CLOCK and the LOAD signal are selected for either 32 or 64 characters-per-line operation. If the '32/64' switch is 'OPEN', the 6.22 MHz from U31 is selected to be the DOT CLOCK. If the '32/64' switch is 'CLOSED', 12.44 MHz from the oscillator is selected. For the LOAD signal, '32/64' switch 'OPEN' (32 characters) selects a 777.5 KHz signal, and '32/64' switch 'CLOSED' (64 characters) selects a +5V level. The LOAD signal is modified by the 1.550 MHz pulse signal from the output of U10 pin 10, to become a series of narrow pulses at either 777.5 KHz (32 characters) or 1.5550 MHz (64 characters).

The 97.2 KHz carry signal from U32 pin 7 is the input for the horizontal timing circuit shown in Figure 4. Both U11 and U20 are used to divide the 97.2 KHz from U32 by 6 to give a horizontal blanking signal at 16.2 KHz. U13 generates a delayed horizontal sync pulse from U21 pin 3, but only during horizontal blanking. U20 develops the horizontal drive signal. Waveforms are shown as aids to troubleshooting in Figures 3 thru 5.

In Figure 5, the BIT SELECTOR CLOCK (16.2 KHz) goes to the bit select counter U29. The outputs from U29 give the row select address for the character generator. When address 1110_2 is reached, U29 is loaded with 0000_2 on the next clock pulse to start a new cycle. The load signal is a negative pulse at 1079.9 Hz which is sent to U12 and vertical line counter U33. In addition to 4 bits of the RAM address, U33 puts out negative pulses at 60 Hz on CY. U12 derives negative pulses at 60 Hz for both VERT









FIGURE 4



DRIVE (1 ms pulse width) and VERT BLANK (2 ms pulse width). VERT BLANK and HORIZ BLANK are combined by an AND gate to give a composite BLANKING signal. The other 6 bits of RAM address come from counters U14 and U22 which are reset by HORIZ BLANK. U22's clock is the LOAD signal from Figure 3.

5.3 ADDRESSING

The eight 1024-bit RAMs are addressed by the computer using address lines A0 thru A9. Address lines A10 thru A15 form a prefix to specify the board's address. This 6 bit prefix is set by switch S1 positions 3 thru 8; U42 compares the address sent by the computer with the setting of the switch. If the address matches, U42 pin 9 (SELECT) goes low, which actuates the 10 address gates (A0 thru A9), the output gates (D10 thru D17), and the write gate U17. When the SELECT signal is low, it also turns off the output gates of counters U14, U22, and U33. With the VB1C memory logically tied to the S-100 bus, the computer can store the data in the video board memory to be displayed. When the address from the computer is no longer valid, the SELECT line goes high and the memory is isolated again.

5.4 PICTURE FORMATION

When in the normal character display mode, the VBIC memory is continually addressed by counters U14, U22, and U33. The memory makes available an 8bit data word for each location addressed. Only 7 bits go into the character generator to specify a character, or into the multiplexers U5 and U15 for graphics output. The output of the character generator and the output of the graphics multiplexers are sent into two data selectors, U6 and U7. If the GRAPHICS signal is low, U6 and U7 pass the graphics data from U5 and U15. If GRAPHICS is high, U6 and U7 pass the output of the character generator. In either case, the output of U6 and U7 is loaded into parallel-in/serial-out shift register U8. The data is then shifted out to the display monitor. The eighth bit (D7) of VBlC memory is a control bit whose function is determined by the VID REV/GRAPHICS switch (S1-1). When the switch is OPEN, GRAPHICS is high and the output of the character generator goes into parallel-in/serial-out shift register U8. Data bit D7 turns the video reverse on or off by setting Ul3. This controls the VIDEO REVERSE signal through U2. When VIDEO REVERSE is high, U4 inverts the output which produces a reversed video effect on the monitor.

If the VID REV/GRAPHICS switch is CLOSED, the VIDEO REVERSE signal is low, allowing the output of U8 to pass with no inversion.

Data bit D7 directly controls the GRAPHICS signal. If GRAPHICS is high, the character generator output is selected; if GRAPHICS is low, the graphics data is selected.

5.5 POWER SUPPLIES

A single +5 volt supply is used to operate the VB1C. The standard S-100 voltage of +8V to +10V is regulated by two 7805 regulators to provide the proper voltage on the board. R21 and R22 are power resistors used to keep the power dissipation low in the regulators. The typical current drain is 1.3A.

5.6 BLANKING

Blanking is performed on the VBlC during every CPU read or write operation to the video board's address. U4 pin 11 goes to a logic one each time the VBlC is addressed. U4 pin 11 is buffered by one inverter, U10 pins 12 and 13, to drive an RC timer formed by R24 and C17. The inverter U10 pin 12 provides a blanking signal, with R24 and C17 providing a turn-off delay for increased blanking time.

Blanking is used on the VBIC by forcing the video display to black during CPU accesses. The shift register U8 is cleared (set to black video) during blanking. C17 is discharged and U13 will be set if jumper E2 to E3 (see Section 4.5) has been installed. When the blanking signal is removed (U10 pin 12 goes high), C17 slowly charges to a logic one level and maintains a clear to U8 for an additional time period.

6.0 SOFTWARE

The following 4 programs are provided for use with the VBIC:

- 1. Video Board Driver
- 2. Video Board Driver Demonstration Routine
- 3. Graphics Interface Subroutines
- 4. Doodle Graphics Demonstration

NOTES:

- a. All 4 programs assume the VBIC is addressed at E000-E3FF. This may be changed by altering the value to which 'VID' is EQUated.
- b. All programs are written in 8080 assembly language and are executable on a Z-80, 8085, and the 8080.

Two other programs are provided for initial checkout of the VBIC:

- 1. Video Test Routine
- 2. Memory Test Routine

NOTE: These two programs assume that the VBIC is addressed at E000-E3FF. In the Video Test Routine this may be changed by altering the value to which 'VID' is EQUated. In the Memory Test program, 'START' specifies the beginning of VBIC memory and 'MEND' specifies the end.

6.1 VIDEO BOARD DRIVER

This is a complete driver routine for the VBLC, including cursor control, clear screen, carriage return, line feed, and cursor addressing.

The driver may be located in ROM or RAM, but three bytes pointed to by VDPTR and VDHLD must be in RAM. Characters to be output are expected in the C register.

This subroutine facilitates the use ; of the SSM VBlC and a video display ï as a console output device. ï ASCII characters presented to the ; subroutine in the C register are ï displayed on the screen. Certain ; characters, listed below, receive ; special treatment. All registers ï are preserved by this subroutine. ï LOC is the beginning address of the ; subroutine. It may be in RAM or ROM. ï LOC 3F00H 3F00 =EQU VID is the beginning address assigned ; to the display RAM located on the VBlC ï board. ; 0E000H E0000 =VID **E**OU ; Three bytes of RAM are required for housekeeping. These bytes must be ï in an area unused by other programs. į 3FF8 =**VDPIR** EQU 3FF8H ;Cursor pointer 3FFA =VDHLD EQU VDPTR+2 : Character hold Non-displayable characters ; 001A =CS 1AH ;Control Z EQU ;Clear screen, home cursor 000E =NL**EOU** 0EH ;Control N ;Down one line, clear line 000D =CR. EOU ODH ;Carriage return ; Move cursor to the left margin Optional cursor control characters ; 000B =UP **EQ**U 0BH :Control K = A000EQU 0AH ;Control J DM000C =FW EQU HD0 ;Control L = 800008H ;Control H BK EQU

VIDEO BOARD DRIVER

ï

001E =

HM

EQU

;Control

1HH

; NORMAL ENTRY POINT

				·		
3F00			ORG	LOC		
3F00 F	E5 2 1F83 F	VDITY:	PUSH LXI		;Save HL ;Address of cursor pointe	~~
51 01 2			TKI	MYVDEIR	,Accires of cursor points	er.
		;	ALTERNA	TE ENTRY	POINT	
		;	This en	try point	t may be used if	
		;	the cur	sor point	ter and character	
		;			ations other than	
		ï			on this listing.	
		;		r must si ode as fo	upply subroutine	
		Ī	entry c	one as to	ollows:	
		:ENIR:	PUSH	H	;Save HL	
		;	LXI		;Address of cursor pointe	er
		;	JMP		;Join this code	
3F04 I	15	ALTVD:	PUSH	D	;Save DE	
3F05 (ULIAD.	PUSH		;Save BC	
3F06 E			PUSH		;Save AF	
3F07 5			MOV	E,M	LPTR	
3F08 2			INX	Ħ	;	
3F09 7	7E		MOV	A,M	HPTR	
3FOA E	26 03		ANI	3	;Convert to video	
3F0C (AD <u>I</u>	VID SHR	8 ; RAM address	
3F0E 5			MOV	D,A		
3F0F 2			INX	H		
3F10 4			MOV	B,M	Character under cursor	
3F11 E			XCHG		Pointer to HL	
3F12 7	70		MOV	M,B	;Restore previous charact	ter
		;	Identify	y input o	character	
3F13 7	19		MOV	A,C	:New character	
3F14 F			CPI	cs	yaren olazarea	
3F16 C	A763F		JZ		;Form feed	
3F19 F	EOD		CPI	CIR	•	
3F1B C			JZ	VIDCR	;Carriage return	
3FlE F			CPI	NL		
3F20 C	A8B3F		JZ	VIDLF	;Line feed	
		7	The following	lowing in	nstructions	
		;			ay be removed	
		;			ol is not	
		;	require	d.		
3F23 F	rr∩r.		CPI	UP	;YYYY	
3F25 C			JZ	CRUP	; YYYY	
3F28 F			CPI	DN	;YYYY	
3F2A C			JZ	CRDN	YYYY	
_					•	

```
3F2D FE0C
                         CPI.
                                 FW
                                          ;YYYY
3F2F CA4C3F
                         JZ
                                 CRRT
                                          ;YYYY
3F32 FE08
                         CPI
                                 BK
                                          ;YYYY
3F34 CAEA3F
                         JZ
                                 CRLT
                                          ;YYYY
3F37 FELE
                         CPI
                                 HM
                                          ;YYYY
3F39 CAF03F
                         JZ
                                 CRHM
                                          ;YYYY
                                  ;
                                          Displayable Characters
                ;
                         The following instructions
                         (marked XXXX) may be removed
                ï
                         if sense switches are not
                ;
                        to be used.
                        Check for end of line
3F3C 7D
                        MOV
                                 A,L
                                         ;XXXX;
3F3D E63F
                        ANI
                                 3FH
                                         ;XXXX;
3F3F FE3F
                        CPI
                                 3FH
                                         ;XXXX;
3F41 C24B3F
                        JNZ
                                 VIDB0
                                         ;XXXX;
                        Ignore character if end of line
                į
                ;
                        and sense switch 2 equals a one
3F44 DBFF
                         IN
                                 0FFH
                                         :XXXX;
3F46 E602
                         ANI
                                 2
                                         ;XXXX;
3F48 CA623F
                        JZ
                                 VIDRT
                                         ;XXXX;
3F4B 71
                VIDBO:
                        MOV
                                 M,C
3F4C 010100
                CRRT:
                        IXI
                                 B,l
                        Adjust cursor pointer
                ;
3F4F 09
                CRADJ: DAD
                                 В
                        Check for overflow
                ï
3F50 7C
                        MOV
                                 A, H
3F51 FEE4
                        CPI
                                 (VID+1024) SHR 8
3F53 C2623F
                        JNZ
                                 VIDRT
3F56 26E3
                        IVM
                                H, (VID+960) SHR 8
3F58 7D
                        MOV
                                 A,L
3F59 F6C0
                        ORI
                                 0C0H
3F5B 6F
                        MOV
                                L,A
3F5C CDB53F
                        CALL
                                ROLLO
3F5F C3683F
                        JMP
                                VIDR1
                        Common exit code
                ;
                        Normalize cursor pointer
3F62 7C
               VIDRT:
                        MOV
                                A, H
3F63 E603
                        ANI
                                3
3F65 C6E0
                        ADI
                                VID SHR 8
```

```
3F67 67
                         MOV
                                 H,A
 3F68 7E
                VIDR1:
                        MOV
                                 A,M
                                          ;Character under cursor
 3F69 367F
                         MVI
                                 M,7FH
                                          ;Cursor
 3F6B EB
                         XCHG
                                          ;Pointer to DE
 3F6C 77
                         MOV
                                 M,A
                                          ;Character under cursor
 3F6D 2B
                         DCX
                                 H
 3F6E 72
                         MOV
                                 M,D
                                          ;H pointer
3F6F 2B
                         DCX
                                 Н
 3F70 73
                         MOV
                                 M,E
                                          ;L pointer
                į
                        Restore registers and exit
3F71 F1
                         POP
                                 PSW
3F72 C1
                         POP
                                 В
3F73 D1
                         POP
                                 D
3F74 E1
                         POP
                                 H
3F75 C9
                        RET
                        Process form feed
                ï
                        Fill screen with spaces
                ï
                        Move cursor to top left
3F76 2100E0
                VIDFF: LXI
                                 H,VID
3F79 E5
                         PUSH
                                 H
                                 M, 1 1
3F7A 3620
                VIDFC:
                        IVM
3F7C 23
                         INX
                                 H
3F7D 7C
                        MOV
                                 A_rH
3F7E FEE4
                        CPI
                                 (VID+1024) SHR 8
3F80 FA7A3F
                        JM
                                 VIDFC
3F83 E1
                        POP
                                 Н
                        Process carriage return
                ï
                        Move cursor to the beginning
                ;
                        of the line
3F84 7D
                VIDCR: MOV
                                 A,L
3F85 E6C0
                        ANI
                                 OC0H
3F87 6F
                        MOV
                                L,A
3F88 C3623F
                        JMP
                                VIDRT
                        Process line feed
                ;
                        Move cursor down one line,
                į
                        Fill new line with spaces
3F8B D5
               VIDLF: PUSH
                                D
3F8C 114000
                        LXI
                                D,64
3F8F 19
                        DAD
                                D
3F90 7C
                        MOV
                                A, H
3F91 FEE4
                        CPI
                                (VID + 1024) SHR 8
3F93 C2CC3F
                        JNZ
                                VDLF3
```

```
Delay before wrapping
               ï
                       around screen
                                Н
                       PUSH
3F96 E5
                                H,8000H
3F97 210080
                       IXI
                                H
               VDLF1:
                       DCX
3F9A 2B
                        MOV
                                A,H
3F9B 7C
                        ORA
                                L
3F9C B5
                                VDLF1
                        JNZ
3F9D C29A3F
                                H
                        POP
3FA0 El
                        The following instruction
               ;
                        (marked XXXX) may be removed
                        if sense switches are not
                        to be used
                        Wait until sense switch I equals
                        a one before wrap around
                                         ;XXXX
                                 0FFH
                        IN
3FAl DBFF
                VDLF2:
                                         ;XXXX
                                 1
                        ANI
3FA3 E601
                                         :XXXX
                                 VDLF2
                        JΖ
3FA5 CAAl3F
                        Roll the whole display up one
                        line
                                 ROLLO
                        CALL
 3FA8 CDB53F
                                 A, L
                        MOV
3FAB 7D
                                 0C0H
                        ORI
 3FAC F6C0
                        MOV
                                 L,A
 3FAE 6F
                                 H, (VID+960) SHR 8
                         IVM
 3FAF 26E3
                         POP
                                 D
 3FB1 D1
                                 VIDRT
                         JMP
 3FB2 C3623F
                         Roll subroutine
                 ;
                                 D
                ROLLO: PUSH
 3FB5 D5
                         PUSH
 3FB6 E5
                                 D,VID
                         LXI
 3FB7 1100E0
                                 H,VID+64
                         LXI
 3FBA 2140E0
                                 A,M
                 ROLL1: MOV
 3FBD 7E
                         STAX
                                 D
 3FBE 12
                                 M, 20H
                         MVI
 3FBF 3620
                                  D
 3FC1 13
                         INX
                                  Η
                         INX
 3FC2 23
                         MOV
 3FC3 7C
                                  (VID+1024) SHR 8
                         CPI
 3FC4 FEE4
                                  ROLLI
                         JNZ
 3FC6 C2BD3F
                         POP
                                  Η
 3FC9 El
                         POP
                                  D
 3FCA Dl
                         RET
 3FCB C9
```

```
Fill new line with spaces
                                H
               VDLF3: PUSH
3FCC E5
                                A,L
                        MOV
3FCD 7D
                                0C0H
                        ANI
3FCE E6C0
3FD0 6F
                        MOV
                                L,A
                                M_{r}^{-1}
                VDLF4:
                        MVI
3FD1 3620
                        INX
                                H
3FD3 23
                                A,L
                        MOV
3FD4 7D
                        DCR
                                Ε
3FD5 1D
                                VDLF4
                        JNZ
3FD6 C2D13F
3FD9 E1
                        POP
                                H
                                D
                        POP
3FDA D1
                                VIDRT
3FDB C3623F
                        JMP
                        The following instructions,
                ï
                        along with those marked
                        YYYY above, may be removed
                ;
                        if cursor control is not
                ;
                        required.
                        Cursor control processing
                                         ;YYYY
                                 B,-64
                        LXI
                CRUP:
3FDE 01C0FF
                                         ;YYYY
                                 CRADJ
3FEL C34F3F
                        JMP
                                 B,64
                                         ;YYYY
                        LXI
                CRDN:
3FE4 014000
                                         ;YYYY
                                 CRADJ
                         JMP
3FE7 C34F3F
                                          ;YYYY
                                 B_{r}-1
                        LXI
                CRLT:
 3FEA O1FFFF
                                          ;YYYY
                                 CRADJ
                         JMP
 3FED C34F3F
                                          ;YYYY
                         LXI
                                 н,0
 3FF0 210000
                CRHM:
                                 VIDRT
                                          ;YYYY
                         JMP
 3FF3 C3623F
```

END

3FF6

6.2 VIDEO BOARD DRIVER DEMONSTRATION ROUTINE

This routine in conjunction with the Video Board Driver can be used to create a "glass teletype".

NOTES:

a. The console assignments are defined in the following manner:

Status Port: 00H
Data Port: 01H
Data Available Bit: 01H

b. The routine must be located in RAM.

	;	VDITY DEMONSTRATION ROUTINE	
	; ;	LOC is the beginning address of the routine. It must be in RAM.	
3E00 =	roc	EQU 3E00H	
	; ; ;	VID is the begin to the display R board.	ning address assigned AM located on the VBlC
E000 =	VID	EQU 0E000H	
	;	VDTTY is the vid routine.	eo driver
3F00 =	VDTTY	EQU 3F00H	
3E00 =	STACK	EQU 3E00H	
	;	Non-displayable	characters
001B = 001A = 000E = 000B = 000A = 000C = 000B = 001E = 001E = 001E = 0001E = 0001A = 0001B =	INV CS NL CR UP DN FW BK HM	EQU 1AH EQU 0EH EQU 0DH EQU 0BH EQU 0AH EQU 0CH EQU 08H	Escape Control Z Control N Carriage return Control K Control J Control L Control H

Console Assignments

;

```
= 0000
                CSTAT
                        EQU
                                 00H
                                         ;Console status port
0001 =
                CDATA
                        EQU
                                 01H
                                         ;Console data port
0001 =
                DAV
                        EQU
                                 01H
                                         ;Data available bit
3E00
                        ORG
                                 LOC
3E00 31003E
                DEMO:
                        LXI
                                SP, STACK
3E03 CD4C3E
                D1:
                        CALL
                                 CI
3E06 E67F
                        ANI
                                 7FH
3E08 4F
                        MOV
                                 C,A
3E09 FELA
                        CPI
                                CS
3E0B CA453E
                        JΖ
                                DISPl
3EOE FEOD
                        CPI
                                CR.
3E10 CA453E
                        JZ
                                DISP1
3E13 FE0E
                        CPI
                                NL
3E15 CA453E
                        JΖ
                                DISPl
3E18 FE0B
                        CPI
                                UΡ
3ELA CA453E
                        JΖ
                                DISPl
3E1D FEOA
                        ŒΙ
                                DN
3ElF CA453E
                        JZ
                                DISPl
3E22 FE0C
                        CPI
                                FW
3E24 CA453E
                        JZ
                                DISP1
3E27 FE08
                        CPI
                                BK
3E29 CA453E
                        JZ
                                 DISPl
3E2C FE1E
                        CPI
                                HM
3E2E CA453E
                        JZ
                                DISP1
3E31 FE1B
                        CPI
                                 INV
3E33 3A4B3E
                        LDA
                                BIT8
3E36 C2433E
                        JNZ
                                 DISP
3E39 E680
                        ANI
                                 80H
3E3B EE80
                        XRI
                                 80H
3E3D 324B3E
                        STA
                                BIT8
3E40 C3033E
                        JMP
                                Dl
3E43 B1
                DISP:
                        ORA
                                С
3E44 4F
                        MOV
                                C,A
3E45 CD003F
               DISP1:
                        CALL
                                VDITY
                                         ;Call video board driver
3E48 C3033E
                        JMP
                                D1
3E4B 00
                BIT8:
                        DB
                                0
                        Console input subroutine
                ;
3E4C DB00
                CI:
                        IN
                                 CSTAT
                                         :Input from status port
3E4E E601
                        ANI
                                DAV
                                         ;Test for data available
3E50 C24C3E
                        JNZ
                                CI
3E53 DB01
                        \mathbf{I}N
                                CDATA
                                         ;Input data
3E55 C9
                        RET
3E56
                        END
```

6.3 GRAPHICS INTERFACE SUBROUTINE

;

ï

ï

;

ï

ï

ï

ï

;

ï

;

The following graphics program will allow you to utilize the VBIC as a 128 x 48 graphics board.

NOTES:

- a. Coordinate 0,0 is in the lower left corner of the display. This is in accordance with an X-Y graph.
- b. The routine may be located in ROM or RAM.

use of the SSM VBlC board and a ; video display as a graphics diplay ï device. ; These subroutines treat the display ; screen as a matrix of dots, 48 dots ; high by 128 dots wide. Each dot is ï specified in terms of its vertical į coordinate(0-47) and its horizontal coordinate(0-127). Dot 0,0 is at 7 the lower left corner of the screen. For best results, the display memory ; should be initialized to 'FF' hex ï prior to attempting graphics output. ï

ENTRY CONDITIONS:

EXIT CONDITIONS

GRAPHICS INTERFACE SUBROUTINES

These subroutines facilitate the

H = VERTICAL COORDINATE

L = HORIZONTAL COORDINATE

A = DIFFERS BY SUBROUTINE

H = VERTICAL COORDINATE

H and L are converted(if necessary)

MODULO 48 and 128 respectively.

L = HORIZONTAL COORDINATE

C = BIT MASK FOR SPECIFIED DOT DE= MEMORY ADDRESS OF DOT

B = PRESERVED

```
LOC is the beginning address of
                ;
                        these subroutines. It may be in
                ï
                        RAM or ROM.
                ;
3E80 =
               LOC
                        EQU
                                3E80H
                        VID is the beginning address assigned
                ;
                        to the display RAM located on the VBIC
                ï
                        board.
                ;
E000 =
               VID
                        EOU
                                0E000H
3F80
                        ORG
                                LOC
                        The check subroutine sets the zero
               ;
                ;
                        flag to indicate whether the specified
                        dot is white or black. If the dot
               ;
                        is currently, white the zero flag is
                ;
                        set on; if the dot is black, the flag
               ï
                        is set off. The A register contains
                        zero if the dot is white, and contains
                        the bit mask if it is black.
3E80 CD9A3E
               CHECK:
                       CALL
                                CNVRT
3E83 Al
                        ANA
3E84 C9
                        RET
                        The white subroutine sets the
               ;
                        specified dot white. Register
               ;
                        A contains the new contents of
                        the memory location.
3E85 CD9A3E
               WHITE:
                       CALL
                                CNVRT
                                        :Convert
3E88 E6BF
                        ANI
                                0BFH
                                        ;Clear unused bit
3E8A F680
                        ORI
                                80H
                                        ;Set graphics bit
3E8C B1
                        ORA
                                С
                                        ;Set this dot
3E8D A9
                                C
                        XRA
                                        :Clear this dot
3E8E 12
                        STAX
                                D
                                        :Update byte
3E8F C9
                        RET
                        The black subroutine sets the
               ;
                        specified dot black. Register
               ;
               ;
                       A contains the new contents of
                       the memory location.
3E90 CD9A3E
               BLACK:
                       CALL
                                        ;Convert
                                CNVRT
3E93 E6BF
                        ANI
                                0BFH
                                        ;Clear unused bit
3E95 F680
                       ORI
                                80H
                                        ;Set graphics bit
3E97 Bl
                                C
                       ORA
                                        :Set this dot
3E98 12
                        STAX
                                D
                                        ;Update byte
3E99 C9
                       RET
```

```
The CNVRT subroutine performs
                ;
                         the coordinate to address-bit
                ï
                        mask conversion. Register A contains
                ;
                         the current contents of the memory
                ï
                         location.
3E9A C5
                CWRT: PUSH
                                 В
                        Normalize the coordinates
3E9B 7D
                                 A,L
                         MOV
3E9C E67F
                         ANI
                                 7FH
3E9E 6F
                         MOV
                                 L,A
3E9F 7C
                        MOV
                                 A, H
3EA0 D630
                D1:
                         SUI
                                 48
3EA2 F2A03E
                        JΡ
                                 D1
3EA5 C630
                D2:
                        ADI
                                 48
3EA7 FAA53E
                        JM
                                 D2
3EAA 67
                        MOV
                                 H,A
3EAB E5
                        PUSH
                                 H
                        Convert coordinates to address
                ï
                         in DE
                ;
3EAC 44
                        MOV
                                 B,H
3EAD 4D
                        MOV
                                 C,L
3EAE 5C
                        MOV
                                 E,H
3EAF 1600
                        IVM
                                 D,0
3EB1 210100
                        LXI
                                 H,l
3EB4 19
                        DAD
                                 D
3EB5 29
                        DAD
                                 Н
3EB6 29
                        DAD
                                 Н
3EB7 19
                        DAD
                                 D
3EB8 29
                        DAD
                                 H
3EB9 29
                        DAD
                                 Н
3EBA 19
                        DAD
                                 D
3EBB 54
                        MOV
                                 D,H
3EBC 7D
                        MOV
                                 A,L
3EBD E6C0
                        ANI
                                 OCOH
3EBF 5F
                        MOV
                                 E,A
3EC0 19
                        DAD
                                 D
3EC1 19
                        DAD
                                 D
3EC2 29
                        DAD
                                 Η
3EC3 29
                        DAD
                                 H
3EC4 78
                        MOV
                                 A,B
3EC5 94
                        SUB
                                 Н
3EC6 47
                        MOV
                                 B,A
3EC7 3EC0
                        IVM
                                 A, (VID+960) AND OFFH
3EC9 93
                        SUB
                                 Е
3ECA 5F
                        MOV
                                 E,A
3ECB 3EE3
                        MVI
                                 A, (VID+960) SHR 8
```

3ECD 9A 3ECE 57 3ECF 79 3ED0 1F 3ED1 B3 3ED2 5F		SBB MOV MOV RAR ORA MOV	D D,A A,C E E,A
	;	GENERAT	E BIT MASK
3ED3 79 3ED4 1F 3ED5 78 3ED6 17 3ED7 4F 3ED8 0600 3EDA 21E43E 3EDD 09		MOV RAR MOV RAL MOV MVI LXI DAD	A,C A,B C,A B,O H,DTAB B
3EDE 7E	;	MOV PREPARE	A,M FOR EXIT
3EDF E1 3EE0 C1 3EE1 4F 3EE2 1A 3EE3 C9		POP POP MOV LDAX RET	H B C,A D
3EE4 04 3EE5 20 3EE6 02 3EE7 10 3EE8 01 3EE9 08	DTAB:	DB DB DB DB DB DB	04H 20H 02H 10H 01H 08H

END

3EEA

6.4 DOODLE GRAPHICS DEMONSTRATION

This routine, when used in conjunction with the graphics interface subroutine, will provide the user with an electronic drawing board.

NOTES:

- a. The Graphics Interface Subroutine must be present beginning at location 3E80H. This may be changed by altering the values to which 'CHECK', 'WHITE', and 'BLACK' are EQUated
- b. The console assignments are defined in the following manner:

Status Port: 00H
Data Port: 01H
Data Available Bit: 01H

```
DOODLE (GRAPHICS DEMO)
                ;
E000 =
                VID
                        EQU
                                 0E000H
                                          ;Address of VBlC
3E00 =
                STACK
                        EQU
                                 3E00H
                                          ;Set stack
3E80 =
                CHECK
                        EQU
                                 3E80H
                                          ;Black/white check routine
3E85 =
                WHITE
                                 3E85H
                         ĐQU
                                          ;Routine to set dot white
3E90 =
                BLACK
                         EQU
                                 3E90H
                                          ;Routine to set dot black
                         Console Assignments
0000 =
                CSTAT
                         EQU
                                 00H
                                          ;Console status port
0001 =
                CDATA
                         EQU
                                 01H
                                          ;Console data port
0001 =
                DAV
                                 01H
                                          ;Data available bit
                         EQU
3D00
                         ORG
                                 3D00H
3D00 31003E
                DOODL:
                        LXI
                                 SP, STACK
                         Clear video screen
                ï
3D03 2100E0
                         LXI
                                 H,VID
                D0:
                                 M, OBFH
3D06 36BF
                         MVI
3D08 23
                         INX
                                 H
3D09 7C
                         MOV
                                 A,H
3DOA FEE4
                         CPI
                                  (VID+1024) SHR 8
3D0C C2063D
                         JNZ
                                 D0
3D0F C3153D
                         JMP
                                 D2
3D12 22CD3D
                Dl:
                         SHLD
                                 CURS
3D15 2ACD3D
                D2:
                                  CURS
                         LHLD
3D18 CD803E
                         CALL
                                  CHECK
3DlB lA
                         LDAX
                                  D
                                  80H
3D1C F680
                         ORI
3DlE 32CF3D
                D3:
                         STA
                                  OLD
                         Flash cursor
3D21 3ACF3D
                D4:
                         LDA
                                  OLD
3D24 A9
                         XRA
                                  С
3D25 12
                         STAX
                                  D
3D26 0610
                         MVI
                                  B,10H
3D28 CDBB3D
                         CALL
                                  WAIT
                                          ;Exit if keyboard typed
3D2B C23A3D
                         JNZ
                                  D5
3D2E 3ACF3D
                         LDA
                                  OLD
3D31 12
                         STAX
                                  B, 20H
                         MVI
3D32 0620
3D34 CDBB3D
                         CALL
                                  TIAW
                                  D4
3D37 CA213D
                         JZ
                D5:
                         LDA
                                  OLD
3D3A 3ACF3D
3D3D 12
                         STAX
                                  D
3D3E CDD03D
                         CALL
                                  ÇI
                                          ;Get ASCII character
                                  'B'
                                          ;Black?
3D41 FE42
                         CPI
                         JZ
                                  BLK
3D43 CA743D
                                  'W'
                                          :White?
3D46 FE57
                         CPI
3D48 CA7A3D
                         JΖ
                                  WHT
```

```
1S1
                                        ;Save command?
                       CPI
3D4B FE53
3D4D CA803D
                        JΖ
                                SAVE
                                'G'
3D50 FE47
                       CPI
                                        :Get command?
                        JΖ
                                GET
3D52 CA863D
3D55 2C
                        INR
                                'R'
                                        ;Move right?
                        CPI
3D56 FE52
                        JΖ
                                Dl
3D58 CA123D
3D5B 2D
                        DCR
                                L
3D5C 2D
                        DCR
                                L
                                'L'
                                         ;Move left?
3D5D FE4C
                        ŒΙ
3D5F CA123D
                        JΖ
                                Dl
3D62 2C
                        INR
                                L
                                H
3D63 24
                        INR
                                         ;Move up?
3D64 FE55
                        CPI
                                'U'
                        JΖ
                                D1
3D66 CA123D
3D69 25
                        DCR
                                H
                        DCR
                                H
3D6A 25
3D6B FE44
                                'D'
                                         :Move down?
                        CPI
                                D1
3D6D CA123D
                        JZ
3D70 24
                        INR
                                Η
3D71 C3153D
                        JMP
                                D2
                                BLACK
3D74 CD903E
               BLK:
                        CALL
3D77 C3153D
                                D2
                        JMP
3D7A CD853E
                        CALL
                                WHITE
               WHT:
                                D2
3D7D C3153D
                        JMP
3D80 CD903D
               SAVE:
                        CALL
                                NUM
3D83 C38A3D
                                9G
                        JM₽
3D86 CD903D
                GET:
                        CALL
                                NUM
3D89 EB
                        XCHG
                                MOVE
3D8A CDAA3D
                SG:
                        CALL
3D8D C3153D
                        JMP
                                D2
                        Get a number between
                ;
                        0 & 9
3D90 CDD03D
                NUM:
                        CALL
                                 CI
3D93 D630
                        SUI
                                 101
3D95 FA903D
                        JM
                                NUM
3D98 FE0A
                        ŒΙ
                                 10
                        JΡ
3D9A F2903D
                                NUM
3D9D 67
                        MOV
                                H,A
3D9E 2E00
                        MVI
                                L,0
3DA0 29
                        DAD
                                H
3DA1 29
                        DAD
                                H
3DA2 110004
                        LXI
                                D, STORE
3DA5 19
                        DAD
                                 D
3DA6 1100E0
                                D,VID
                        ΓXΙ
3DA9 C9
                        RET
```

```
Move a block of memory
3DAA 0604
                MOVE:
                        MVI
                                 B, 4
3DAC LA
                MV1:
                        LDAX
                                 D
3DAD E6BF
                         IVA
                                 OBFH
3DAF 77
                         MOV
                                 M,A
3DB0 13
                         INX
                                 D
3DBl 2C
                         INR
                                 L
3DB2 C2AC3D
                         JNZ
                                 MV1
3DB5 24
                         INR
                                 H
3DB6 05
                        DCR
                                 В
3DB7 C2AC3D
                         JNZ
                                 MV1
3DBA C9
                        RET
                        Check keyboard & delay
3DBB C5
                WAIT:
                        PUSH
3DBC CDDC3D
                Wl:
                        CALL
                                 CSTS
3DBF B7
                        ORA
                                 Α
3DC0 C2CB3D
                         JNZ
                                 W2
3DC3 0D
                                 C
                         DCR
3DC4 C2BC3D
                                 Wl
                         JNZ
3DC7 05
                         DCR
                                 В
3DC8 C2BC3D
                         JNZ
                                 W1
3DCB C1
                W2:
                         POP
                                 В
3DCC C9
                         RET
3DCD 0000
                CURS:
                        DW
                                 0
3DCF 00
                OLD:
                        DΒ
                                 0
                         CONSOLE INPUT SUBROUTINE
                ;
3DD0 DB00
                CI:
                         IN
                                 CSTAT
                                          :Check status
3DD2 E601
                         ANI
                                 DAV
                                          ; Is data available?
3DD4 C2D03D
                                 CI
                         JNZ
3DD7 DB01
                         IN
                                 ATACO
                                          :Get character
3DD9 E67F
                         ANI
                                 7FH
                                          Strip parity
3DDB C9
                        RET
                ï
                        CONSOLE STATUS SUBROUTINE
3DDC DB00
                CSTS:
                         IN
                                 CSTAT
                                          ;Check status
3DDE E601
                        ANI
                                 DAV
                                          ;Is data available?
3DE0 D601
                         SUI
                                 1
3DE2 9F
                         SBB
                                 A
                                          ;Set flag
3DE3 C9
                        RET
0400
                        ORG
                                 1024
0400
                STORE:
                                 10240
                        DS
                                          ;Space for ten
                                          graphics pictures;
                                          ;1024 bytes each
2C00
                        END
```

6.5 VIDEO TEST ROUTINE

The following is a short program to display the character set plus the 64 different graphic characters available on the VBlC.

		; ; ;	This simple program was designed to display the output of the SSM VBIC video interface board.			
		;	Written by David Bruce Maerzke			
		;	The upper half of the display shows the 64 unique graphic characters while the lower half displays the ASCII character set.			
		; ; ;	position	of the	graphics mode the graphics dip switch, Sl, must be bit D7 set to a one.	
E000	=	VID	EQ U	0E000H	;Video RAM address	
0100			ORG	100H	;Starting address of routine	
0103 0105 0107 0108 010B 010C 010D 0113 0115 0117 011A 011B 011C 011F 0120 0121	06FF BC CA1001 70 23 C30701 2100E0 0E09 3EFF 114000 19 0D CA1C01 77 23 23	IOOP1: PROG: LOOP2: STUCK: LOOP3:	LXI MVI MVI CMP JZ MOV INX JMP LXI MVI LXI DAD DCR JZ MOV INX INX	H,VID A,OFOH B,OFFH H PROG M,B H LOOP1 H,VID C,O9H A,OFFH D,40H D C STUCK M,A H		
	1D		DCR DCR DCR JZ JMP END	A E E LOOP2 LOOP3		

6.6 MEMORY TEST ROUTINE

The following memory test program performs a rotating bit test. If memory is good, location 'GORB' will contain a 00H. If memory fails, 'GORB' will contain the pattern that failed.

Location 'LAST' will be equal to 'MEND' if memory passes without an error. If memory fails, it will be equal to the address last tested.

```
Simple Memory Test
                ï
                        Written by Andrew Schneider
                ï
                        Modified by Malcolm Wright
                        Copyright 1977 by SSM
                ;
                        Set "START" to the starting address of
                ï
                        memory to be tested. Set "MEND" to the last
                        address of memory to be checked.
                ;
                        The program will stop (HALT) when complete
                ï
                        or if an error was found. "GORB" (good or
                ;
                        bad) will be set to 00H for good memory or
                        to the byte pattern that would not read or
                į
                        write correctly into memory. "LAST" is the
                ;
                        location where the last address tested will
                ï
                        be saved. If memory is good, then LAST=MEND.
                ï
0100 =
               BEGIN
                        EQU
                                0100H
                                         ;Start of program
E000 =
               START
                        EQU
                                OE000H ;Beginning address
E3FF =
               MEND
                        EQU
                                OE3FFH ; Ending address
0100
                        ORG
                                BEGIN
0100 2100E0
                        LXI
                                H, START
0103 11FFE3
                                D, MEND
                        LXI
0106 2B
                        DCX
                                Η
0107 23
               LOOP:
                        INX
                                H
0108 3E7F
                        IVM
                                A,7FH
010A 07
               CHECK:
                        RLC
010B 77
                        MOV
                                M,A
010C BE
                        CMP
                                М
010D C22001
                                ERROR
                        JNZ
0110 B7
                        ORA
                                Α
0111 FA0A01
                                CHECK
                        JΜ
0114 7B
                        MOV
                                A,E
0115 BD
                        CMP
                                L
0116 C20701
                        JNZ
                                LOOP
0119 7A
                        MOV
                                A,D
011A BC
                        CMP
                                Н
011B C20701
                        JNZ
                                LOOP
011E 3E00
                        MVI
                                A, 0
0120 322701
                        STA
                                         :If using an IMSAI front panel
               ERROR:
                                GORB
                                         ;replace with
                                                            CMA
                                                            OUT OFFH
                                         ;to display byte on front panel.
0123 222801
                                LAST
                        SHLD
0126 76
                        HLT
0127 00
               GORB:
                        DB
                                0
0128 0000
               LAST:
                        DW
                                0
012A
                        END
```

7.0 TROUBLESHOOTING HINTS

- 1. Check for proper settings of the DIP switch.
- 2. Verify that all IC's are in the correct sockets.
- Visually inspect all IC's to be sure that all leads are in the sockets. Be sure that the lead isn't under the IC or bent out from the socket.
- 4. Verify that the output voltage of each regulator is correct.
- 5. Inspect the back side of the board for solder bridges. If a trace looks suspicious, run a knife blade between the two traces.
- 6. If you have an addressing problem:
 - a. Check U42 (8131) for addresses AlO thru Al5.
 - b. Check the inputs and outputs of address buffers U23, U35, and U40 for shorts as well as proper operation.
- 7. If you have problems with data output (consistent missing bits):
 - a. Check inputs and outputs of buffers U28, U40, and U41 for shorts as well as proper operation.
 - b. Check memory chips U24 thru U27, and U36 thru U39.
- 8. If you have a problem with horizontal sync:
 - a. Check signals on U20, U31, U32, U19, and U10.
- 9. If you have a problem with vertical sync:
 - a. Check signals on Ul2, U33, U29, and Ul7.


8.0 WARRANTY

SSM warrants its products to be free from defects in materials and/or workmanship for a period of ninety (90) days for kits and bare boards and one (1) year for factory assembled boards. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, then, upon return of the product (postage paid) to SSM at 2190 Paragon Drive, San Jose, California 95131, "Attention: Warranty Claims Department", SSM will, at its option, repair or replace the defective part or parts to restore said product to proper operating condition. All such repairs and/or replacements shall be rendered by SSM without charge for parts or labor when the product is returned within the specified period of the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of SSM products which at the discretion of SSM shall have resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information on the application of SSM products, SSM assumes no liability in any events which may arise from the use of said technical information.

This warranty is in lieu of all other warranties, expressed or implied, including warranties of mercantability and fitness for use. In no event will SSM be liable for incidental and consequential damages arising from or in any way connected with the use of its products. Some states do not allow the exclusion or limitation of incidental or consequential damages, so the above limitation or exclusion may not apply to you.

IMPORTANT: Proof of purchase is necessary for products returned for repair under warranty. Before returning any product, please call our Customer Service Department for a return authorization number.



PARTS LIST

CHIP PACK

l	U17	74LS00	quad 2-input NAND gate
1	U10	7 4 S04	hex inverter
l	U21	7408	quad 2-input AND gate
1	U18	7432	quad 2-input OR gate
4	U11,12,13,20	7474	dual D-type flip-flop
1	U4	7486	quad 2-input exclusive-OR
2	U5 , 15	7 4 150	1-of-16 data multiplexer
1	U 1 9	74153	dual 4-to-1 data multiplexer
2	U6,7	7 4 157	quad 2-to-1 data multiplexer
1	U8	74166	8-bit shift register
4	U14,22,32,33	74LS193	binary up/down counter
2	U29,31	7 4 161	binary 4-bit counter
6		7 4 3677	hex bus driver
3	U1,2,3	75451	dual positive AND driver
1	U42	8131	6-bit comparator
1	Sl	8 position DIP	

MEMORY PACK

1	U16	66714	Character generator
8	U24-27,36-39	21L02-2	lK x 1-bit static RAM

RESISTOR PACK

2	R21,22	15 ohm 3W	(no color code)
6	R1,2,5,6,7,8	100 ohm 1/4W 5%	(brown, black, brown)
1	R3	220 ohm 1/4W 5%	(red, red, brown)
2	R9,10	470 ohm 1/4W 5%	(yellow, violet, brown)
1	R23	1K ohm 1/4W 5%	(brown.black,red)
10	R4,11-18,24	2.7K ohm 1/4W 5%	(red, violet, red)

CAPACITOR PACK

_	C4	56 pf disc radial
1	C17	.0033 uf monolithic radial
10	C1,2,5,6,7,8,9,11,12,13	.l uf monolithic filter capacitor
2	C3,10	10 uf 25V axial tantalum
1	C14	4.7 uf 20V axial electrolytic

DIODE PACK

1	Q1	2N3904
1	CR1	1N270

REGULATOR PACK

2	U9,30	7805 +5 volt regulators
ī	Y1	12.44 MHz crystal
Ţ.	11	
T		3xl header strip
2		heatsinks
2		#6 hardware sets
1		mini-iumper

MOLEX PACK

1 1 1	J1 J2	<pre>2 pin molex male connector 4 pin molex male connector 2 pin molex shell 4 pin molex shell</pre>
7		<u>-</u>
6		molex pins

SOCKET PACK

3	8-pin sockets
9	14-pin sockets
3	24-pin sockets

MISCELLANEOUS PACK

25 16-pin sockets

MISCELLANEOUS


1	VBlC PC board
1	VB1C Instruction Manual
1	Warranty card


VBLC MANUAL REGISTRATION FORM

In our effort to continually upgrade our documentation, we would appreciate any feedback you may have concerning this manual. Please mail your comments and suggestions to SSM Customer Service at the address below.

	CORRECTIONS ON THE SSM VBLC INSTRUCTION MANUAL
VBIC Serial Number	
Name	
Title	
Company	
Address	
Telephone	
SEND TO:	SSM MICROCOMPUTER PRODUCTS, INC. 2190 Paragon Drive San Jose, California 95131 Attention: Customer Service Department


3 SEE





NOTES:

- 1. ALL RESISTORS ARE IN K OHMS UNLESS OTHERWISE NOTED.
- 2. ALL CAPACITORS ARE IN MICROFARADS UNLESS OTHERWISE NOTED.
- (3) CR1, SLCT FROM PAGE 1, U10, PIN 12, SLCT.



1001-002

SHEET: 2 OF: 2