





J4, P1	D0
3	D1
5	D2
7	D3
9	D4
11	D5
13	D6
15	D7
17	D8
19	D9
21	D10
23	D11
25	D12
27	D13
29	D14
31	D15
33	CLK2
35	SMRD
37	SAMW
39	SIOR
41	SAIW
43	IR7
45	IR8
47	IR9
49	CLK0
2	A0
4	A1
6	A2
8	A3
10	A4
12	A5
14	A6
16	A7
18	A8
20	A9
22	A10
24	A11
26	A12
28	A13
30	A14
32	A15
34	A16
36	A17
38	A18
40	A19
42	CLK1
44	BHE
46	ALE
48	NC
J4, P50	RESET

J4
Expansion BUS
50 pin header




Serial/Parallel I/O






J3
Centronics Port
20 pin header





J2 - 16 pin
Serial Po






J1 - 16
Serial 7

P1
S100 BUS

Δ = Pull up resistor to V_{CC} 4.7K




S100 Decode/Control/Status







1,51 +8
2 +16
52 -16




4, 50, 53, 70, 100 Gnd

S100 Decode/Control/Status








Decode/Control/Status








FIFO








FIFO Circuit








RAM Array





y






CONTROL

ADDR 0-14

DATA 0-15

Expansion BUS




Block Diagram

CK

DIR

EA

Chip Selects



S100 BUS

