FDC-I

User Manual

Copyright © 1980
Teletek Enterprises, Inc.
Sacramento, California, USA
Revision 5, September 1980

Errata

Revision 6 FDC-I Changes
4/8/81

Pre-Write Compensation, page 10

The jumper pads on the back of the revision 6 FDC-I labeled NC, FD, and PW have been replaced by posts and a shorting plug. The posts are located on the front of FDC-I in the upper left hand corner directly below U-43. The left post is now PW, the center post is FD, and the right post is NC.

Extended Head Load, page 12

On revision 6 FDC-I the extended head load capacitor can now be mounted on the component side of the board if so desired. The holes for the capacitor are located directly above U-16 (shown in dotted lines on the Appendix A layout). The three pads labled HL, HD, and HM have been moved from the back of U-16 to the back of U-28 near U-41. As before, the top pad is HL, the middle pad is HD, and the bottom is HM.

Errata for FDC-I User Manual, Revision 5 8-17-81

I. Appendix C

- A. The configuration sheets for the following drives has been added:
 - 1. Control Data 9406-2/3
 - 2. NEC FD1160
 - 3. Qume DataTrak 5
 - 4. Pertec FD 250
- 5. Pertec FD650/651
- 6. Shugart SA850/851
 - 7. Tandon TM 100
 - B. Page 4 Item 4 should read as follows:
 - 4. Since most mini-floppy drives no not provide a "Ready" signal, the "Ready" signal is tied to ground on the adaptor board.

The diagram of the adaptor board should be ignored. See Figure 1 for the new p.c. adaptor board with its options.

Add item 5 as follows:

5. If there is a requirement to operate both 8" and 5.25" drives at the same time, consideration must be give as to the amount of pre-write compensation that is needed by each size drive. If the 5.25" drives require an amount that is other than twice what is required on the 8" drives a modification to the switching circuit is needed. Contact Teletek for further details.

Figure 1 always and box = 7 ages of

Eight inch to five and a quarter inch drive p.c. adaptor board:

J1-26, 8" DSO (7) o--o o (9) J1-30, 8" DS2 J2-10, 5.25" DSO (8)

J1 is the 50 pin connector and J2 is the 34 pin connector.

Options:

- 1) Pad 0 to 1 8" drive select 1 connected to 5.25" drive select 1.
- 2) Pad 1 to 2 8" drive select 2 connected to 5.25" drive select 1.
- 3) Pad 2 to 3 8" drive select 3 connected to 5.25" pin 6. Normally this pin is drive select 3 for 5.25" drives but is the READY signal for Micropolis drives.
 - 4) Pad 2 to 4 8" drive select 3 connected to 5.25" pin 34. This pin is drive select 3 for Micropolis drives or READY for Pertec drives.
 - 5) Pad 5 to 3 8" READY connected to 5.25" pin 6. This pin is the READY pin for Micropolis drives.
 - 6) Pad 5 to 6 8" READY connected to GROUND. Since most 5.25" drives do not provide a READY signal it is neccessary to ground this line.
 - 7) Pad 7 to 8 8" drive select 0 connected to 5.25" drive select 0.
 - 8) Pad 9 to 8 8" drive select 2 connected to 5.25" drive select 0,

C. Page 5 - Add the following note:

Note: Since the Micropolis drive does not follow the ANSI standard several changes are neccessay on the p.c. adaptor board as follows:

- 1. Cut the trace between pads 2 and 3.
- 2. Cut the trace between pads 5 and 6. [2] was a same
- 3. Add a jumper between pads 2 and 4.
- 4. Add a jumper between pads 3 and 5.
- D. Page 6 Ignore the last line (the note).
- E. Page 7 Ignore the last paragraph (the note).
- F. Page 12 Item 13 should be:
 - 13. 28 odpenies of Jumper of St Bas hossensso and Od edi al It

- G. Page 13 The title should read "Shugart 800/801 Disk Drive" not "Shugart 800/851 Disk Drive". The drive configuration for the Shugart 850/851 disk drive is included as a separate page at the end of appendix
- H. Page 14 Replace the second to the last paragraph with the following paragraph:

The Siemens drives need to be modified if more than 1 drive will be in the system. On the drive p.c. board, cut the trace going to pin 9 of IC 6C. Add a jumper between pins 9 and 12 of IC 6C. This change accommodates the NEC controller.

II. Appendix D Manage of the second and the Langua Toward as a second for

A. Page 1 - Add to the MSC DMB-6400 the following sentence:

Replace the delay line at U64 (lower right hand corner) with a 14 pin dip header. Jumper pins 1 and 12 on the header.

FDC-I User Manual, Errata

B. Page 4 - Add the following for Teletek's memory board:

Required Configuration:

- 1. Area A Jumper SM1 to the center post
- 2. Area B Jumper SM180 to the center post
- 3. Area C Jumper PDBIN to the center post
- 4. Area D Jumper Ø (PHI) to the center post
- 5. Area E Jumper SM1 to the center post
- 6. Area F Jumper PDBIN to the center post
- 7. The other jumper options depend on the desired bank options, refer to the memory user manual.

III. Appendix E

The following changes are necessary for release 3.2 of the FDC-I monitor:

A. Page 8 - Add the following paragraph at the end of the page:

BP5A RTIVT This routine will return the address of the interrupt vector table in the register pair HL. The user should use this routine to store his interrupt vectors.

Locations EO-FF are reserved for the monitor.

- B. Page 14 Delete the first paragraph. Motor control is taken care of automatically in the monitor.
 - C. Page 14 The column labeled "System RAM" should read as follows:

EEOO EI	
a FE00-FI	
b EE00-EI	
F600-F	7FF

D. Page 15 - The first two sentences should read as follows:

Control C ('C) has a special function. In the commands daried with

The FDC-I monitor uses 512 bytes for the interrupt vector table, stack, flags, pointers and other data for the I/O facilities of the monitor.

Errata for FDC-I User Manual, Revision 5 9-28-81

I. Appendix E

The following changes are necessary for release 4.0 of the FDC-I monitor:

A. Page 1 - Paragraph 2, line 4 should read:

When I/O has been assigned, "FDC-I r.rv Monitor" will printed on the output device (where r.r is the release number and v is the version of the monitor).

B. Page 1 - Paragraph 3, line 2 should read:

The user should hit the CR key until "FDC-I r.rv Monitor" appears.

C. Page 1 - Add the following note after paragraph 4:

NOTE: on releases previous to release 4.0 input on SIO A and B was on an interrupt basis with a 1 character buffer. Input on SIO A is now on an interrupt basis, with a 64 character buffer implemented. This means that the user may "type ahead" and not lose the characters he has typed. Input on SIO B is now on a polled basis, allowing easier software development for "modem" programs. Also, SIO B is no longer a valid input device in the IOBYTE. If all the user software has been written so that it only uses the monitor jump vectors these changes will be transparent. If the software did not use the jump vectors, he was forewarned in the "Monitor System RAM" section.

D. Page 2 - Paragraph 1, the last two lines should be replaced with the following:

Several editing features are available. The command buffer is first filled with spaces. Entering a key stores the character in the command buffer and echoes it unless it is one of the following keys. The Back Space key will back up the cursor one place. The DELete key will insert a space at the current cursor position. The space bar echoes the character in the command buffer at the cursor position. A control C will print "^X" and cancel the command line.

E. Page 2 - Paragraph 2 should read:

Control C (^C) has a special function. In the commands marked with <^X>, entering ^C will terminate the command prematurely. Hitting ^C will cause "^X" to print and the command input mode to be entered.

F. Page 2 - Paragraph 3 should read:

To enable this option the user has to program a FE her in the If the monitor does find a command the user entered it will echo the command followed by a question mark (?).

G. Pages 3 through 4 - All the "<ESC>"s should be replace with "< X>". Also "Complete" is not longer printed when a command is terminated.

H. Page 3 - The "IO" command has been deleted. Add the following two commands:

Input from port H1: inputs froms port H1 and prints the I H1<CR> value. Hitting the space bar will input again, any other key will terminate the command.

Output to port H1: outputs H2 to port H1. Hitting the O_H1_H2<CR> space bar will output again, any other key will terminate the command. Moist book and set like science and

I. Page 4 - Paragraph 2: In the IOBYTE assignment, SIO B is no longer a valid input device. Bit 6 is now reserved.

J. Page 13 - Paragraph 4, line 3 should read:

The location will be in a conditional assembly: if eight; inch drives

else ; five and a quarter inch drives

1d a,0

endif. P. The monitor listing should be the listing for release

K. Page 13 - Paragraph 5, line 3 should read:

The location will be in a conditional assembly:

if auto

nop

:fall thru to boot

nop

else

jr wtio

endif.

L. Page 13 - Paragraph 6, lines 3 and 4 should read:

To enable this option the user has to program a FE hex in the RECAL and SEEK routines. The locations will be in a conditional assembly:

if persci
and Ofeh ; reset bit O
else
and Offh
endif.

M. Page 14 - Paragraph 1, line 1 should read:

The next option will permit the monitor to control the DC motor on Persci or Tandon drives.

N. Page 14 - Paragraph 1, the last two lines should read:

To enable this option, the user must program a NOP in the MOTOR routine. The location will be in a conditional assembly:

if persci or tandon
nop ;ignore drive size
else
ret nz
endif.

0. Page 15 - The last line of item 6 of the Monitor Initialization should read:

SIO A input is set on an interrupt basis and its output on a polled basis. SIO B input and output is set on a polled basis.

P. The monitor listing should be the listing for release 4.0.

Table of Contents

Specifications	and Seripi Ports
Basic Description	of leaded 2010siles
	py Disk pontroller C
Installation	4 of fall
Peripheral Connections	5
Serial Ports	5 (bood)
Parallel Ports	7 Iduari Re
Floppy Disk Drive	A - Seare Layout
Pre-Write Compensation	10°018 - 8
Mini/Maxi Floppy Selection	C - Disiplement average Inter-
	ind trace vizual - G
Port Assignments	13 108 - 8
Wait-State Options	F - NEC 41 031 - 4
CPU/Intelligent Controller	15
Clock Jumpers	16
CTC Timing for Serial Ports	. 17
EPROM/RAM Options	18
Memory Control PROM Map	21
Status PROM	22
Status PROM map	24
Theory of Operation	25
Central Processor	25
Reset Jump	25
Memory Decoding	26
EPROM Programming	26
I/O Select Logic	27
Clock Concretion	27

SIO and Serial Ports	28
Miscellanious Control Functions	28
Floppy Disk Controller Operation	29 molloogenl isoer
Parallel Port	30 mordefiedeni
Interrupts	30
Disk Data Encoding	32
In Case of Trouble	34 Persians
Appendix A - Board Layout	
Appendix B - Block Diagram	
Appendix C - Disk Drive Interfacing	
Appendix D - Memory Board Set-up	
Appendix E - Software	
Appendix F - NEC uPD765 Manual	Walt-State Options

Specifications

Central processor: Z80A CPU - 2 or 4 MHz operation. features required in a small computing system.

Timer: Z80A CTC - 4 channels, 2 used for serial ports, 2 used for realtime clock time clock and the contract of the

Serial: Z80A SIO - 2 RS-232, independent operation. Speeds from 45 to 9600 baud. The layer the manager benedowns and seculting 12002 and

Parallel: Z80A PIO - 1 bidirectional port with 4 handshake lines, 3 independent input or output lines.

Floppy disk controller: NEC uPD 765 single or double density operation, mini or maxi drives, ANSI standard 50 pin connector, IBM compatible format.

Disk data transfer rates:

Single density (FM) 5-1/4" - 125k bits/sec 8" - 250k bits/sec Double density (MFM) 5-1/4" - 250k bits/sec 8" - 500k bits/sec

EPROM/RAM: 2716 (Intel-type), Mostek 4118 RAM, up to 8k bytes total.

EPROM programmer: Off-board power supply is required for programming power: +25.5 ±.7 volts @ 50 mA.

S-100 bus signals:	AO-A15 CDSBL	PHLDA	RFSH and an and and and and and
	CLOCK	PINT	SHLTA
	DATA IN	PINTE*	SINP
	DATA OUT	POC	SINTA
	MWRITE BO MED	PRDY	SM1 sas sightsees
The service of the transmitted to:	141.1-		SMEMR
	Ø 110M to .Isni		SOUT
	PSTVAL	PWAIT**	SWO
	PDBIN	PWR	XRDY

Note: FDC-I does not provide 8080-type I/O addressing; only the lower 8 address lines contain the I/O address.

Dimensions: 5.05" x 10.0", excluding edge connector. formatition for ease of information exchange w

Power requirements: +8v @ 1.5 amp, +16v @ 50mA, -16v @ 50mA.

Workmanship conforms to the requirements of MIL-STD-454. leastb bebis-out a to amount adod to untheen

Forced air cooling is required.

sector size to be 128, 256, 512, or 1.02 *PINTE is not a IEEE S-100 bus signal but is provided on pin 28 as an Interrupt Enable Out signal.

**PWAIT is not a IEEE S-100 bus signal but is provided on pin 27 for dynamic ram boards which need to know if the processor is in a wait state.

Basic Description

The FDC-I is a microcomputer on a board. It incorporates most of the features required in a small computing system. On board is a Z80A CPU which operates at 4 MHz for high-speed efficient processing of information. The Z80A provides the capability to support many sophisticated applications. The interrupt structure of the Z80A is particularly important for systems which do multiple tasks concurrently. The FDC-I utilizes the structured interrupt system of the Z80A in most of its I/O capabilities. The CPU adds one wait state to on-board memory functions so that standard 450 ns 2716's can be used with the system.

Also on-board is a counter-timer chip which provides software-settable clocks for both serial ports and a real time clock. The real time clock is used by the monitor to provide timekeeping functions. It normally functions under interrupt control requiring a minimum of overhead. This real time clock can be used by software for any time-related functions, such as time dating of files, a stop watch or timing loops for external operations.

The Z80A PIO provides two parallel ports. One of these two ports is bidirectional with 8 data and 4 handshake lines. Normally this port is configured as a keyboard input, but because it is under software control, it can be reconfigured by the user to be a latching output or a truly bidirectional port. The second parallel port has 3 data lines available which can be set independently to be input or output lines. The remaining lines of this port are used for on-board functions within the FDC-I. If those functions are not needed, additional lines are made available on the second port.

Providing two independent serial ports, the Z80A SIO provides RS232C compatible serial ports which can be operated under interrupt control. Both serial ports include full handshaking for connection to external devices as a printer, CRT terminal, or MODEM.

Using the NEC 765 floppy disk controller IC, FDC-I provides single and double density data storage on both mini and maxi floppy disk drives providing capabilities which minimize the overhead burden on the CPU and software. Some of these capabilities are: single and double density data transfer under software control; performance of simultaneous seek operations on all drives connected to the system; IBM compatible formatting for ease of information exchange with controllers using similar operating system software; compatibility with both single and double sided drives; ANSI standard 50 pin disk drive connector; automatic reading of sequential sectors on a diskette; automatic reading of both tracks of a two-sided diskette; automatic errorchecking detected via CRC; under software control, possible selection of sector size to be 128, 256, 512, or 1,024 bytes. The floppy disk control section of FDC-I also incorporates a phase-locked oscillator (PLO) which is used to stabilize the separated information and clock for precise data recovery. dynamic ram beards which need to know if the processor

FDC-I User Manual

With a jumper to the PIO B, software can control the size of floppy disk drive running in the system. Thus, mini and maxi drives can be intermixed with appropriate software.

The on-board memory of FDC-I can provide up to 8k bytes of storage in either EPROM/ROM/RAM. With appropriate RAM IC's, EPROM, ROM or RAM can be mixed in any combination up to the limit of the board. The standard FDC-I is set up for 6k bytes of EPROM and 2k bytes of RAM. Other combinations are possible and require a change of one of the on-board bipolar PROMs, U-25, which maps the memory space of FDC-I. One 2716 EPROM with a monitor program, and one Mostek MK 4118 (1k byte) RAM are supplied on board.

A reset-jump circuit on FDC-I makes the CPU jump to the monitor software on board whenever the system reset button is activated. This is useful for systems which do not have a front panel. For systems with a front panel, reset-jump will override the functions of the front panel. Also, incorporated as part of the reset-jump circuit, a power-on-clear function is included which automatically generates a reset when power is first applied.

All of the hardware and monitor routines necessary to program and verify Intel-type 2716's are provided on board. An external power supply $(+25.5\pm0.7 \text{ volts}$ at 50 mA) is required to program these EPROMs.

As part of the standard FDC-I, a 2k monitor is provided which has routines for initializing the LSI circuits of the FDC-I, programming Intel-type 2716's, assigning input and output devices, loading and examining memory, moving and verifying memory, reading and writing to floppy disk (both single and double density), and transferring execution. The monitor also provides routines necessary to interface to the floppy disk drive which means the operating system need only make a simple call to perform disk operations. Included in the monitor is a boot routine which will read the first sector of track 0 of drive 0 in the system and then execute that sector. Normally, the first sector of track 0 of an operating system provides the cold start loader for loading the operating system into memory. This standard software package makes the task of system integration much easier.

FDC-I provides most of the functions required in a small microcomputer system. Just add a 64k RAM board and any essential peripherals for a complete system.

Visual Inspection

Upon receipt of FDC-I, check the shipping package for signs of abuse which may indicate possible damage. Check the board physically to look for any parts which may have been damaged during shipping. Note the presence of all normally supplied parts; that is, all female connectors for the peripheral connections at the top of the board, and the floppy disk cable and its two edge connectors. If any diskettes were shipped with FDC-I, check the diskettes for signs of damage which might be any bending or signs of a sharp object placed against the diskettes. Diskettes are quite fragile and any warping of the surface of the diskette will render it inoperative. Notify Teletek of any discrepancies and call Teletek first if there is shipping damage, as a claim will probably be made with the shipping company.

Installation

FDC-I is ready for immediate use upon receipt. It only requires that the peripherals which will be used with it be connected to the appropriate female connector which will then plug into the connectors along the top of the board. For the particular connections required, see the adjoining section entitled "Peripheral Connections".

FDC-I need only be plugged into a standard S-100 bus for power and it will be functional, able to utilize the peripherals connected to it with the memory on board. The FDC-I needs to be in a well ventilated area due to the high density of IC's on board. Ideally, the board should be mounted vertically in a stream of air which will be moving across the face of the board. Whatever the mounting position, forced-air cooling is essential. Bring peripheral cables neatly away from the board with enough slack to prevent any tension being applied to the cable, as this may cause the cable to separate from its crimp connection causing intermittent problems.

For serial console devices, SIO A is the primary port. With the standard monitor software, SIO A can determine the baud rate of a carriage return and thus set the appropriate speed automatically after a reset. The serial speed must be a standard value between 110 and 9600. Up to 6 carriage returns may be necessary for a 110 baud speed. Also, SIO A requires the handshake lines of the RS-232-C interface before it will function. See "Serial Ports" for further information.

Some versions of FDC-I do not have RAM on-board. If no RAM is on-board, there must be system memory immediately below the location of the monitor. See "EPROM/RAM Options" for further details on available configurations of the memory space allocation. There is no need to worry about memory conflicts with 64K memory boards, because FDC-I will automatically ignore memory conflicts with its on-board memory.

Peripheral Connections

Serial Ports

J-1, SIO A and J-2, SIO-B

EIA pin		6			20 14 DTR IN	16	18	20
EIA pin	2	3	4	5 OTS OUT	7 GND	15	17	19

These are the connections going into channels A and B of the SIO chip. In this configuration, each channel appears as a data communication device, and will connect to a terminal or a printer.

IN and OUT refer to data direction with respect to the FDC-I. Data from an external device is IN to FDC-I, and data to an external device is OUT.

CTS (Clear To Send) and DSR (Data Set Ready) are outputs to the external device and are at a positive voltage levels when the SIO channel is ready to function. RTS (Request To Send) and DTR (Data Terminal Ready) are inputs which must be at a positive voltage level for the SIO channel to function if the Auto Enables option is activated through software. This option is normally enabled in the standard FDC-I monitor. See the source listing for the machine language pertinent to this function.

Either channel can be crimp-connected to a 25 pin RS-232 connector by aligning pin 1 of the cable from the FDC-I connector with pin 1 of the 25 pin RS-232 connector. In this configuration, the channel connects directly to a terminal or printer. To connect to a MODEM, the signals must be connected as follows:

FDC-I SIO	-A EIA pin #	Direction	Function
add Pin #			
BHT .5300 01	gol Averl2 ens h	OUT	Data to MODEM
edia gode	s bac vatr3 q on	IN	Data to FDC-I
11	4	OUT	RTS (Request To Send)
does 1411ams	Lengthe a 5 not b	IN	CTS (Clear To Send)
Moole 7:sed	10 2 2 1 2 6 3 2 4	new TN ambg a	DSR (Data Set Ready)
abused (13) H got	sunt ed7 bund	self 1 - Leapner	Signal Ground
9	20	OUT	DTR (Data Terminal Ready)

IN refers to data sent to FDC-I, and OUT refers to data sent to the MODEM.

Note: If the terminal or printer does not provide RTS and DTR, pins 4, 5, and 20 on the terminal side of the RS-232 male connector must be jumpered together. This ensures that the required handshake signals to the SIO port are provided. If the AUTO ENABLES feature of the SIO is not enabled this is not required. In the standard software provided, AUTO ENABLES is enabled.

EIA Serial Data Transfer Protocol (Control of Data Flow)

Prior to sending or receiving data, the four handshake lines should be active low. However, the SIO will allow control of its receive and transmit functions independently. If the "Auto Enables" function of the SIO channel is enabled (standard), the SIO will not send data until DTR is low (This function is labelled "CTS" on the SIO chip.). This is handy for buffered printers which need to stop receiving data until the buffer is printed. By pulling DTR high, the printer will stop the flow of data from the SIO. When it is ready to receive more data, it pulls DTR low. Similarly, if "Auto Enables" is enabled, the SIO will not accept information until RTS is low (This function is labelled "DCD" on the SIO chip.). This is primarily used with a communications link where, if signal conditions deteriorate, the data may be garbled.

In summary, the handshake lines provide a convenient means of controlling the flow of information in a serial channel. If any line goes high, transfer ceases.

RS-232-C Voltage Levels

A logic high (a binary ONE), or marking condition, is any voltage less than -3 volts to a minimum of -25 volts. A logic low (a binary ZERO), or spacing condition, is any voltage greater than +3 volts to a maximum of +25 volts. Any level between -3 and +3 volts is undefined. This is called the transition region. The maximum transition time between bit cells is four per cent of the basic clock period. The maximum voltage rate of change (slew rate) is 30 volts/uSec. Thus the maximum RS-232-C transmission speed, based on voltage swings of -12 to +12 volts, is 50,000 baud.

Serial Data Timing

Prior to transmitting data, the signal line is held high, or marking. It goes low or spacing to indicate the start of a character. The bits representing the character are then sent Least Significant Bit first, then a parity bit (if used), and finally 2 stop bits. The stop bits indicate the end of the character and are always logic ONEs. The standard FDC-I is set up for 8 data bits, no parity, and 2 stop bits.

The value of each character bit is held for the entire length of each bit cell. The length in time of each bit cell is the basic clock period, equal to the reciprocal of the baud rate. Thus for 9600 baud, each bit cell is 104 uSec long (.0001041 Sec=1/9600).

Parallel Ports

J-3, PIO A

2 4 6 8 10 12 14 16
RESET +5 GND B STB B RDY A STB A RDY

1 3 5 7 9 10 13 15
D7 D6 D5 D4 D3 D2 D1 D0

J-4, PIO B

(2) (4) (6) (8) (10)
(D1 D2 D0)

(1) (3) (5) (7) (9)
(D3 D4 D7 D6 D5)

These are the connections into the PIO chip. The PIO chip has two parallel ports, A and B. As configured, PIO A may be used as an input, output, bidirectional or control port with four handshake lines. PIO B is the same except that it does not have bidirectional capabilties or handshake lines.

The signals are:

DO - D7 8 data lines

A STB Strobe input pulse from a device. Depending on the mode of operation, it means:

- 1. Output mode: Positive edge of this strobe is issued by the device to acknowledge the receipt of data made available by PIO A.
 - 2. Input mode: The strobe is issued by the device to load data from the device into PIO A.
 - 3. Bidirectional mode: Same as 1, except output data is present only while A STB is low.
 - 4. Control mode: The strobe is inhibited internally.

A RDY Ready output to a device. Depending on the mode of operation, it means:

- 1. Output mode: Indicates that the data bus is stable for transfer to the device.
- 2. Input mode: When active, it indicates that PIO A is ready to accept data from the device.
- 3. Bidirectional mode: Same as 1.
- 4. Control mode: Always in a low state.

FDC-I User Manual

RESET The active-low reset line on the FDC-I. This can be used to reset a Hard-Disk, such as the IMI 7710, connected to PIO A.

B STB Used when PIO A is in the bidirectional mode; strobes data from the device into PIO A.

B RDY Used when PIO A is in the bidirectional mode; it goes high to indicate that PIO A is ready for data from the device.

The monitor supplied by Teletek allows PIO A to be set up as an input port (for a keyboard), or an output port (for a parallel printer). PIO B is set up in the control mode as follows:

- D7 is PHLDA from the S-100 bus. This is the DMA acknowledge line, used in the controller mode only. This line is not available for the user.
- D6 is available for the user.
- D5 is CDSBL from the S-100 bus. This is the Control Disable line, used in the controller mode only. In the CPU mode must alway be at a low logic level. This line is not available for the user.
- D4 is free for the user; it can be connected through a jumper to one of the vectored interrupts on the S-100 bus if needed for handshaking to other devices in the system.
- D3 is the RQ line; this can be a request line to the FDC-I.
- D2 is the MC line; this line is used to control the dc motor on floppy drives. If not used, this line is free fot the user.
- D1 is the PHLD from the S-100 bus. This is the DMA request line, used in the controller mode only. In the CPU mode must alway be at a low logic level. This line is not available for the user.
- DO is free for the user.

Floppy Disk Drive

Pin #	Pin #	Output - O	Description
			rel facility original for
agnice 1 inera	2	0	Above track 43
3	4 40 40 00	d lo amolganya amil	Not used
no.13 ne5e (moo s	6	Pollova: 4. Ten m	Not used
708 .37 (38-0)	8	a set a O (OSO yilian	Above track 43
750019 dd dd	10	the die Isone, ucre	Dual sided
dam, b11 od 1-30	12	I see provided on t	Not used
13	14	0	Head 1 on the Head
15	16	-	Not used
17	18	0	Head load
19	20	I	Index
21	22	I de M	Ready
23	24	-	Not used
25	26	0	Drive select 0
27	28	0	Drive select 1
29	30	0	Drive select 2
31	32	0	Drive select 3
33	34	0	Direction
35	36	0	Step pulse
37	38	0	Write data
39	40	0	Write gate
41	42	I	Track 00
43	71.71	I	Write protected
45	46	I	Read data, composite
47	48	_	Not used
49	50	0	Motor control (optional)

Input/Output are referenced to FDC-I. Input is a signal from the disk drive to FDC-I, and output is a signal to the disk drive.

Pre-Write Compensation

To help compensate for the shifting of data bits during the read process of the floppy disk drive, the write data is compensated. This is particularly critical for double-density operation. As seen in the previous disk drive section, different drives require different amounts of pre-write compensation. The symptoms of too much or not enough pre-write compensation are as follows: 1. Too much pre-write compensation shows up as read errors (usually CRC) in the outer tracks (0-42); 2. Not enough pre-write compensation shows up as read errors in the inner tracks (43-76). Jumper pads are provided on the BACK of FDC-I to adjust the amount of compensation.

Connection		
		No Pre-Write Compensation
F	D to PW	Standard. Provides Pre-Write Compensation.
	1 to PW1 2 to PW2	Provides 125 ns compensation for 8" drives, and 250 ns for 5" drives.
	1 to PW1 2 toPW2	Standard. Provides 250 ns compensation for 8" drives, and 500 ns for 5" drives.


Mini/Maxi Floppy Selection

Through the use of one control line, the FDC-I can switch between mini (5 1/4") and maxi (8") floppy disk drives. This means that if this control line is connected to one of the unused data lines of PIO B, software control of the drive size is achieved. Otherwise, the control line is wired for either mini or maxi drives. When the line is low, the floppy controller is set for maxi drives. When the line is high, the controller is set for mini drives.

The control line is brought to a pad on the BACK side of the p.c. board. On the standard FDC-I, this pad has a trace connecting it to ground, setting the floppy controller for maxi drives. If mini drives are desired, cut the trace between GND and MM. No other jumper is needed as the line has a pull-up resistor connected to +5 volts.

If software is available to take advantage of bothe mini and maxi drives in the same system, do the following: cut the trace between GND and MM. Add a jumper between MM and an unused data line from PIO B. When a "1" is output to that bit of PIO B, the floppy controller will be set for mini drives. When a "0" is output to the PIO B bit, the controller will be set for maxi drives.

BACK of FDC-I



- 1. For maxi drives (standard), MM is connected to GND.
- 2. For mini drives, the trace between GND and MM is cut.


Extended Head Load

The uPD-765 floppy disk controller has a maximum head unload time of 240 mSec. In some applications this will cause an undue amount of head loading and unloading. To increase this head unload time, and reduce the number of head load actions, a 74LS123 (U-16) monostable can be wired into the head drive circuit. With the addition of a 6 volt capacitor, the head unload time is extended. This increases the life of the media and the heads where there would normally be a great deal of head load activity. The following table gives the effective head load time for several different capacitor values:

Capacitor	(uF)	Head	Load	Time	(sec)
10			0.5		
30			1.4		
50			2.3		
70			3.2		
90			4.1		
110			5.0		
130			5.9		
150			6.8		
170			7.7		
190			8.6		
210			9.5		
230			10.4		
250			11.3		

The time values are approximate (since normally resistor values are \pm 10% and capacitor values \pm 20%) and are arrived with the following equation: HLT = (45 * C)/(1E03), where C is in microFarads.

BACK of FDC-I



- 1. Cut the trace between HL and HD.
- 2. Solder a wire between HD and HM. The solder mask must be scraped from the pads to allow soldering.
- 3. Solder the desired 6 volt capacitor to "C" and "C+". Be sure the "+" lead of the capacitor connects to "C+".

FDC-I User Manual

Port Assignments


Address	Function	
ООН	SIO A	Data Data
TM so mole absent	SIO A	Control
02	SIO B	Data
03	210 B	Control
04 addions	PIO A	Data Mark Horses
05	PIO A	Control 1-342 1- MOAR
06	PIO B	Data
07	PIO B	Control
08	CTC Channel	0 (Clock for SIO A)
09	CTC Channel	1 (Clock for SIO B)
OA	CTC Channel	2 (Real-Time Clock)
OB	CTC Channel	3 (Real-Time Clock - generates 1-second interrupts)
OC, OE	FDC Status	
UD. OF	FDC Data	oynies) wait states. The stand to allow EFROM programming.
10-13	FUC DMA ACKNOWLEGE	e les a les
of medical4-17 sc end	FDC Terminal Count	The solder day of the solder day in the solder d
	FDC Wait for Data	ynomes and adoptes am .s
		gagerates well sintes only for

to GMD generates walk states for all system momory accesses. The standard FDC-I has a trace between MC and QB for well states only during

Wait-State Options

The wait-state generator on-board can be set to provide wait states for all memory accesses, or for accesses to on-board memory only. Thus, if fast system memory is used, but a standard 450 ns 2716 for the monitor program, the wait states can be jumpered to occur only when the 2716 is accessed. Also, wait states can be totally eliminated, occur on M1 cycles only, or for all memory request cycles. Normally, to allow programming 2716's, the memory request state is chosen because of the set-up time requirements of the 2716 and programmer. If programming is not desired, but a 450 ns 2716 is used, the M1 wait-state should be enabled. The following drawing shows the location of the appropriate jumper pads on the BACK side of the FDC-I and their function.


BACK of FDC-I




- 1. WS selects either M1 or MREQ (any memory access, including M1 cycles) wait states. The standard FDC-I has a trace between WS and MREQ to allow EPROM programming. To change to M1 only, cut this trace and solder a wire between WS and M1. To eliminate all wait states, cut the trace to MREQ and solder a wire between WS and pin 14 of U-18. Note: the solder mask may have to be scraped off the pad to solder to it.
- 2. MS selects the memory space in which wait states occur. OB generates wait states only for on-board memory accesses. Connecting MS to GND generates wait states for all system memory accesses. The standard FDC-I has a trace between MS and OB for wait states only during on-board memory accesses. To change to all system memory wait states, cut the trace between OB and MS, and solder a wire between MS and GND.

CPU/Intelligent Controller

The FDC-I can be strapped as the CPU for a system or as an intelligent peripheral controller. When in the controller mode, the FDC-I transfers information to the system via the DMA control protocol of the S-100 bus standard. The differences between the CPU and the Controller require a change in direction of some of the control lines to the bus. The following jumpers must be changed to convert an FDC-I from the CPU (standard FDC-I) to an intelligent controller:




1. The BUS signal controls the tristate bus drivers. For the controller mode, cut the trace to CPU and solder a wire between BUS and CONT.



2. The control signals, PWR, PWAIT, PDBIN, PINTE, and PSYNC, are controlled by CDSBL when the FDC-I is in a CPU mode and by the internal BUS signal when a controller mode. To make this change, the trace from pin 4 of U-4 to CDSBL must be cut. Solder a wire from BUS to DMA1.

aint , this so begond at




3. The DMA synchronization clock, 01, and the bus clock must be disabled in the controller mode. To do this, cut the trace to GND, and solder a wire between DMAO and +5, on pin 1 of the resistor network.

Note: the standard monitor for the FDC-I does not incorporate the routines necessary to operation as an intelligent peripheral controller. Those routines are being developed and will be made available as guidelines for software development.

Clock Jumpers

Institle BACK of FDC-I server a not use and as beggering and ass I-red and



- 1. The CPU clock can be set to 2 or 4 MHz. The standard FDC-I is set for 4 MHz because 8" floppy double-density data transfers require this speed. To set the CPU to 2 MHz, cut the trace to 4 MHz and solder a wire to 2 MHz.
- 2. The CTC channels used to generate the serial port clocks have their inputs connected to 2 MHz in the standard FDC-I. If the CPU clock speed is changed to 2 MHz, this line must change to 1 MHz. With these changes, the CTC will operate at one-half speed, and the table of CTC timing will change correspondingly.

Note: the standard monitor for the FDC-1 does not incorporate the routines necessary to operation as an intelligent peripheral controller. Those routines are being developed and will be made available as

CTC Timing for Serial Ports

Baud Rate	SIO Clock(x16)	CTC Mode	Prescaler	Count	Hex	SS No.*
	1,760	Timer	16-250kHz	142	8EH	7
150	2,400		16	104	68н	6
	4,800	Timer	16	52	34H	5
600	9,600	Counter	-awoile	208	DOH	4
1,200		Counter	connected to	104	68н	3
2,400		Counter	meats to the rst EFATH (U	F-0	34H	2
4,800	76,800		tolinos edd Nagote - Da	26	1AH	1
9,600	153,600		interests at the	13	ODH	0

when the 8K block of memory from 2000 to FFFF for the CTC Set-Up

- 1. Timer Mode:
- The outputs of U-25 are as Inliewes a. Output 07 to appropriate CTC channel
 - b. Output appropriate time count byte
- 2. Counter Mode: The said to said and elements
 - a. Output 47H to appropriate CTC channel
- b. Output appropriate time count byte to reduce the change of stray noise causing as erropeous

in buffer to prevent a conflict with the on-courd memory.

connects to the only select line of U-35.

^{*}The SS number is used with the SS command of the monitor to set the baud rate.

EPROM/RAM Options

The Memory Map PROM, U-25

U-25, a bipolar PROM, "maps" the four memory sockets on-board FDC-I. It selects the appropriate socket for a desired memory address and disables the input bus drivers. Also, it provides the correct chip enable inversion when programming Intel-type 2716 EPROMs. U-25 is a 32X8 PROM. Thus it has 5 address lines (AO-A4) and 8 outputs (DO-D7). The function of each is as follows:

- AO is connected to AB11 of the address bus.
- A1 is connected to AB12 of the address bus.
- A2 connects to the reset flip-flop, U-24, which will select the first EPROM (U-34) after a reset operation to allow a jump to the monitor.
 - A3 connects to the write signal from the CPU. When active, this determines that a write operation is in process. This could be a write to the on-board RAM or a program operation into an EPROM.
 - A4 connects to the memory decoder, U-23. This line is active when the 8K block of memory from E000 to FFFF for the standard FDC-I is accessed.

The outputs of U-25 are as follows:

- DO connects to the chip select line of U-34.
- D1 connects to the chip select line of U-35.
- D2 connects to the chip select line of U-36.
- D3 connects to the chip select line of U-37.
- D4,D5 connect to U-13, the program monostable. Two lines are used to reduce the chance of stray noise causing an erroneous program operation.
- is active high whenever an on-board memory access is in progress. This signal connects to U-22 to disable the data-in buffer to prevent a conflict with the on-board memory.

The chip select of a RAM IC is active low for either a read or write operation. However, the Intel-type 2716 chip-select line is active low for a read operation, active high for a program operation into the 2716, or low if another 2716 is being programmed. Thus the PROM is an effective means of decoding these many conditions.

Note: any part equivalent to the Signetics 82S123 PROM may be programmed for a particular memory arrangement and inserted into the U- 25 position.

FDC-I User Manual

The following table gives some memory arrangements which are popular and have become available options for the FDC-I:

Option	Description Was bus MORTH presented accompany to the
M1*	3 programmable EPROMs (U-34,35,36), from E000 to F7FF, and 1 RAM (U-37), from F800 to FFFF. The FDC-I occupies 8K of memory space.
M2	2 programmable EPROMs (U-34,35), from F000 to FFFF, and no other memory on-board. The FDC-I occupies 4K of memory space.
M3	1 non-programmable EPROM (U-34), from F000 to F7FF and no other memory on-board. The FDC-I occupies $2K$ of memory space.
M4	2 programmable EPROMs (U-34,35), from E000 to EFFF, and 2 RAMS (U-36,37), from F000 to FFFF. The FDC-I occupies $8K$ of memory space.
M5**	1 non-programmable EPROM (U-34), from F800 to FFFF, and no other memory on-board. The FDC-I occupies 2K of memory space.
M6**	1 non-programmable EPROM (U-34), from F800 to FFFF, and 1 RAM (U-37), from F000 to F7FF. The FDC-I occupies 4K of memory space.

*This is the standard option.

**This option provides the greatest amount of contiguous RAM space.

Note: for those options which do not have RAM on-board FDC-I, some space in system RAM must be set aside for stack and buffer areas. The standard monitors for these options use the 128 bytes just under the location of the monitor EPROM. For example, the M-5 option monitor starts at F800 and uses F780 to F7FF for stack and buffer space. This also means there must be RAM in the system in this area.

Memory Conflicts

Because the U-25 PROM knows when on-board memory accesses occur there is no need to worry about external memory conflicts. No deselection of a 64K RAM board is necessary, no matter which option of memory space is used with FDC-I.

Memory Map for M1 PROM


The memory map following this section illustrates the logic levels into and out of the U-25 PROM. It can be seen that different operations result in different chip select signals to the EPROMs. This also implies that if a RAM is substituted for an EPROM, the map must change to accomodate the different chip-select protocol.

Jumper changes to accommodate RAM or EPROM

Due to differences between EPROM and RAM ICs, and differences between 1K and 2K RAMs, jumper pads on FDC-I allow the necessary connections to support each device. Basically the EPROM requires a programming voltage instead of a write strobe, while the 2K RAM requires a connection to address line AB10 instead of +5 volts. Position U-34 is permanently wired as an EPROM location. On the standard FDC-I, positions U-35 and U-36 are wired as EPROMs and position U-37 is wired for a 1K RAM, the MOSTEK MK 4118.

To change an EPROM location to a RAM location, cut the trace to "P" and solder a wire to "W". To accommodate the 1K RAM, cut the trace to AB10 and solder a wire to +5 volts (a 2K RAM does not require this last change).

FRONT of FDC-I, right side



U-37 RAM
RAM/EPROM jumpers
U-36 EPROM
To change a particular position,
cut the trace and connect the
center donut to P for an EPROM, or
W for a RAM.


(Standard board traces shown)

1K/2K RAM address-line jumpers

Position U-37 is set for a 1K RAM, MOSTEK MK 4118. To change to a 2K RAM, or EPROM, cut the trace from "37" to "+5", and connect "37" to "AB10". Positions U-35 and U-36 don't need address-line changes for 2K RAMs. To accomodate the 1K MOSTEK device, cut the trace to "AB10" and connect to "+5".

To change a RAM position to EPROM, remember to connect AB10 and change from "W" to "P".

BACK of FDC-I



M-1 Memory Control PROM map. Standard FDC-I configuration: 3 EPROM, 1 RAM

	Ope	DATA	D6	05	DH	D3	D2	D1	DO	PROM	A4	A3	A2	A1	AO	PRO	
	Operation	A	MEM	PGN	PGM	RAP	ROM2	ROM 1	ROMO	no M	BS	WR	M	AB-	AB-	3	
	ion		17	12	, Ma		_	_			· ·		lon	12	AB-11	Addres	
						U - 37	J-36	J-35	U-34	tputs						SS	
	53 8 II I	OF	0	0	0	-	>	_	_	01.	0	0	0	0	0	0	
	Inact	OF	0	0	0			_	_		0	0	0	0		_	
	ti	OF	0	0	0	_	_		_		0	0	0	_	0	N	
	ive	OF	0	0	0	_	->	-	-	-11	0	0	0	-	-	w	
	E	79				-	0	0	-		0	0		0	0	9	
	Write	7 A	_		_	_	0	-	0		0	0	_	0	_	5	
	Ф	7C			4	_	_	0	0		0	0		_	0	6	
	gods.	47	-	0	0	0	-	-	_	s 71	0	0			_	7	
	R	34	_	0	0		_	_	0	60F0	0		0	0	0	00	
	Read.	4E	-	0	0	-		-	0		0	-	0	0		9	
	/Jump	H H	_	0	0				0		0		0		0	A	
	du	Æ	-	0	0		-	_	0		0	_	0	-		W	
01	Jan	田	-	0	0		_		0	a Iri	0	->	_	0	0	C	
	Read	4D	-	0	0			0			0	_	>	0		D	
	Ω.	4B	-	0	0		0				0	_		_	0	円	
ш	e no	47	-	0	0	0				l gril.	0	_			_	,zj	
	anha	OF	0	0	0		_		_	barn.	_	0	0	0	0	10	
	[nac	of 9	0	0	0	_	>		_			0	0	0	_		
	Inactive	OF	0	0	0			_				0	0	_	0	12	
	Ve	OF S	0	0	0		>		_		-	0	0	_	_	<u> </u>	
		OF	0	0	0		_		-		>	0		0			
		OF	0	0	0	_	_	>	_							5	
		OF	0	0	0			>	_			0	_	_	0	16	
		OF	0	0	0	_		_	_	140							
		#	_	0	0	>	_		0	onien. Ensk	_		0	0	0	18	
	Jump	4E	_	0	0											19	
	ъ	HE		0	0		_		0			_	0	_			
		(F)										>	0	-		8	
-		OF	0	0	0		_		_		_		>	0	0	10	
	Lna	NO.	0	0	0		_		_						-		
	Inactive		0	0	0	_		_	_		_	_	_		91.00	<u></u>	
	ve	OF	0	0	0				-		_	_		_		Դ	
Ž.																	

Explanation of abbreviations

AB = on-board addresses; JMP is the jump signal from U-24; that indicates an on-board memory access. board-select signal from U-23; PGM are signals that trigger \overline{WR} is the write signal from the CPU; \overline{BS} is the the program monostable, U-13; MEM is the signal

Status PROM

U-12 is a bipolar PROM programmed to generate the S-100 status signals from the equivalent operation of the Z-80A CPU. These signals are then used by system peripherals to coordinate their activities. The "S-2 Status PROM Map" following this section lists the outputs of U-12 for each combination of inputs. Some input combinations will never occur, but are listed to provide complete program information. The abbrebviations used and their meaning are explained below.

The address lines of U-12 connect to the CPU status lines:

AO		This is the read strobe and is active when data is
		sent to the CPU. During an interrupt acknowledge cycle, this is not active.
A 1		This line is active during the first read operation
		of a new instruction (fetch) and during an interrupt
		acknowledge operation.
A2	MREQ	Whenever the CPU accesses memory this line is
		active. Also during a refresh operation this line
		indicates to the memory controller that a stable
		refresh address is available from the Z-80 CPU.
A3	IORQ	Whenever Input/Output ports are accessed this line
		is active. When IORQ and M1 are active together,
		this signals an interrupt acknowledge operation is
		in process. See "Theory of Operation" section
1.5		"Interrupts" for further details.
A4	RFSH	This signal indicates to a dynamic memory controller
		that a refresh operation can occur. When RFSH and
		MREQ are both active, a stable refresh address is
		available from the CPU address lines.

The outputs of U-12 are:

DO PSYNC	This output triggers a monostable, U-13, whose pulse output indicates to the peripherals on the bus that
	stable status and address information is available.
	PSYNC is generated for every operation.
D1 RFSH	Because all dynamic memory boards on the market have
	a built-in refresh address counter, this signal is
	active as long as RFSH from the CPU is active.
	Memory controllers can execute a refresh operation during this time.

FDC-I User Manual

The following are all S-100 status signals:

D2	SWO	This signal is active low for every write operation.
D3	SINTA	This signal indicates that the CPU is responding to an interrupt request. While this signal is active, priority of conflicting devices is determined and in
	4 a c	Mode 2 a vector address is placed on the data lines
		by the highest priority device.
D4	SMEMR	Whenever the CPU is reading from memory, this signal is active.
D5	SINP	This signal indicates that the CPU is inputting data
		from an I/O port.
D6	SOUT	This signal indicates that the CPU is outputting
	8 8 8	data to an I/O port.
D7	SM1	This signal indicates the first read operation of a
		new instruction.

Status PROM Map

The map following this section illustrates the outputs for each combination of inputs. A 0 indicates a low logic level, and a 1 indicates a high logic level. The "Data" line represents the program burned into the PROM in hexadecimal notation. This program reproduces the "S-100 Standard" status exactly.

signal is setlye,																	
		olv															
0	01	D	0	0	D	D	0	0	DE	0	D	A	A	D	A	A	
Tangla ains o	270	77	6	S	7	0	2	H	0	Out	7	W	12	1	Ø	dd	
essa salasuge	THO 4	SM1	SOUT	SINP	SMEMIR	SINTA	oms	RESH	25	puts	짇	H	3			ress	
		1	12	N	E	T	50	5	SYNC	to	RESH	ORQ	MREQ	3	RD	53	5
Ser tendano 6- ndo	prid	286	IS B		-							-	7.11.	71		1_	7)
	06	8	0	8	B	0		-	0		100	0	0	Ø	Ø	0	10
	06	20	0	20	60	0	-	-	0		8	Ø	0	Ø	-	-	
	\$6	Ø.	100	100	0	0		-	8		0	0	0	_	0	2	1.5
	06	B	00	B	0	0			0.		Ø	0	0	Ø	Ø	34	5
	06	Ø	100	B	0	Ca		_	Ø		D	0	-	Ø	_	ks	2
	06	B	18	23	0	8	-	_	8		W	D	_		Ø	6	+
	06	0	82	0	0	0	_	-	13		D	0	-	-	-	7	tatus
	06	0	8	30	0	Ø	_		Ø	DHY	0	-	0	0	Q	00	~ /
	06	B	U	10	0	0			0		10	_	D	0	_	0	0
	06	Ø	8	0	0	8	-	-	13		0		O	-	B	3	$\frac{1}{2}$
Refresh	94	63	B	Ø	0	0	-	B	Ø		Ø		Ø	_		8	ROM
	\$6	13	0	Ø	153	Ø			Ø		Ø	-	_	Ø	Ø	5	_
	06	100	B	0	a	8	_		8		0		_	0	~	0	
Dalasta	06	80	0	~ Ø	0	0	-	***	0		0			-	10	m	
Refresh	04	£3	0	100	B	0		0	0		<u>Ø</u>	10	70	0	~	70-	
285	06	Ø.	0	8	03	0	_	_	O		_	8	Ø	0	0	18-	
	06	100	0	0	150	20		-	0			0	Ø	-	Ø	2	2
	\$6	154	19	62	0	Ø		_	0			Ø	0	_	-	w	March
	06	79	0	8	0	0			B			O	- Carton	Ø	Ø	2	2
SINTA	8 F	_	63	0	Ø	-		-				S	emuse	0		5	7
SINP	27	162	R	_	Ø	B	burn'	-				0		-	0	0	0
SOUT	43	152	_	0	0	B	Ø	-	_		_	100	-	-		1	086
Fetch	97		D	16.3	Armo	0	-	-	-		-	-	Ø	0	0	00	0
Fetch	97	-	Ø	10	-	0	Market	-			_		0	B	_	0	
Read	17	10	10	B		0	_	_	-				Ø	~	0	D	
Write	Ø3	102	Ø	Ø	Ø	0	B						Ø	_	_	8	
r1	06	B	0	0	Ø	10	-	-	Ø	*	_	-	-	0	100	0	
Fetch	87	-	O	8	20	O		-	*		-	-		Ø	2	10	
	\$6	0	8	O	8	53			B			-		_	0	E	
	80	150	a	53	0	255			Ø							1	

FDC-I User Manual

Theory of Operation

Central Processor Operations

The heart of FDC-I is a 4 MHz Z80A. It provides the intelligence to operate the on-board peripherals and to provide the information interchange to the S-100 bus. Connections to the bus are made through tri-state buffers and control logic to provide the correct timing signals and status signals to operate other peripherals within the microcomputer. Data to and from the bus is buffered in octal tri-state buffers. The data input buffer is enabled and disabled by U-22, a bipolar PROM, which decodes the status signals from the CPU and the memory and peripheral select gates to determine whether the next operation will be data from on- or off-board the FDC-I. The data-out drivers are enabled by the on-board bus enable signal which also controls the address buffers. Because of U-22, conflicts between external peripherals and memory are avoided. Thus memory in the system can conflict with the memory space of FDC-I without problem. This means that deselection of external memory is not necessary. Status to the bus is controlled by U-12, another PROM which is programmed to decode the control signals of the Z80A and provides the necessary status signals to the bus at appropriate times in the CPU operation. This is a tri-state Device and is enabled whenever FDC-I talks to the bus.

Because the Z80 does not provide a synchronization signal as did the 8080, U-12, the status decoder PROM, has an output which triggers one-half of U-13, a dual monostable. This monostable output provides a pulse equivalent in timing to what an 8080 processor would provide as PSYNC. For those systems which require a memory write signal, an OR gate provides the necessary write signal whenever the memory request and the write line of the Z80 are active. The address lines from the Z80 are buffered in two octal tri-state bus drivers which are enabled whenever FDC-I accesses the S-100 bus.

Reset Jump Circuit

The reset-jump and power-on-clear jump circuitry is enabled whenever PRESET, pin 75 on the S-100 bus, is active. When PRESET is active, two NAND gates cross-connected as a set-reset flip-flop are enabled which cause a signal to be generated on FDC-I which activates the internal EPROM in position PO. This EPROM has been programmed with a jump instruction to the memory on board FDC-I. This absolute jump to the EPROM address must be programmed into the first 3 locations of the EPROM.

When the processor jumps to the memory address at which FDC-I is sitting, this reset jump circuitry is reset and returns to its idle condition.

Memory Decoding

U-23, a 3-line to 8-line decoder, is connected to the Z80 status signals RFSH and MREQ and determines when the Z80 is accessing memory. The three select lines of U-23 are connected to the three high order address lines of the Z80. Thus, U-23 will decode blocks of memory, each block being 8k bytes in size, from 0 - E000. One of the select lines from U-23 is connected to U-25, a bipolar PROM. U-25 is connected to address lines 11 and 12 of the Z80 and is used to select 2k byte blocks of memory space within the 8k block selected by U-23. U-25 is connected to the write signal of the Z80 and to the jump signal from the reset-jump circuit. U-25 is programmed such that the chip select lines to the EPROM and RAM on board FDC-I are enabled properly, depending on the operation; in a normal read mode, the select line, when active, will go low; however, when programming an EPROM, the select line is normally held low on the EPROM that is not being programmed and pulsed high for the EPROM that will be programmed. Thus, the need for a PROM to provide the complex logic necessary to determine the type of operation and the state of the output signals corresponding to that operation. The select line to the RAM in the FDC-I is active low during read or write and inactive high otherwise. Thus, U-23 must be programmed according to the amount of EPROM and the amount of RAM which will be on FDC-I and is thus unique for each different variation. The standard PROM supplied assumes that there are three EPROMs and one RAM on board FDC-I. U-25 also provides an output which activates one-half of U-13 to provide a programming power pulse to the selected EPROM. This output is only active for those EPROM slots on board when they are selected in a write mode. For information about the program contained in U-25, see the section entitled "Memory Address PROM". unto provides the monotonry write signal whenever the manory request and

EPROM Programming

The necessary power for programming EPROMs is supplied by providing +25.5 ± 0.7 volts to the two pins adjacent to U-51. The + pin is for the 25.5 volts and the - pin for the ground connection. This voltage is applied whenever EPROM programming is desired. Software then writes the desired programmed byte to the appropriate EPROM. PROM U-25 provides the appropriate chip select level to the EPROM and U-13 is triggered by U-25 and provides a pulse on the output which halts the processor holding the data and address lines constant and energizes the transistor network which provides the programming voltage to the EPROMs. This task, in order to retain dynamic memory, must occur for a short enough period of time to prevent data from dissipating in a dynamic RAM. Therefore, the pulse is repeated 256 times until the proper programming time has been attained. The recommended programming time for each word in a 2716 is 50 milliseconds. Therefore, the programming time per pulse is approximately 200 microseconds. With 2716's any byte may be programmed; the entire EPROM need not be programmed at one time. Selected areas can be programmed at one time and later, additional areas programmed. The normal state of an erased EPROM is all high in the memory cells. When programmed, the cells become active low.

I/O Select Logic

U-20 and U-33 provide the selection at appropriate addresses for the onboard I/O ports. U-20 is enabled when IORQ is active low and M1 is inactive high. The three high order port address lines, that is A7, A6, A5, select one of eight outputs on U-20. One of those outputs is connected to U-33, a 3-line to 8-line decoder, to enable that IC when the appropriate I/O address is present at the processor address lines. U-33 further decodes the address lines into eight separate chip select lines. Six of those chip select lines are used on board. The first four chip select lines select the SIO, the PIO, the CTC and the FDC data port. The fifth chip select line is used to reset the floppy controller IC by giving it a terminal count, and the sixth line is used to halt the CPU when waiting for floppy disk data transfer. No wait states are generated other than the normal Z80-inserted wait state into the I/O request.

Clock Generation

The on-board 16 MHz crystal-controlled oscillator provides the basic timing reference for all board timing. This 16 MHz clock is divided by U-15 to form those frequencies essential to operation of the Z80A processor, the system bus clock and the clock frequencies required for floppy control operations. The 4 MHz clock from U-15 is further buffered by three sections of U-29 which have two 510 ohm pull-up resistors on the output to provide the levels necessary to drive the Z80A processor. The 2 MHz system bus clock line is driven via a tristate buffer which is enabled whenever FDC-I needs to access the system bus. The Z80 CTC provides an on-board clock for the two SIO serial ports as well as a real time clock for operating system requirements. The triggers of the first three sections of the CTC, which is composed of four separate counter timers, are connected to the 2 MHz line from U-15. This provides a lower input frequency which yields a greater range of lower frequencies from the CTC timers. The fourth section of the CTC is normally used as a one-second interrupt clock to provide operating system timing marks. Jumpers adjacent to U-15 provide user selection of frequencies essential to system operation. The Z80A clock frequency can be changed, as can the 2MHz bus clock.

processor is running at a 4 MHz speed and two, it silews some of the internal functions a greater amount of time to process such as the EPROM programmer section. This wait state can be jumpered to provide a wait state only on M1 cycles or siternatively, may be jumpered to provide no wait state is generated by U-19, a dual wait state is generated by U-19, a dual I-K filip-filop. One half of U-19 has its K input connected to either the H or the MREQ line of the 280A. Because the clock input of U-19 is connected to the processor clock, this information will be clocked into connected to the processor clock, this information will be clocked into the pastitive transition of the processor clock. The C cutput of this half of U-19 will then go low which will cause the second half of the go low on the next positive processor clock cycle. This process

SIO and the Serial Ports

The Z80 SIO is used to generate two entirely independent serial ports. Both serial ports incorporate all the handshaking lines required by an RS232 data interconnection device. As configured by the standard software, SIO A input is interrupt driven. SIO B and the SIO A output operate in a polled-status mode. Each channel of the SIO is driven by an independent section of the CTC. This means that baud rates for the two channels can be independently selected. In fact, the baud rates may range anywhere from 45 baud up to 9600 baud. These frequencies are determined during initialization of the CTC channel which is performed by the monitor software or through the use of the SS command in the standard monitor. The data lines to and from the SIO channels are buffered by RS-232-C level translators. These buffers are also inherently protected from short circuits on the external lines.

Miscellaneous Control Functions

FDC-I has a power-on-clear timer which is enabled whenever power is restored after a period of being off. This line is output to the bus as a power-on-clear signal to the rest of the system and also activates the PRESET line of the bus. This action causes FDC-I to automatically do a reset-jump to the internal monitor on-board FDC-I.

When FDC-I is configured to act as a central processor in a microcomputer system, other peripherals may request use of the bus via Direct Memory Access. The Bus Request and Bus Acknowledge signals of the Z-80A CPU are brought to the bus signals PHLD and PHLDA. When a peripheral such as a hard-disk controller needs to transfer information directly to memory, it pulls PHLD low. The Z-80A CPU will release the bus when it finishes its present operation. At that time it will acknowledge the request. This releases the on-board bus signal tristating all but the control signals, and raises PHLDA high. The peripheral will then place its control signals on the bus and pull CDSBL low, tri-stating the FDC-I control signals. When the peripheral is finished, the process is reversed and the CPU begins operation at the point where it was interrupted.

Automatic wait circuitry causes a wait state to be generated for every memory request of the Z80A processor. This has two advantages. One, it allows 450 nanosecond random access memory to be used, even though the processor is running at a 4 MHz speed and two, it allows some of the internal functions a greater amount of time to process such as the EPROM programmer section. This wait state can be jumpered to provide a wait state only on Ml cycles or alternatively, may be jumpered to provide no wait states at all. The memory wait state is generated by U-19, a dual J-K flip-flop. One half of U-19 has its K input connected to either the Ml or the MREQ line of the Z80A. Because the clock input of U-19 is connected to the processor clock, this information will be clocked into U-19 on the positive transition of the processor clock. The Q output of this half of U-19 will then go low which will cause the second half of U-19 to go low on the next positive processor clock cycle. This process will then clear the first half of U-19 and the wait state will have been

generated. Additional wait states are required by the floppy controller during data transfers to and from the floppy disk drive. Additionally, the EPROM programmer will generate a wait state when it is active. External devices holding the wait line low on the bus will indefinitely halt the processor until that line is released.

Floppy Disk Controller Operation Main Back (TMI) Squared Bit Joine

The central element of the floppy disk control portion of FDC-I is the NEC uPD-765 floppy disk control chip. This IC provides all the support necessary to control a flexible disk drive. The uPD-765 provides the IBM compatible formatting and encoding of data in single and double density formats to the disk drive and provides the decoding essential for reading both single and double density information. This IC has the capability of simultaneously seeking on four drives because it time multiplexes accesses to each drive within the system. The support circuitry on FDC-I for the uPD-765 includes demultiplexing circuitry because the NEC IC uses several of its pins for multiple functions. U-43 decodes the two unit select lines of the 765 to provide the four unique select lines which will drive up to four disk drives. U-45, which is an octal tri-state buffer, is separated into two halves of four buffers. One half is controlled by the read-write/seek line from the uPD-765. In the seek mode, the direction, the two side and the step function from the uPD-765 are enabled. In the read-write mode, the write protect, the low current and the fault line as well as the fault reset line are enabled. Because the disk drives are terminated in resistor networks, about 25 milliamps of drive are required per line. Therefore, all signals to the drive are buffered by tri-state buffers capable of sinking 25 mA. All lines from the disk drive are terminated in 220/330 ohm resistive networks and buffered via low power Schottky Schmidt trigger input buffers. The read data from the disk drive must be phase-locked to a stable signal. This is accomplished by U-15, 17, 52, 53, and 54. The data from the drive are phase detected and a voltage-controlled oscillator composed of two sections of U-54 is locked to the data frequency. U-28 is a 2-line to 1 encoder. This is required because of the different frequencies required by single density and double density operation. For example, in double density operation, the read window to the uPD-765 must be 500 kHz for an 8" drive. In single density operation, that frequency must be halved to 250 kHz. Correspondingly, during a write operation, the write clock to the 765 must be 1 MHz in double density and 1/2 MHz in single density when driving an 8-inch disk drive.

Because data transfer to the floppy disk drive is faster than the processor could normally handle an I/O request in a polled status mode, the Z80 executes a block I/O move instruction. Because the timing of the floppy disk drive may not be the same as the I/O instruction timing, the processor is put into a wait state until the floppy disk control IC requires this data. This wait function is generated as follows: The CPU performs an I/O operation to port 18H. This enables one half of U-40, a 2-line to 4-line decoder. The A and B inputs to U-40 connect to the DRQ and inverted INT outputs of U-41 respectively. Until U-41 is ready to transfer data or interrupt, the DRQ and INT outputs are low. This causes the "2" output of U-40 to be low, halting the CPU. When U-

FDC-I User Manual

41 is ready, it outputs a 1 to DRQ (DMA request). This causes the "2" output to return to its inactive state, which is high. The CPU is released and executes its next instruction, one loop through a block I/O instruction. Then the CPU once again executes an I/O operation to port 18H and waits until U-41 is again ready. This type of operation is required because too much time would be required to first check the status of U-41, then execute a data transfer. If U-41 encounters an error, its interrupt (INT) goes high, releasing the CPU wait.

Parallel Port

The parallel port consists primarily of the Z80 PIO. Port A is used as an 8 bit input, output or bidirectional port. The four handshaking lines of the PIO are used with port A. Normally, port A is configured as an input for such parallel items as a keyboard. Under software control, port A can be configured as an output or as a bidirectional port where input data and output data as well as direction are controlled by the four handshaking lines.

Port B of the PIO is used in a bit mode to provide various inputs and outputs while running FDC-I. The lines of port B are used to control the tri-state buffers which connect to the S-100 bus as well as to provide independent lines for control of the vector interrupt where FDC-I is used as an intelligent controller and for handshaking purposes with other devices in the system which may want to talk to FDC-I. In this mode, the port line acts as a wake-up line to get attention.

Interrupts

The FDC-I CPU is configured in interrupt mode 2. In this mode, a requesting peripheral generates an interrupt and when that interrupt is acknowledged, the CPU expects the peripheral device to place an 8 bit address vector on the data lines. The CPU then adds this 8 bit vector with another 8 bit register internal to the CPU to form a 16 bit absolute memory address. This address points to a 2 byte location in memory which contains the absolute address of the desired subroutine to service the interrupt. In the case of the Z80, SIO, PIO and CTC, the necessary interrupt vectors are loaded to internal registers during initialization. For the case of the floppy controller IC, the interrupt vector is simply composed of that vector formed by the pull-up resistors on the data lines, an FF. Thus, the interrupt table for the floppy controller must begin on a boundary of FF. The Z80 peripheral IC's normally begin on an even memory location because bit 0 is always a 0 during their interrupt response. When a device external to the CPU requests an interrupt, the external device must provide an interrupt vector on the data bus when interrupt acknowledge status line goes active high. The interrupt enable function is controlled by the SEEK/RW line of the uPD-765. Thus, when a floppy disk data transfer is in progress, interrupts other than the floppy controller are disabled. The Z80 peripheral IC's are series connected to provide priority interrupts. The last peripheral in the chain, namely the PIO, provides an interrupt enable signal to the S-100 bus. When this line is high, interrupts are enabled for external requests. When this line is low, external devices

Island mest I-377

must be prevented from generating a response to an interrupt acknowledge signal. The vector that external devices place on the bus, when combined with the internal high order vector of the CPU, must point to a location in memory which provides the absolute address of the subroutine used for servicing that particular interrupt. In the standard Teletek monitor provided on board, there are areas in the interrupt table which are available for the user. If more area is required, then the monitor program must be changed or the interrupt table moved to another PROM. To do so would simply require a change in the vector stored in the interrupt register of the CPU to point to the new interrupt table location.

ndicated the best clock frequency which designates and but cell as then information will be passed. The next line illustrates a sample of clock information. The next line shows the pulses which renerate that nformation of the country sent to and received from the drive is a combination of the case clock frequency and data pulses. Hefer to the next line which is sweet.

Here only the data pulses will be sent to the frive not their particular origination within the bit ogil determines the value of that particular data pulse, bu it a 1 or a 0. Every 0 is represented by a data pulse that coincides with the baulc older frequency. Every 1 is represented by a pulse that cocurs midway between two clock pulses. Thus, when the data pulse cocurs in the middle of a bit carl, it is a 1; when it occurs in the beginning of a bit cell, it is a 1; when it occurs in the beginning of a bit cell, it is a 0. Louist the next line which represents MHFM.

This is a slight refinement of MFM and in this instance, the data pulsed once again represent the and 0's via their placement within the bit soil. However, the rules change slightly. If the preceding data pulse was a 0 and the precent data is a 0, then the data pulse will occur. If the last data has 0, the present data pulse was a 1 and the precent data is a 0, the present data pulse does not accour. If the last data pulse was a 1 and the gresent data is a 1, thent data pulse appears. Every time there is a 1, a data pulse appears. Every time there is a 1, a data pulse occurs depends on the preceding data. Note that the density of data pulses for HFB is almost exactly one-half the density of data pulses for FM. Thus, for the same density of pulses an the diskette, MFM will record tested as much information as "M. MHFM has alightly less dense data pulses than MFM, but its complexity of embeding and decoding outselighs the slight adventage it outselight due to

The basic elock frequency for FM encoding is 250 ass for an o-spec classeste. When we delete the clock and leave only the deta pulses in MFM, that clock rate changes to 500 kHz. The MFM data transfer rate is twice as fast as FM. The density and the speci are both doubled which means that twice as much information can be stored in the same philical sound and manipulated twice as fact.


Disk Data Encoding

Physically, double density disk drives do not differ significantly from their single density counterparts. Improvements in double density record and playback heads and changes in mechanics often provide less expensive and more durable drives. These changes are minor compared to the differences in reading and writing functions. Figure 1 reviews encoding methods used in single and double density. The standard recording formats are FM for frequency modulation, MFM for modified frequency modulation (double density), and MMFM for modified modified frequency modulation which is a refinement of MFM. Line 1 of Figure 1 indicates the basic clock frequency which designates the bit cell in which information will be passed. The next line illustrates a sample of information. The next line shows the pulses which generate that information in a single- density FM format. Notice that information actually sent to and received from the drive is a combination of the basic clock frequency and data pulses. Refer to the next line which is MFM.

Here only the data pulses will be sent to the drive and their orientation within the bit cell determines the value of that particular data pulse, be it a 1 or a 0. Every 0 is represented by a data pulse that coincides with the basic clock frequency. Every 1 is represented by a pulse that occurs midway between two clock pulses. Thus, when the data pulse occurs in the middle of a bit cell, it is a 1; when it occurs in the beginning of a bit cell, it is a 0. Look at the next line which represents MMFM.

This is a slight refinement of MFM and in this instance, the data pulses once again represent 1's and 0's via their placement within the bit cell. However, the rules change slightly. If the preceding data pulse was a 0 and the present data is a 0, then the data pulse will occur. If the last data pulse was a 1 and the present data is a 0, the present data pulse does not appear. If the last data pulse was a 1 and the present data is a 1, that data pulse appears. Every time there is a 1, a data pulse will appear in the middle of a bit cell. But whether or not a 0 data pulse occurs depends on the preceding data. Note that the density of data pulses for MFM is almost exactly one-half the density of data pulses for FM. Thus, for the same density of pulses on the diskette, MFM will record twice as much information as FM. MMFM has slightly less dense data pulses than MFM, but its complexity of encoding and decoding outweighs the slight advantage it might enjoy due to slightly less density.

The basic clock frequency for FM encoding is 250 KHz for an 8-inch diskette. When we delete the clock and leave only the data pulses in MFM, that clock rate changes to 500 KHz. The MFM data transfer rate is twice as fast as FM. The density and the speed are both doubled which means that twice as much information can be stored in the same physical space and manipulated twice as fast.



In Case of Trouble

If the FDC-I does not respond the first time it's connected, relax. Due to its complexity, there are many areas that may have inadvertently been overlooked. Take time to read the "Peripheral Connections" section. The following trouble-shooting guide lists the major functional areas of the FDC-I and some typical problems associated with each. Suggested solutions are offered for each. But remember: it is highly recommended that the entire manual be read.

Some important considerations:


Memory options which don't have on-board RAM require memory immediately below the monitor.

SIO A, the console serial port, requires handshaking lines before it will function.

After reset, a carriage return must be the first character typed to establish the baud rate into SIO A. If the baud rate is less than 9600, up to 6 carriage returns may be required.

Floppy drives must be able to seek even if not continually selected during seek operations. This usually means enabling a continuous stepper power option.

Dynamic memories must be set up according to the requirements for interfacing with a Z-80A CPU. Also, no wait states are inserted for system memory accesses with the standard FDC-I.




FDC-I User Manual, Appendix A

BOARD LAYOUT FDC-90 E,

August 7,1980 NB

×

BLOCK DIAGRAM



FDC-I User Manual, Appendix B

TELETEK FDC-I AUG. 7, 1980

FDC-I User Manual, Appendix C

Contents

sbam as I	Disk Drive Interfacing	1	
	ANSI Standards	of mebric mi evice	
	Use of Mini-Floppy Drives	colline 4on for give	
	Micropolis 1015	5	
	Shugart SA-400	6	
	MPI B-51/52	7 7	
	Caldisk 143M	8 sab sab s	
	Innotronics 410/420	9	Witness said from
	PerSci 277	de de 10 marte de	
	Qume DT-8	10-3012	
	Shugart SA-800/851	13	roltage level
	Siemens FDD 100-8D	14	
	Remex 2000/4000	15	
	MFE 500/700	16	

Disk Drive Interfacing

In controlling a disk drive from FDC-I, proper connections must be made to the disk drive in order for it to be operational. The drive options must be configured as outlined in the appropriate manufacturer's section following this introduction. Particularly important is the fact that the uPD-765 continuously polls all drives in the system to keep track of their status. With some drives this will interfere with their seek function (positioning of the head). Thus, most drives will have a stepper motor enable option, or simultanious seek option, that powers the stepper motor continuously, rather than just when the drive is selected. If the drive won't read initially, check for this option.

Drive interfacing deals with the proper connection of functional signals and the satisfying of electrical and mechanical requirements.

To help ease the shock of transition from the interchanging of various disk drives to other host controllers, a standard known as ANSI was developed which standardized the means of intercommunication between disk drive and host controller by specifying power requirements and voltage levels, edge connector and cable specifications, and specific pin numbers of the connector to particular functional signals.

ANSI Standards

Functional signals assigned to specific pin numbers of the connector are shown below for a 5.25-inch disk drive and an 8-inch disk drive.

ANSI Standard for 5.25 Inch Drive

Signal	Ground	
Pin No.	Pin No.	Signal
2	1	Not assigned (Head load)
4	3	In use control
6	5	Drive select 3 (Ready)
8	7	Index/sector
10	9	Drive select 0
12	11	Drive select 1
14	13	Drive select 2
16	15	Motor on
18	17	Direction select
20	19	Step
22	21	Composite write data
24	23	Write gate
26	25	Track 0
28	27	Write protected
30	29	Composite read data
32	31	Side one select
34	33	Disk change (Drive select 3)

ANSI Standard for 8-Inch Drive


Signal Pin No.	Ground Pin No.	Signal off :arevisor lumars
187720 5 03	aly more than Lone t	Head current switch
4	3	Not assigned a little of the same of
6	5	Not assigned
8	7	Drive busy
10	9	Two-sided sideb sollownsees
12	11	Disk change
14	13	Side one select
16	15	In use control
18	17 Todoub	Head load
20	19 107 115000	Index
22	21	Drive ready
24	23	Sector
26	25	Drive select 0
28	27 3 3 3 5 1 0 3 6	Drive select 1
30	29	Drive select 2
32	31	Drive select 3
34		Direction select
36		Step dalw sides and me assisto"
38	ouli37 said bas	
40	39 243	
42	41	Track 0
44	43	Write protected
46	45	Composite read data
48	247	Separated read data
50	sul49 end bas	Separated read clock

Electrical

- 1. Multi Drop Bus: Multiple drives may be connected to the same host controller as shown in Figure 1. Only one drive is logically connected to the interface at a time.
- 2. Voltage Levels (as measured at the driver)

 Logical true Active low +0V to +0.4V

 Logical false Active high +2.4V to +5.5V
- 3. Termination: Signal lines shall be terminated by one of the two resistive networks illustrated below, whether the termination occurs at the drive or the host, but only at the terminal point of a signal.



- 4. Signal Drivers: The signal drivers should have open collector output stages capable of sinking a minimum of 40mA at logical true (low) level, with maximum voltage of 0.4V as measured at the driver output.
- 5. Signal Receivers: The signal receivers should not unduly load the multi drop bus and should not require more than 40uA current from the driver at input high (2.4V) nor supply more than 1.6mA to a current sink at input low (0.4V) level.

Interconnecting Cable

Conductor Size

Copper

AWG #30 or larger for solid conductor AWG #28 or larger for stranded conductor

Non-copper

Sufficient size as to yield a dc resistance not to exceed 110 Ohms per 1000 ft. per conductor.

Stray capacitance


Capacitance between one wire in a cable and all others in the cable with all others connected to ground shall not exceed 40pF/ft. and the value shall be reasonably uniform over the length of the cable.

Mutual pair capacitance Capacitance between one wire of the pair to the other shall not exceed 20pF/ft. and the value should be reasonably uniform over the length of the cable.

Use of Mini-Floppy Drives

The use of any mini-floppy drive requires the following:

- 1. Changing the clock speed to the floppy disk controller chip. See the section entitled "Mini/Maxi Floppy Selection" in the manual for more details.
- 2. Enabling several options in the FDC-I monitor. See the section entitled "Monitor Options" in Appendix E for more details.
- 3. An adapter p.c. board and 34 pin edge connectors which plugs into the 50 pin connector on the FDC-I. This adapter provides all the signal line connections required by the mini-floppy drives. Contact the factory for delivery information.
- 4. Some mini-floppy drives do not provide a "Ready" signal. On these drives it is neccessary to connect the "R" jumper on the adapter board as shown in the following diagram:



Micropolis 1015 Disk Drive

Required drive configuration:


1. DS1-4 Select appropriate drive address

Enable this option

Install the termination network only in the last drive in the daisy colio chain. 208 . molinom I-007 and ok smolino Lamesta antidada .S.

ad Pronitor Options" in Appendix E for sore debails. Each drive requires 12 volts at 1.3A and 5 volts at 0.5A. 3. An adapter p.g. noard and 32 pin odge donnsetors which plugs

Required Pre-write Compensation: 250 ns. the signed line country one conviced by the mini-floppy drives.



FDC-I User Manual, Appendix C

Shugart SA-400 Disk Drive

Required drive configuration:

1.	HL	Jumper
2.	DS-1,2,3	Select appropiate drive address
3.	MX	Open

4. MH Open

Install the termination network only in the last drive in the daisy

Each drive requires 12 volts at 1.8A and 5 volts at 0.7A.

Required Pre-write Compensation: none. (If pre-write compensation is wanted use 250 ns.) *Regulred Provarite Compensation: none.

Note: requires the "R" jumper connected on the adapter board.

FDC-I User Manual, Appendix C

MPI B-51/52 Disk Drive

Required drive configuration:

1.	T1	Jumper
2.	T2-T4	Select appropiate drive address
3.	T5	Open
4.	Т6	Open
5.	T7	Open

Install the termination network only in the last drive in the daisy chain.

Each drive requires 12 volts at 1.5A and 5 volts at 0.7A.

Required Pre-write Compensation: none.

Note: The adapter board from Teletek does not provide Drive Select 3 on pin 6 of the 34 pin connector. Thus this line must be disconnected going into the drive. Also, the "R" jumper has to be connected on the adapter board.

Caldisk 143M Disk Drive

Required drive configuration:

1.	DS A	Closed (DS = Dip Switch)
2.	DS B	Open
3.	DS C	Open
4.	DS D	Open
5.	JPR1	Open
6.	JPR2	Open
7.	JPR3	Open
8.	JPR4	Jumper
9.	JPR5	Open
10.	JPR6	Open
11.	JPR7	Jumper
12.	JPR8-11	Select appropiate drive address
13.	JPR12	Jumper
14.	JPR13	Open
15.	JPR14	Open Dana Bass CLA Labom end
16.	JPR15	Open
17.	JPR16	Open

Install the termination network only in the last drive in the daisy chain.

Each drive requires 24 volts at 1.5A and 5 volts at 1.0A.

Required Pre-write Compensation: none.

Innotronics 410/420 Disk Drive

Required drive configuration*:

1.	EH		Trace intact	
2.	AH		Open	
3.	TH		Trace intact	
	NT		Open	
	TE		Trace intact	
	NT		Open	
	LM		Trace intact	
	TM		Open	
	WP		Trace intact (2 pla	aces)
10.			Open (2 places)	
11.			Jumper	
	T3, T5, T	opiate driv	Jumpered on last dr	ive in system
	50-3	STILL BUSERIE	Select appropriate	drive address

To use the Model 420 (Hard Sector) Disk Drive as a Soft Sector Disk Drive, the following link positions must be set:

1. IB	Jumper
2. HS	Open
3. RD	Jumper
4. SD	Open (2 places)
5. VV .AG. JB edlov	Jumper to accept -5 volt supply, otherwise open to accept -7 to -12 volts.

Install the termination network only in the last drive in the daisy chain.

Each drive requires +5 volts at 0.8A, -5 volts at .08A, and +24 volts. The current rating for the 24 volts supply depends on whether the drives will seek individually or simultaneously. If CP/M or a similar DOS is used, the total current is 1.4A. This is because Innotronics applies power to the stepper motor only when the drive is seeking. If software is used that can simultaneously seek on all drives in the system, each individual drive will require 1.4A.

Required Pre-write Compensation: 125 ns.

*The model 410 disk drives are shipped fully compatible with the FDC-I.

PerSci 277 Disk Drive System

The PerSci 277 disk drive system is a system composed of two 8-inch drive units requiring a 50 pin connector to the host system used. Pin assignments to functional signals of the 50 pin connector and the changes required to interface to FDC-I are shown below.

	Signal	Groun	Rach drive requires 24 voits at 1.3%, 5 vo b
FDC-I	Pin No.	Pin No	o. Signal dewog sthough and get have
2	2	1	Unassigned
4 4 4	no of ballnear	3	Drive select 2 right
6	e od e 6 a e	5	saswill Ready 1 on 1-342 and remoiding
Cut	S w 8 Beek	7	and belwinder 1 5 every viso oderdtisoer
Cut	10	9	Seek complete
12	Landano 12 of car	11 -	Restore Base Base Base Base Base Base Base Bas
Cut	14	13	
18	16	15	Direct headload
Cut	18	17	Drive select 2 left
20	20	19	Index 0 benings at sees that all
22	22 70 8	21	Ready 0 me anti-stalights was sit
50	24	23	Spindle motor enable
26	26	25	Drive select 1 left
28	28	27	Drive select 1 right
Cut	30	29	Write protect 1
Cut	32	31	Remote eject 1 grand and Del Ass
34	34	33	Direction select
36	36	35	Step
38	38	37	Write data
40	40	39	Write gate
42	42	41	Track 0
44	44	43	Write protect 0
46	46	45	Read data
48	48	47	Separated data
Cut	50	49	Separated clock

Required drive configuration:

1.	Address DIP, U-11:	connect pin 4 to 11, and pin 2 to 13.
2.	A-B	Raw read data
3.	D-BL	Select gate enabled
4.	E,F,G	Open
5.	J-Z	Enable L=0, and R=1
6.	K-L	Wire-OR the Write Protect signals
7.	M,N,P	Open
8.	R,S,T	Open
9.	U-V	Wire-OR the Index signals
10.	W-X	Enable Index 0
11.	AB-AC	Enable Index 0
12.	AD-AE	Enable Index 1
13.	AH-AJ	Enable Index 1
14.	AM-AL	For spindle motor control
	or	
	AM-AN	Spindle motor runs continuously


FDC-I User Manual, Appendix C

15	. AP-AR	Wire-OR the Ready signals
16.	. AS-AT	Remote eject, connects L and R together
17	. AU, AV, AW	Open
18.	BA-BB sugmos masseve	Enable Index 1
19	. BD-BE	Seek complete enable
20.	BF,BH,BJ	Open and a sensitorul of alcompates
		Enable Index 0

Each drive requires 24 volts at 1.3A, 5 volts at 2.2A, -5 volts at 0.2A and for the spindle power, 7 - 10 volts 2.0A.

Because the PerSci has two physical drives connected to one head positioner, the FDC-I monitor software must be made to seek and recalibrate only drive 0. Otherwise the uPD-765 will seek on both drives 0 and 1, and position past the correct track. Also, if the motor control option is used, the monitor must have the motor control option enabled. See Appendix E for more details.

If fast seek is required (seek rate less than the standard 10 ms step), the seek complete line must be connected to PIO B on one of its spare lines, and a 150 ohm 1/4 watt resistor connected to +5 volts. Contact the factory for further information relating to software requirements.



FDC-I User Manual, Appendix C

Qume DT-8 Disk Drive

Required drive configuration:

1.	A	Jumper
2.	В	Open
3.	X	Jumper
4.	Z	Jumper
5.	HL	Open
6.	R	Jumper
7.	I Josini	Jumper
8.	RI SORGAL	Trace intact
9.	RR The state organ s	Trace intact
10.	C al switch real no	Jumper
11.	D	Open
12.	DC	Open IN . The
13.	2S	Open
14.	DS	Open
15.	Y sassat	Open
16.	DL	Open
17.	WP	Trace intact
18.	NP	Open
19.	S2	Trace intact
20.	S1, S3	Open
21.	DS 1-4	Select appropriate drive address
22.	B1, 2, 3, 4	Open

Install 2 resistor terminator modules into the last drive in the daisy chain.

Each drive requires 24 volts at 0.9A and 5 volts at 1.1A.

Required Pre-write Compensation: none.

Shugart 800/851 Disk Drive

Required drive configuration:

1.	Х			Jumper		
2.	DC			Open		
3.	D			Open		
4.	C			Jumper		
5.	I			Trace intac	t	
6.	R			Trace intac	t	
7.	S			Trace intac	t	
8.	DS1-4				opriate drive ad	dress
9.	T1, 3,	4, 5,	6		ast drive in syst	
10.	T2	630		Jumper	UST? (1)	
11.	HL			Open		
12.	DS			Open		
13.	RI			Trace intac	+	
14.	RR			Trace intac	_	
15.	Y			Open		
16.	Z			Jumper		
17.	800			Jumper		
18.	801			Open		
19.	A			Jumper		
20.	В	sisin		Open		

Each drive requires 24 volts at 1.7A, +5 volts at 1.0A, and -5 volts at 0.07A. Note: Many power supplies for floppy drives do not have the required current capability for 2 or more Shugart drives.

Siemens FDD 100-8D Disk Drive

Required drive configuration:

1.	RAD SEL 0-3	Select appropriate drive address
2.	RAD STEP	Jumper pads labelled "2"
3.	"36"	Jumper 30 3
4.	A	Open degrees 3 &
5.	113/111	Jumper 4990
6.	Becombbs sviril udsin	Open 159192
7.	RR	Jumper #550 22 .38 .85 .81 .0
8.	"22"	Jumper Sa San San San San San San San San San
9.	RI	Jumper 1900
10.	C	Open 9004 1008/0054 6
11.	"20"	Jumper 1948 15
12.	"24"	Jumper - Games
	L	Jumper Manual
14.	J	Open Testall
15.	K	Open Togodo
16.	"18"	Jumper 1887
17.		Open A A A
18.		Jumper 1990
19.	HS	Open seguita
20.		Jumper
21.	U	Jumper many
22.	R	Open
23.	H	Open (for Activity Indicator)
24.	"16"	Open
25.	End spdelesn sittlev	Jumper 1886 1886 1886 1887 1887 1887 1887
26.	V	Open Al noiteent at ballstent was
27.	"12"	Jumper
28.	G-bas AS I de culo	Open (cut trace)
29.	Н	Open (for Phase Option)
30.	F	Jumper
		equired Fre-write Compoundation: 350 ns.

Install the terminator resistor pack in the last drive of the daisy chain.

Each drive requires 24 volts at 1.6A, and +5 volts at 1.0A.

The Siemens drives need to be modified if more than 1 drive will be in the system. On the drive p.c. board, locate IC 4D, a 7402. Cut trace coming from pin 4. Next, locate IC 4E (normally there should not be an IC in this location). Install a jumper wire from pin 12 of IC 4E to the "RI" pads on the p.c. board. This change accommodates the NEC controller.

Remex 2000/4000 Disk Drive

Required drive configuration:

1.	2S #5# text.Cad.st	Jumper	
2.	DC	Open	
3.	C	Jumper	
4.	D	Open	
5.	DS1-4	Select appropriate	drive address
6.	1B, 2B, 3B, 4B	Open and make	
7.	S1, 2, 3	S2	
8.	TS-FS	Don't care	
9.	4000/4001	4000	
10.	DL	Jumper	
11.	S	Jumper	
12.	R	Jumper	
13.	I	Jumper	
14.	X	Jumper	
15.	В	Open	
16.	A	Jumper	
17.	HL	Open	
18.	Z	Jumper	
19.	DS	Open	
20.	Y	Open	
21.	RI	Traces intact	
22.	RR (mosteolbal vilvi	Traces intact	

The last drive in the daisy chain must have the resistor termination pack installed in location 7A.

Each drive requires 24 volts at 0.6A, +5 volts at 1.0A, and -5 volts at 0.05A.

MFE 500/700 Disk Drive

Required drive configuration:

1. SE1,SE2	Open - Segment - FE
2. SE3	Open termit
3. L-1	Jumper Hannal A
4. L-2	Open
5. L-3	0pen
6. DL-0	Don't care
7. DS-1 thru DS-4	Select appropiate drive address
8. HL3, HL5	Open asgard av
9. HL1, HL2, HL4	Jumper
10. RR	Jumper
11. RIS	Jumper
12. J-4	Jumper ************************************
13. J-6	Jumper
14. J-7	Jumper
15. DLO, DL1	Trace intact
16. DL2, DL3	Open
17. PRU	Trace intact
18. PRL	Open Asset
19. J-5	Jumper
20. LC2, PS6	Jumper 1990 52
21. PS2, LC6	Open
22. SS1, SS2	Jumper
23. SS3, SS4	Open was a
24. WP1	Jumper
25. WP2	Open
V42074040 (157574750)	a national Control

Only the last drive in the daisy chain should have the termination circuit (Z-15) installed.

Each drive requires 24 volts at 1.4A, +5 volts at 1.2A, and -5 volts at 0.025A.

Control Data 9406-2/3 Disk Drive

Required configuration:

1.	RR	Jumper				
2.	RI	Jumper				
3.	R	Jumper				
4.	2S	Jumper				
5.	HS	Open				
6.	SS	Jumper				
7.	DC ambbs avinb s	Open				
8.	WP	Jumper				
9.	NP	Open				
10.	D	Open				
11.	DD	Jumper				
12.	DL	Jumper				
13.	A	Jumper				
14.	В	Open				
15.	X	Jumper				
16.	C	Jumper				
17.	Z	Jumper				
18.	Y	Open				
19.	S1	Open			3-5	
20.	S2	Jumper				
21.	S3	Open				
22.	E	Open				
23.	DR	Jumper				
24.	TS	Jumper				
25.	FS	Open				
26.	NS	Jumper				
27.	OS	Open				
28.	НО	Jumper				
29.	IU	Open				
30.	"IDER AS. I JE 23	Jumper				
31.		Jumper				
32.	Switch 1	Select	appropriate	drive ad	dress	

Install the termination network RM3 in the last drive only.

Each drive requires +24 volts at 1.4A and +5 volts at 0.8A.

NEC FD1160 Disk Drive

Required configuration:

1.	P51,	DLD	Jumper	(DLS Open)
2.	P52,	HLS	Jumper	(HLD Open)
3.	P53,	N		(RDR Open)
4.	P54,	P55	Select	appropriate drive address
5.	P56,	E	Jumper	(IFU Open)
6.	P57,	C	Jumper	(PWD Open)
7.	P58,	PRI	Jumper	(PRS Open)
8.	P59,	N	Jumper	(DLH Open)
9.	P60,	FPL	Jumper	(J7 Open)

Install the termination networks RN-1 and RN-2 in the last drive only.

Each drive requires +24 volts at 0.9A, +5 volts at 1.5A and -5 volts at *0.07A.

Required Pre-write Compensation: none.

Qume DataTrak 5 Disk Drive

Required configuration:

1	. DS0-3			100 to 10	riate driv	e address	
2	. HS		Jumper				
3	, MX		Open				
4	. HM		Open				
5	. P-M	n 70	Jumper				
6	. P-S		0pen				
7	. A		Open				
8	. B1		0pen				
9	. B3		Open				
10	. HL		0pen				

Install the termination network U2B in the last drive only.

Each drive requires +12 volts at . A and +5 volts at . A.

Required Pre-write Compensation: none.

Pertec FD250 Disk Drive

Required configuration:

1.	Switch DP	1	Select Open	appropriate	idress
3.	DH		Open		
4.	IS		Jumper		
	DC		0pen		
	HL DL		Jumper Open		
8.	IB		Open		
9.	HB		Jumper		

Install the termination network U2 in the last drive only.

Each drive requires +12 volts at 1.6A and +5 volts at 0.8A.

Required Pre-write Compensation: none.

Note: Since the DataTrak 5 does provide a READY signal the following change is necessary on the p.c. adaptor board:

- 1. Cut the trace between pads 5 and 6.
- 2. Add a jumper between pads 4 and 5.

Pertec FD650/651 Disk Drive

Required configuration:

```
Open - I - State and - Inalez
1. J101, 1-16
2. J101, 2-15
                   Open
3. J101, 3-14
                   Open
4. J101, 4-13
                   Open
5. J101, 5-12
                   Jumper
6. J101, 6-11
                   Open
7. J101, 7-10
                   Open
8. J101, 8-9
                   Jumper
9. S1
                   Open
10. 4B, 3B, 2B, 1B
                   Open
                    Jumper
11, 2S
12. IWBSY
                    Open
13. IHCS
                    Open
14. ID
                    Open
15, RI
                    Jumper
16. RR
                    Jumper
                    Jumper
17. SA
18. SS
                    Open
19. SH
                    0pen
                    Open
20. X
                    Open
21. DDS
22. DD
                    Jumper
23. S3
                    Open
                    Select appropriate drive address
24. Switch 1
                    Open
25. 650
26, 651
                    Jumper
27. DL
                    Open
28. DSSEP
                    Jumper
29. SSD
                    Open
30. DSD0
                    Jumper
                    Open
31. HCS
32. T43
                    Jumper
33. WP
                    Jumper
34. NP
                    Open
                    Open
35. Ø
36. WPTD
                    Open
37. Z
                    Jumper
                    0pen
38. PNL
                    Open
39. BDL
40. S
                    Jumper
41. R
                    Jumper
42. I
                    Jumper
43. D
                    Open
                    Jumper
44. S2
45. DC
                    Open
```

Install the termination networks U1 and U2 in the last drive only. Each drive requires +24V at . A, +5 volts at . A and -5 volts at . A.

Required Pre-write Compensation: none.

Shugart 850/851 Disk Drive

Required configuration:

1.	X	Shunt intact
2.	DC	Open
3.	D	Open apac
4.	C searche	Jumper This grant of the same
5.	I	Shunt intact
6.	R	Shunt intact
7.	S	Shunt intact
8.	DS 1-4	Select appropriate drive address
9.	HL	Shunt open
. 10.	DS	Open same sandsensores
11.	RI	Trace intact
12.	RR	Trace intact
13.	Y	Open
14.	Z	Shunt intact
15.	850	Jumper
16.	851	Open
17.	A	Shunt intact
18.	В	Shunt open
19.	1B, 2B, 3B, 4B	Open
20.		Jumper
21.	WP	Trace intact
22.		Open
23.	S1	Open
24.		Jumper
25.	\$3	Open
26.		Jumper
27.		Jumper
28.		Open
29.	FS	Jumper
30.		Jumper
31.		Jumper
32.		Open
77	HI,I.	Open
34.		Jumper
35.		Open
36.		Open
	AF	Jumper
38.		Open
200000		- HTTLOUDEN

Install the termination network IC2F in the last drive only.

Each drive requires +24 volts at 1.0A and +5 volts at 1.1A.

Tandon TM100 Disk Drive

Required configuration:

1. MX Open 2. HS Jumper 3. HM Open

3. NDSO-NDS3 Select appropriate drive address

Install the termination network 2F in the last drive only.

Each drive requires +12 volts at 0.9A and +5 volts at 0.6A.

Required Pre-write Compensation: none.

FDC-I User Manual, Appendix D

Contents

1105	
Memory Board Set-up	1
MSC DM-6400	1 0046-Md DSM
MSC DMB-6400	Meguired confirmediani
Cromemco 16KZ	niq-St sat 14 mences
Chrislin CI-S100	2 199900 1 4 5
Central Data 64K RAM	3 demily d H
	1 * 2 Jumper 3 = 13 Jumper 5 • 7 Jumper 9 - 8 Jumper

Required configuration:

4 - 9 Jumper 1 - 16 Jumper 11 - 13 Jumper 8 - 10 Jumper 7 - 11 Jumper

The call that more appears and then the same

S-1 will down, bank select on ruse).

E-S Sank melec: port address

Memory Board Set-up

MSC DM-6400

Required configuration:

Header #1, the 18-pin DIP

2 - 1 Jumper

4 - 5 Jumper

6 - 5 Jumper

9 - 11 Jumper

13 - 12 Jumper

15 - 14 Jumper

17 - 18 Jumper

Header #2, the 16-pip DIP

1 - 2 Jumper

3 - 11 Jumper

6 - 7 Jumper

9 - 8 Jumper

MSC DMB-6400

Required configuration:

Header #1

4 - 9 Jumper

1 - 16 Jumper

11 - 13 Jumper

8 - 10 Jumper

7 - 13 Jumper

Area "B", jumper the Pull Up to Phantom

Area "C", cut the trace from "5" to "6" near the edge connector on the BACK of the p.c. board. Add a jumper from "4" to "5". This accommodates the floppy wait cycles.

- S-1 all down, bank select on reset.
- S-2 address= 64K
- S-3 both "on", phantom pin, 01 or 02.
- S-4 phantom all
- S-5 bank select port address.

Cromemco 16KZ

The 16KZ memory needs modification to enable refresh during the extended I/O operations that occur in FDC-I. These modifications are not permanent in nature and the board can easily be changed back to its original configuration.

FIX.wl User Manual, Accessed to DE

An unused portion of U-31, a 74LS08, is used to provide the extra gating needed for this modification. The first step in the modification is to pull U-14 out of its socket and bend pin 2 out so that when the IC is reinserted, pin 2 will not enter the socket. Attach a small wire (30 gauge wire-wrap is fine) to pin 2 of U-14 and route it through any convenient hole in the p.c. board. Solder the other end of this wire to pin 11 of U-31.

Connect pin 12 of U-31 to pin 6 of U-63. bom ad Java basel and Island

Connect pin 13 of U-31 to pin 2 of U-63.

With this change, the 16KZ will initiate refresh operations during the extended input/output operations of FDC-I, thus preserving memory.

Chrislin CI-S100

Required configuration:

Next to U55	1 - 2	Open
	3 - 4	Jumper
Above U63	1 - 2	Jumper
	2 - 3	Open
Above U38	1 - 2	Open
	2 - 3	Jumper

For disabled bank select option - all 64K enabled on reset:

Next	to	U54	1	-	2	Open
			2	-	3	Jumper
Next	to	U58	1	-	2	Jumper
			3	-	4	Jumper
			1	-	3	Open
			4	_	5	Open

FDC-I User Manual, Appendix D

Central Data 64K RAM

Required Configuration:

			IC-15 Isol7:bom	He	eac	ier	IC-16	
1		16	Open	1		16	Not used	
2	-	15	Jumper	2	-	15	Jumper	
3	-	14	Open	3	-	14	Open	
-14	-	13	Open	14	-	13	Jumper	
5	_	12	Open Open	5	-	12	Open	
6	-	11	Open Open	6	-	11	Jumper	
7	-	10	Open Open	7	-	10	Open	
8	-	9	Jumper	8	-	9	Not used	

In order to provide asynchronous refresh during a system wait cycle the Central Data board must be modified in the following manner: The trace coming from pin 72 (PRDY) on the S-100 bus must be cut. In its place an inverted PWAIT (pin 27 on the S-100 bus) signal must be provided to pin 13 of IC-2. There are several available inverters on the Central Data board (IC-7,17) or if desired a chip may be added at IC-5.

FDC-I User Manual, Appendix E

CP/M 1.4 BIOS

Contents

 noidminorani		
Introduction	1	
Monitor Commands	2	
Interfacing with the Monitor	5	
Interfacing with the Floppy Disk Routines		
User Floppy Disk Routines	10	
Real-Time Clock	11	
Sample BASIC Program	12	
Programming 2716 EPROMs		
Parallel Port (PIO A)		
Monitor Options 3888 388 388	13	
Monitor Versions	14	
Monitor System RAM	15	
Monitor Initialization		
Memory-mapped Video Driver		
Sample FORMAT Program	16	
CP/M 1.4 Software	16	
In Case of Trouble	16	
Software Source Listings		
Monitor		
Video Driver		-
FORMAT		
CP/M 1.4 Cold Start Loader		

Introduction

Teletek's FDC-I board comes with a 2K monitor. The monitor has several commands that allow the user to access memory, assign input and output devices, transfer execution, program 2716 EPROMs (requires an external power supply), get floppy drive status and read or write on floppy disks. The monitor also provides all of the routines for the I/O facilities of the FDC-I board.

Upon initialization, the monitor waits for a carriage return (CR) from either the parallel (PIO A) or serial (SIO A) port. If it gets a CR from the parallel port, it assigns input from the parallel port and output to a user output routine. If the CR is from the serial port, I/O will be assigned to the serial port. When I/O has been assigned, a Form Feed and "FDC-I r.r Monitor (v)" will be printed on the output device (where r.r is the release number and v is the version of the monitor).

On the serial port (SIO A) the monitor will automatically determine the baud rate of the device, but the device must be at one of the following baud rates: 9600, 4800, 2400, 1200, 600, 300, 150, or 110. The user should hit the CR key until "FDC-I r.r Monitor (v)" appears. The maximum number of carriage returns is 6 for a 110 baud rate device. Note: this occurs only after a reset and only if I/O has not yet been assigned.

The baud rate on the second serial port (SIO B) is initialized at 300 baud but the user may change this with the "SS" command or through the "STSSP" routine.

Monitor Commands

When the monitor is ready to accept a command it prints a ">_" as a prompter on the output device. The user can now enter a command. All commands are of the following format: "CD_H1_H2_H3<CR>", where CD is a one or two letter command chosen from below, _ is a space, H1, H2, and H3 are one to four digit hex numbers and <CR> is a carriage return. Not all the commands require the three hex numbers, some require one, two or even none. Only the last four digits are used and preceding zeros may be omitted. The DELete or the Back Space (CNTL/H) keys may be used to correct errors. The ESCape key will cancel the command line. The monitor accepts both upper and lower case letters.

The ESCape key has a special function. In the commands marked with <ESC>, the ESCape key will terminate the command prematurely. Hitting the ESCape key will cause "Escape" and the prompter to be printed. This action also takes place when the user is entering a command and he hits ESCape.

If the monitor encounters an error it will print one of the following error messages:

C Err! Command error - the monitor did not recognize the command.

H Err! Hex error - the user entered an invalid hex digit.

V Err! Verify error - the monitor found a verification error.

Errors for the floppy read/write commands are handled as follows: After completion of the command, the memory pointer is printed along with STO, ST1, ST2, C, H, R and N, the status registers of the NEC uPD765. If bits 7 and 6 of STO are zero then no errors occurred. If bits 7 and 6 are not zero then an error occurred. The user should refer to the NEC uPD765 manual to interpret the error code in STO, ST1 and ST2. C, H, R and N are updated as explained in the uPD765 manual. These commands are marked $\langle RW \rangle$.

These are the commands:

BT<CR>
BooT: boot up the disk operating system. Reads in the first sector on track 0 on drive 0 at location 0000 and transfers to 0000 if no errors occurred. It tries until no errors occur. <ESC>

DA_H1<CR>
Dump ASCII: dumps memory in ASCII. First H1 is printed followed by the contents of the next eight bytes (including H1) in hex, then the ASCII character of each of the eight bytes. If the character is non-printing a period (.) is printed instead. If the user hits the space bar, the process is repeated with the next eight bytes. Any other key will cause "Complete" to be printed and the command to terminate.

DS_H1<CR> Drive Status: prints the status (ST3) of floppy disk drive H1. See the uPD765 manual for the explanation of ST3.

E H1<CR>

Enter memory: enters data into memory starting at H1. First the memory address and its contents are displayed. If new data is desired, enter the two hex numbers. After the new data is entered into memory it is read back and displayed, followed by the next memory address and its contents. Hitting the space bar will bring up the next memory location without changing the contents while hitting the Back Space key will bring up the previous memory location. The above process will be repeated until the RETURN key is hit; "Complete" will then be printed and the command terminated.

F_H1_H2_H3<CR>

Fill memory: fills the memory block from H1 to H2 with H3, prints "Complete" and terminates.

G H1<CR>

Go: transfers control to H1 by executing a CALL instruction. If the routine ends with a RET instruction and the stack pointer points where it did upon entry to the routine, a return to the monitor will be made. The state of the state

M_H1_H2_H3<CR>

Move memory: moves the memory block from H1 through H2 to H3 and then verifies the move. Prints "Complete" when done. <ESC>

IO_H1<CR> Assign I/O devices: stores H1 in the IOBYTE in the System RAM. The IOBYTE is defined as follows:

Bit		Function H J SIE 172 OTE
7		Input 15 072 To 0 5gs f sild 11
6	SIO B	6 are not zero then an errorm occor
5		uPD765 manual to interpretmine
4	PIO A	and M are updated as explained in
3	User Routine	Output KWR2 baxesa
2	SIO B	11
1	SIO A	These are the commands:
0	PIO A	11

Setting the bit enables the device function. More than one bit may be set for either the input or output function; i.e., if bits 2 and 1 are set, then output will appear on the devices connected to SIO B and SIO

P_H1_H2_H3<CR>

Program: programs the memory block from H1 to H2 in the 2716 EPROM located at H3. Before programming the user must apply 25.5 volts to the pins on the right hand side of the FDC-I board. After "Complete" is printed the 25.5 volts should be removed. Any bytes that did not program correctly will be listed. <ESC> to be printed and the

RC_H1<CR>

le moldenalqxs

ReCalibrate: recalibrates drive H1. Prints STO if any errors occurred.

RD_H1_H2_H3<CR> Read Double density: reads MFM data from head and drive H1 (bit 2 is the head and bits 1 and 0 are the drive), track H2 and sector H3. The user is asked "Addr & no. of sctr's". Enter "H4_H5<CR>" where H4 is the address where the data will go and H5 is the number of sectors to read. After execution, the next memory location is printed along with STO, ST1, ST2, C, H, R and N. <RW>

RS_H1_H2_H3<CR> Read Single density: same as RD except it reads FM data. <RW>

SD_H1<CR>
Set Drive size: sets the floppy disk drive size for subsequent operations. If H1 is non-zero then 8 inch drives are set; if H1 is zero then 5.25 inch drives are set. Note: In order for this command to work correctly, bit 0 of PIO B must be jumpered to the MM pad as explained in the "Mini/Maxi Floppy Selection" section of this manual.

SS_H1_H2<CR> Set Serial speed: sets the baud rate of SIO H1 (H1 must be "A" or "B") according to H2, chosen as follows:

H2 Speed 0 9600 4800 fees the sastgood layer 2 2400 1200 3 4 600 5 300 6 150 INCHES ABOOMS BEF DO-7 MAK 110-14 MARKET AND THE PARTY ALVE

V_H1_H2_H3<CR> Verify: verifies the memory block from H1 to H2 against that at H3. It will print any verification errors along with the addresses. It prints only 13 verification errors and then waits for any key to continue. Prints "Complete" when the verification process is over. <ESC>

WD_H1_H2_H3<CR> Write Double density: writes MFM data on head and drive H1, track H2 and starting at sector H3. It asks the user "Addr". Enter "H4_H5<CR>" where H4 and H5 specify the memory block to be written on the disk. After execution, the next memory location is printed along with STO, ST1, ST2, C, H, R and N. <RW>

WS_H1_H2_H3<CR> Write Single density: same as WD except it writes FM data. $\langle \text{RW} \rangle$

Interfacing with the Monitor

At the beginning of the monitor are several jump vectors which ease interfacing other programs with the FDC-I. These jump vectors provide the necessary routines to use the FDC-I I/O facilities. The user's program just calls the appropriate jump vector. Data is handled in the accumulator (register A) in all the routines except where noted (none of the routines use the Z-80 alternate registers). In the following discussion, "Z" refers to the zero flag and "BP" refers to the Base Page address of the monitor (BP varies with the different monitor versions).

These are the jump vectors:

- BP00 INIT This routine initializes all the hardware on the FDC-I board and the System RAM, assigns the input and output devices, prints "FDC-I r.r Monitor (v)" and enters into the command input mode. It does not return to the calling program.
- BP03 WARM This routine is the warm entry point into the monitor. It prints "FDC-I r.r Monitor (v)" and enters into the command input mode. It does not return to the calling program.
- BP06 INPM This routine returns with data from the assigned input device with bit 7 reset.
- BP09 INPUT This routine returns with data from the assigned input device.
- BPOC SBIN This routine returns with data from the second serial port (SIO B).
- BP12 SBOUT This routine outputs data to the second serial port (SIO B).
- BP15 POUT This routine outputs data to the parallel port (PIO A).

 Before calling this routine the parallel port must be configured as an output port by calling the routine ASPA with A=0, otherwise this routine will not return. Also, this routine assumes that a "Centronics" type device is connected to the port.
- BP18 GSTAT This routine gets the status of the assigned input device. It returns with Z set and A=O if no data is available, otherwise Z is reset and A=OFFH.
- BP1B STATIN This routine is the same as GSTAT except that it returns with the data (bit 7 reset) if it is available.

BP1E STATB This routine is the same as GSTAT except that it gets the status of the second serial port (SIO B).

BP21 STMODE This routine sets the mode for subsequent floppy disk operations. Register A should have the mode as follows:

Bit 7 set for multi-track

" 6 " " MFM (double density)

" 5 " " skip deleted data address mark

Bits 4-0 don't care.

Refer to the uPD765 manual for more details. This routine uses all the registers.

BP24 STHDR This routine sets the head and drive for subsequent disk operations. Register A should have the head and drive as follows:

Bits 7-3 don't care

Bit 2 with the head (0 for side 0, 1 for second side) Bits 1,0 with the drive (0-3).

BP27 STSECT This routine sets the sector for subsequent disk operations.

BP2A RECAL This routine recalibrates (moves head to track 0) the drive set by STHDR. If no errors occurred Z is set and A=0, otherwise Z is reset and A is non-zero. It sets the track to zero.

BP2D SEEK This routine sets and seeks the track contained in A, on the drive set by STHDR. If no errors occurred Z is set and A=0, otherwise Z is reset and A is non-zero.

BP30 READ This routine reads from the floppy disk the number of sectors in register E into memory specified by the register pair HL. The mode, drive, head, track and starting sector must already have been set. If no errors occurred Z is set and A=0, otherwise Z is reset and A is non-zero. This routine uses all the registers.

BP33 WRITE This routine writes on the floppy disk the number of sectors in register E from memory specified by the register pair HL. The mode, drive, head, track and starting sector must already have been set. If no errors occurred Z is set and A=0, otherwise Z is reset and A is non-zero. This routine uses all the registers.

BP36 RTSTO This routine returns the address of STO in the register pair HL. STO and the next 6 bytes in the System RAM (ST1, ST2, RC, RH, RR and RN) contain the error code after a disk operation. See the uPD765 manual to interpret the error.

BP39 RTSEC

This routine returns the address of SEC in the register pair HL. The real-time clock is kept at SEC and the next five bytes (MIN, HOUR, YEAR, DAY and MONTH) . SEC is wall vagol updated every second, MIN is updated every minute, HOUR is updated every hour and the date is updated every 24 hours. HL-1 points to USTM which is a user time-out flag which is decremented every second if it is non-zero. All the values are kept in binary.

BP3C ASIO This routine assigns the I/O devices. It stores A in the IOBYTE. The IOBYTE is defined as follows:

	Bit	Device	Function
e for subsequent disk		Reserved	Input
the head and drive as	6	SIO B	gain .zgolj
	5	SIO A	11
	4	PIO A STRO	Paeta E-F ad
	3	User Routine	Output
	2	SIO B	dirm 0,1 ad
	1	SIO A	11
	0	PIO A	routime

Setting the bit enables the device function. More than one bit may be set for either the input or output function; i.e., if bits 2 and 1 are set, then output will appear on the devices connected to SIO B and SIO A.

BP3F ASPA

This routine assigns the function of the parallel port (PIO A). If A is not zero the port is configured as an input port. If A=O the port is configured as an output port. The parallel port must be configured as an output port before calling the routine POUT. When the port is configured as an output port the assumption is made that the device connected to the parallel port will be a "Centronics" type device. This routine uses all the registers. d vbsevis sentor must already h

BP42 SRTDF

This routine stores A in the Time Display Flag (TDF) in the Sytem RAM. If A is non-zero then a user time routine (USTIME) is called every second by the real-time clock interrupt routine, otherwise if A is zero USTIME is not and vd balllos called.

BP45 STSSP

This routine sets the speed on the serial ports. Register C should be OA hex for SIO A or OB hex for SIO B. Register pair DE should be chosen as follows for the desired baud rate:

DE	Baud Rat
nnnn	9600
0000	4800
0002	2400
0003	1200
0004	600
0005	300
0006	150
0007	110

This routine uses all the registers.

BP48

This is an optional user routine. It is not implemented but is left for the user. USR is provided so that a user may have a fixed jump vector to any routine he may desire to implement.

BP4B READID

This routine will read the first ID it can on the floppy drive set by STHDR and in the mode set by STMODE. If no errors occurred Z is set and A=O, otherwise Z is reset and A is non-zero. See the uPD765 manual for more details on the READ ID command.

BP4E DRVST

This routine will return the status (ST3) of the drive set by STHDR. See the uPD765 manual for more details on the SENSE DRIVE STATUS command.

RTDRDY BP51

This routine will return the address of DRDYO in the register pair HL. Four drive ready flags (DRDYO, DRDY1, DRDY2 and DRDY3) exist in the System RAM with the ready status of each of the four drives. If DRDYx is non-zero then drive x is ready; if DRDYx is zero then the drive is not ready.

BP54 SPEC

This routine will specify the Step Rate Time (SRT), Head Unload Time (HUT) and the Head Load Time (HLT). Call SPEC with register D= SRT/HUT and register E= HLT(bits 7-1). See the uPD765 manual for more details on the SPECIFY command. Note: the monitor always sets the uPD765 in the DMA mode.

BP57 STSIZE

This routine will set the size of the floppy disk drive for subsequent read/write operations. If register A is non-zero then 8 inch drives are set; if A is zero then 5.25 inch drives are set. This routine also uses the HL register pair. Note: In order for this command to work correctly, bit 0 of PIO B must be jumpered to the MM pad as explained in the "Mini/Maxi Floppy Selection" section of this manual.

Interfacing with the Floppy Disk Routines

The FDC-I monitor provides all the neccessary routines to access a floppy disk. These routines permit the user to read or write on floppy disks in an IBM compatible format, either in single or double density. It is recommended that the user become familiar with the NEC uPD765 manual and how the chip works.

The BT command of the monitor boots up a disk operating system such as CP/M. This command first sets up the single density mode, recalibrates drive 0, reads in the first sector on track 0 to memory location 0, and then transfers to location 0 if no errors occurred. If an error does occur, it will retry until successful.

The routine STMODE sets the mode for read/write operations. It should be called before changing modes or errors will occurr; i.e., when changing from single to double density or vice versa. If the BT command is used, the mode is set for single density after the initial boot operation.

The routine STHDR sets the head and drive for disk operations. It should be used when changing heads and/or drives.

The routine STSECT sets the starting sector for read/write operations. It should be called when changing sectors.

The routine RECAL will recalibrate the drive set by STHDR. It also sets the track register to zero.

The routine SEEK will seek the track contained in register A on the drive set by STHDR. It also sets the track register for subsequent read/write operations.

The routine READ will read from the floppy disk in the mode set by STMODE, starting at the sector set by STSECT, on the track set by SEEK and on the head and drive set by STHDR. It will read the number of sectors specified in E into the memory location specified by HL. READ uses all the registers.

The routine WRITE will write to the floppy disk in the mode set by STMODE, starting at the sector set by STSECT, on the track set by SEEK and on the head and drive set by STHDR. It will write the number of sectors specified in E from the memory location specified by HL. WRITE uses all the registers.

The routine READID will execute the READ ID command as explained in the uPD765 manual. It tries to read the first ID on the drive set by STHDR and in the mode set by STMODE. This routine can be used to determine the density of a diskette. See the uPD765 manual for more details on the READ ID command.

The routine DRVST will return the status (ST3) of the drive set by STHDR. The status will tell if the drive is ready, write protected or double-sided. See the uPD765 manual for more details on the SENSE DRIVE STATUS command.

The routine RTDRDY will return the address of DRDYO in the register pair HL. DRDYO and the next three locations DRDY1, DRDY2 and DRDY3 in the System RAM contain the ready status of each of the four drives. If DRDYx is non-zero then drive x is ready otherwise if DRDYx is zero the drive is not ready. This routine can be used to check the ready status of a drive before any floppy operation is performed.

The following two routines are provided for flexibility. The routine SPEC will specify the step rate, head unload time and the head load time. Enter the routine with D= SRT/HUT and E= HLT. See the uPD765 manual for more details on the SPECIFY command. Use this routine to change the drive timing constants. Note: the monitor will always set the uPD765 in the DMA mode regardless of what bit 0 of register E is.

The routine STSIZE will set the size for read/write operations. Enter with A non-zero for 8 inch drives or with A equal zero for 5.25 drives. Use this routine to switch between mini and maxi drives. Note: This routine assumes that bit 0 of PIO B is jumpered to the MM pad on the back of FDC-I.

Errors for the floppy disk routines are handled as follows: If the disk operation was successful then the zero flag is set and A=0. If an error occurred then the zero flag is reset and A is non-zero. The error code is stored at STO and the next 6 bytes (ST1, ST2 RC, RH, RR and RN) in the System RAM. The routine RTSTO will return the address of STO in HL. Refer to the uPD765 manual to interpret the error code.

User Floppy Disk Routines

The user is free to write his own floppy disk routines to implement floppy disk operations that are not in the monitor; i.e., a SCAN EQUAL routine. If the user does write any routines he should follow the general outline of the routines that are in the monitor (see RECAL, SEEK, READ, WRITE or READID). A routine like FDDRW will be needed to send the different command bytes to the NEC uPD765 chip. The actual disk routine must be callable and end with an "endless" loop instead of the normal return instruction. This requirement is mandatory because of the way that floppy disk interrupts are handled in the monitor. Even though the routine ends in an "endless" loop, it will return to the calling program. Further, if no errors occurred, the zero flag will be set and register A will be zero; if an error did occur, then the zero flag is reset and register A will be non-zero. Again, the user should refer to the routines that are in the monitor and follow their general outlines.

vo des salab edd lo (178) aw Real-Time Clock | 111 w T2940 entduca edT

The FDC-I board has an on-board real-time 24 hour clock and date calender. The time and date are kept at SEC and the next 5 bytes (MIN, HOUR, YEAR, DAY and MONTH) in the System RAM. The CPU is interrupted every second and the time updated. The date is also updated if necessary but leap years and turns of centuries are not accounted for. All the values are kept in binary.

The user may access the clock in the System RAM through the routine RTSEC. This routine returns the address of SEC in the HL register pair.

A user time-out flag is also provided. Whenever USTM in the System RAM is non-zero, it is decremented every second until it is zero. USTM may be accessed by calling RTSEC and decrementing register pair HL once.

Upon reset the time is not initialized. It is up to the user's software to initialize the time and date. Until the time and date are initialized they should be considered invalid.

Errors for the floppy disk routines are pandled as follows: if the disk operation was successful then the term flag is set and A=0. If an error code secured then the zero flag is reset and A is non-zero. The error code is stored at STO and the next 5 bytes (ST), ST: AC, AB, AB and AN) is the System RAM. The routine STSTO will return the address of STO in HL.

last Floory Disk Routines

The user is free to write his own floppy disk routines to implement floppy disk operations that are not in the menitor: i.e., a SCAN EQUAL routine. If the user does write any routines he should follow the general outline of the routines that are in the monitor (see RECAL, SEER, READ, WRITE or READID). A routine like PDGRW will be needed to send the different command bytes to the MEC OFD 765 only. The actual disk routine must be callable and end with an "endless" loop instead of the normal return instruction. This requirement is mandatory because of the way that floppy disk interrupts are handled in the monitor. Even though the routine ends in an "endless" loop, it will return to the sailing program. Further, if no errors occurred, the zero fleg will be set and register A will be zero; if an error did occur, then the zero fing is reset and register A will be non-zero. Again, the user should refer to the routines that are in the monitor and follow their general

Sample BASIC Program

The following program written in Microsoft BASIC will initialize the date and time:

```
100
       The FDC-I standard monitor is assumed.
   DEFINT I, M, N
110
120
   REM
      Define USRO at FC00 hex:
130
   REM
   M = \&HFCOO
   DEF USRO = M
150
   REM
160
   REM The following "POKE" sequence sets up the
170
180
   REM following assembly language subroutine:
               DE, HL ; Save integer location
190
   REM
           EX
                           ;Get addr of SEC
           CALL OE039H
200
   REM
   REM
           EX
210
               DE, HL
                           ;Put addr of SEC at
220
   REM
           LD
               (HL),E
                           ;integer location
         INC
              HL
230
   REM
   REM RET
FOR I = 0 TO 8
           LD
               (HL),D
240
250
       READ O: POKE M+I,O
260
270
                     bit 7 on the cort and the (Not) Acknowledge
280
290
   REM
   REM Put address of SEC in integer M:
300
   M = USRO(0)
310
320
   REM Now input and set up the date and time:
330
   FOR I = 5 TO 0 STEP -1
340
       READ P$: PRINT P$;: INPUT N: POKE M+I, N
350
360
   NEXT
           REM Return to CP/M
370
    SYSTEM:
380
    REM
   REM Assembly language subroutine code:
390
    DATA &HEB, &HCD, &H39, &HEO, &HEB, &H73, &H23, &H72, &HC9
400
410
    REM
    REM Data for getting date and time:
420
    DATA "Month", "Day", "Year", "Hour", "Minutes", "Seconds"
430
440
   END
```

Programming 2716 EPROMs

The FDC-I can program 2716 EPROMs with the "P" command. The user must apply 25.5 volts to the two pins on the right side of the FDC-I board before attempting to program. The "+" pin is for the 25.5 volts and the "-" pin is ground. After programming the 25.5 volts should be removed or some erroneous data may be accidentally programmed into one of the on-board EPROMs. The 2716 EPROM programming specifications permit between 1 and 2048 bytes to be programmed at one time.

Parallel Port (PIO A)

The parallel port can be configured as an input or output port. Normally it is configured as an input port but it can be changed to an output port with the ASPA routine. The port should be configured as an output port before assigning output to PIO A or calling the POUT routine, otherwise the monitor will hang up. When the port is configured as an output port the assumption is mad—at the device connected to the parallel port will be a "Centronics" type device. Therefore the (Not) Data Strobe from the device should be connected to bit 7 on the port and the (Not) Acknowledge from the device connected to the (Not) Strobe on the port.

Monitor Options

Several options are provided for the user to implement if he so desires. To enable these options the user must program one or two NOPs (00) and maybe an external routine address in the appropriate locations in the monitor EPROM as explained in the following discussion. See the monitor listing for the exact locations.

The first option will set the drive size to 5.25 inch drives. To enable this option, change the "LD A,-1" to a "LD A,0". The location will be marked by the statement "IF MINI". Note: remember, to read mini drives requires a change in the clock speed to the uPD765.

The second option will cause the monitor to do a BT command after initialization without entering into the command input mode. From the monitor listing the user can determine where the two NOP'S should be programmed. The location will be marked by the statement "IF CLDBT". Note: if this option is enable, the user must assign I/O with the ASIO routine in the code that is first executed at 0000.

The next option is for users who have PerSci drives. Since on the PerSci drive one stepper motor controls "two" drives it is necessary to recalibrate and seek on only one drive. To enable this option the user has to program two NOPs followed by a "SUB A" in the RECAL and SEEK routines. The locations will be marked by the statement "IF PERSCI". Note: PerSci users may also want to enable the motor control option.

The next option will permit the monitor to control the DC motor on 5.25 inch or PerSci drives. The motor control line is bit 2 out of the second parallel port (PIO B). Once enabled, the monitor will control the DC motor. Before any read or write operation the motor will be turned on if it is off. After a two second delay (to give time for the motor to get up to speed) the operation will take place. If the motor is already on, the operation will take place without any delay. If the next read or write operation does not take place within the next thirty seconds the motor will be turned off. The timing for the delays is provided by the real-time clock. To enable this option, the user must program a NOP at the beginning of the MOTOR routine. It will be marked by the statement "IF MINI OR PERSCI".

A user output routine is also an option. This routine will be called whenever OUTCH is called and bit 3 of the IOBYTE is set. To enable this option a NOP and the address of the user routine has to be programmed at USOUT. If this option is enabled, the data to output will be passed in register A. No registers must be changed.

The final option is a user time routine. This routine may be used to print the time or any function the user desires. It will be called every time the real-time clock interrupts and the TDF flag in the System RAM is set. To enable this option a NOP and the address of the user routine has to be programmed at USTIME. When this routine is called, register pair HL will point to SEC in the System RAM. The user may freely use registers AF and HL but must save any other registers that he uses. Also, only 16 bytes of stack are available. Remember, the time and date are kept in binary values.

Monitor Versions

The FDC-I monitor comes in several versions depending on the memory map of the FDC-I board. All the monitors are identical except in their base page address and the location of the System RAM. In other words, all the monitors were assembled from the same source code, just the "ORG" statement was changed for the different versions. All the I/O routines are fixed relative to the base page address of the monitor. The following table gives the base page address of the monitor, on-board memory and System RAM location for the different versions:

Version	Base Page	On-board Memory	System RAM
a*	EO	E000-FFFF	FF80-FFFF
b	FO	F000-FFFF (or F000-F7FF)	EF80-EFFF**
С	F8	F800-FFFF	F780-F7FF** ***

^{*}Standard version of the monitor.

^{**}This RAM is not on the FDC-I board and has to be provided externally by the user. The monitor will not come up without this RAM.

^{***}The M6 memory option does not require the external memory.

Monitor System P.M

3 xibnaacA

The FDC-I monitor needs 128 bytes for its System RAM (in addition to the stack which is located before the System RAM). This RAM is used to store flags, pointers and other data for the I/O facilities of the monitor. Jump vectors at the beginning of the monitor are provided to access the different locations in the System RAM. It is highly recommended that the user use these vectors and not address the System RAM directly. The System RAM is likely to change with different releases of the monitor and addressing the System RAM directly would cause errors should the System RAM change. Thus to avoid errors and headaches, use the jump vectors.

Monitor Initialization

The following is a list of the initialization procedure of the monitor upon reset or power-on:

- 1. The first parallel port (PIO A) is set up as an input port with interrupts enabled.
- 2. The second parallel port (PIO B) is set up in the control mode with no interrupts. Bits 7 and 3 are inputs while the rest of the bits are outputs.
 - 3. Channel 0 of the CTC is set up to provide 9600 baud to SIO A.
 - 4. Channel 1 of the CTC is set up to provide 300 baud to SIO B.
 - 5. Channel 2 and 3 of the CTC are set up to provide the one second interrupt for the real-time clock.
- 6. Both serial ports (SIO A & B) are set up to transmit/receive 8 data bits, 2 stops bit and no parity. The handshake lines are set to the appropriate levels and "Auto Enables" is selected. "Auto Enables" means that if the appropriate handshake line is not at the correct level, the serial port will not transmit/receive data; i.e., the port will only transmit if /CTS is asserted. The ports are set to interrupt on receive data but to transmit in a polled mode.
- 7. The IOBYTE and Time Display Flag are reset.
- 8. The user time-out flag is set for 30 seconds.
- 9. The ready flags of all four floppy drives are (re)set.
 - 10. The floppy drive size is set to 8 inch and the following timing constants are set: SRT= 10 msec, HUT= 240 msec and HLT= 36 msec.

The following items are not altered or initialized in any way: the real-time clock values (SEC, MIN, HOUR, YEAR, DAY or MONTH) or the parameters for floppy operations (mode, drive, head, track or sector).

Memory-mapped Video Driver

Enclosed is a source listing for a memory-mapped video driver. This driver is for a 1K video board such as Processor Technology's VDM, addressed at CC00 hex. It has 15 lines of 65 characters and reconizes several control characters. The top line is used to display the realtime clock in the following format "mm/dd/yy hh:mm:ss", where mm is the month, dd is the day, yy is the year, hh is the hour, mm is the minutes, and ss the seconds. Normally it is used with USOUT and USTIME enabled and with a keyboard connected to PIO A.

Sample FORMAT Program

A source listing for a sample formatting program is provided. This program will format diskettes in single or double density and on one or both sides of the diskette. It is set up for 8 inch drives but is easily adaptable for 5.25 inch drives. It runs under CP/M but assumes that the base page address of the monitor is located at 40H.

CP/M 1.4 Software

Two source listings are provided with the CP/M 1.4 Cold Start Loader and BIOS. These two programs permit the CP/M 1.4 operating system to run with the FDC-I board. Teletek also has the Cold Start Loader and BIOS for CP/M 2.2. This CP/M 2.2 BIOS will permit users to intermix single and double density diskettes. For more information on these contact Teletek.

In Case of Trouble

If you have any trouble in bringing up the monitor, reading/writing on floppy disks or any other problem and you call Teletek, please have your system near you. It usually saves time if you can readily try some commands or other action while in contact with Teletek. Also, please remember to read <u>all</u> the manual.

0000

E806

E809

E80C

E80F

PAGE 0001

```
0002 ; Revision date: 4-7-80
                 0003;
                 0004 ;Written by Aram Perez, 3-13-80
                 0005 ;
                 0006 ; This package contains a video screen driver and a routine to
                 0007 ; print the time. The location of the video screen is VSL and
                 0008 ;a 1K memory mapped video is expected. The first seventeen
                 0009 ; locations (VSL - VSL+16) are used for the date and time, i.e.
                 0010 ;03/04/80 01:36:22. The rest of the top line is not used at
                 0011 ;all. The video driver uses the rest of the screen providing
                 0012 ;15 lines of 64 characters. The video driver reconizes the
                 0013 ; following special codes: 1) Back Space (BS, 08) move back 1
                 0014 ;location. 2) Line Feed (LF, OA) move down 1 line. 3) Home
                 0015 ; (HM, 0B) move cursor to home position (left hand margin, 2
                 0016 ; line from top). 4) Form Feed (FF, OC) clear the screen.
                 0017 ;5) Carriage Return (CR, OD) move cursor to left hand margin.
                 0018;6) Rub Out (or Delete) (RB, 7F) same as BS. 7) Skip Over
                 0019 ; (SO, OE) skip over 1 location (non-destructive). 8) Clear
                 0020 ; Top Line (SI, OF) clear CC00-CC3F. 8) Tab (HT, 09), tab to
                 0021 ; every 8th location.
                 0022;
                                     ОССООН
                                                     ; Video screen location
                              EQU
                 0023 VSL:
     (CC00)
                                                     ;Date/time display location
                                     VSL+16
                              EQU
                 0024 DDL:
     (CC10)
                                                     :Top of screen (home position)
                                     осс40н
                 0025 TSCR:
                              EQU
     (CC40)
                                                     :No. of char's/line
                 0026 LINE:
                              EQU
     (0040)
                                                     :No. of lines for driver
                              EQU
                 0027 NLN:
     (000F)
                                                    :Size of screen-1
                                     NLN*LINE-1
                              EQU
                 0028 SCR:
     (03BF)
                                                     :Bottom of screen
                                     TSCR+SCR
                              EQU
                 0029 BSCR:
     (CFFF)
                                                     ;Back Space
                              EQU
                                      8
                 0030 BS:
     (8000)
                                                     ;Horizontal Tab
                                      9
                 0031 HT:
                              EQU
     (0009)
                                                     :Line Feed
                                      10
                 0032 LF:
                              EQU
     (000A)
                                                     :Home
                                      11
                              EQU
                  0033 HM:
     (000B)
                                      12
                                                     ;Form Feed
                              EQU
                  0034 FF:
     (000C)
                                                     ;Carriage Return
                              EQU
                  0035 CR:
     (000D)
                                      14 Skip Over
                              EQU
                  0036 SO:
     (000E)
                                      15 ;Clear top line
                              EQU
                  0037 SI:
     (000F)
                                      127 ;Rub Out
                  0038 RB:
                              EQU
     (007F)
                  0039:
                                      OFFFFH ; Not implemented
                              EQU
                  0040 N$I:
     (FFFF)
                  0041;
                  0042 ; RAM pointers in FDC-I Monitor System RAM.
                                                     ; Video pointer
                                      OFF80H+26
                  0043 VPTR:
                              EQU
     (FF9A)
                  0044;
                                      OE800H
                              ORG
                  0045
                                                     ; Video screen driver
                              JP
                                      VSD
E800
                  0046
     C312E8
                                                     ;Print time routine
                                      PRTIME
                  0047
                              JP
E803
     C3B0E8
                                                     ;Save for future expansion
                              JP
                                      N$I
                  0048
     C3FFFF
                              JP
                                      N$I
                  0049
     C3FFFF
                              JP
                                      N$I
     C3FFFF
                  0050
                              JP
                                      N$I
                  0051
     C3FFFF
                  0052;
```

CROMEMCO CDOS Z80 ASSEMBLER version 02.15 Video Utility Package for FDC-I Monitor

PAGE 0002

8088

		0050 Wan .			
E010	RE			leo screen driver	
E812	F5	0054 VSD:	PUSH	AFOR DE QU	
E813	C5	0055	PUSH	BC	
E814	D5	0056	PUSH	DE	
E815	E5	0057	PUSH	HL	
E816	E67F	0058	AND	7FH	
E818	FEOC	0059	CP	FF 4, 30	
E81A	284C	0060	JR	Z,FFD	
E81C	FEOF	0061	CP	SI	
E81E	2857	0062	JR	Z,CTLN	
E820	2A9AFF	0063	LD	HL, (VPTR)	;Get VSD pointer
E823	CBBE	0064	RES	7,(HL)	; Reverse background
E825	FEOB	0065	CP	HM 1 A	
E827	285D	0066	JR	Z, HOME	7170 0005
E829	FEOD .	0067	CP	CR	
E82B	285E	0068	JR	Z, CRET	
E82D	FEOA	0069	CP	LF LOS	
E82F	2860	0070	JR	Z,LFD	
E831	FE09	0071	CP	HT SEV	
E833	2862	0072	JR	Z,TAB	
E835	FE08	0073	CP	BS	E488 0124
E837	2869	0074	JR	Z,BSP	
E839	FE7F	0075	CP	RB And GA	
E83B	2865	0076	JR	Z,BSP	
E83D	FEOE	0077	CP	SO B DRI	
E83F	2801	0078	JR	Z,VD1	
E841		0079	LD	4, 401	;Put char on screen
E842	77 23	0080 VD1:	INC	(HL),A HL	, rut char on screen
E843	7C	0081 VD2:	LD	A,HIJH WEE	
E844		0081 702:			;End of screen?
	FEDO		CP	[BSCR+1]/256	
E846	3816	0083	JR	C,VD3	;No
E848	7D	0084	LD	A,L	0 11 3640
E849	2180CC	0085	LD	HL, TSCR+LINE	;Scroll screen
E84C	1140CC	0086	LD	DE, TSCR	
E84F	018003	0087	LD	BC,[NLN-1]*LINE	
E852	EDB0	0088	LDIR	naso ana sunune	
E854	012040	0089	LD	BC,4020H	1108T02: Oblo
E857	2B	0090 CBLN:	DEC	HL DE BEUG	;Clear bottom line
E858	71	0091	LD	(HL),C	
E859	10FC	0092	DJNZ	CBLN BG GJ	111000 0143
E85B	C6C0	0093	ADD	ОСОН	1870 GB
E85D	6F	0094	LD	L,AI) A GI	;Restore L
E85E	CBFE	0095 VD3:	SET	7,(HL)	;Reverse background
E860	229AFF	0096	LD	(VPTR),HL	;Save pointer
E863	E1	0097 VD4:	POP	HL	
E864	D1	0098	POP	DE DATE	
E865	C1	0099	POP	BC orag	
E866	F1	0100	POP	AF and and	
E867	C9	0101	RET		
E868	21FFCF	0102 FFD:	LD	HL, BSCR	;Form feed, clear screen
E86B	3620	0103	LD	(HL), 1 1	

```
CROMEMCO CDOS Z80 ASSEMBLER version 02.15

Video Utility Package for FDC-I Monitor
              0104
                        LD DE, BSCR-1
E86D
   11FECF
                        LD
                              BC,SCR
E870 01BF03
              0105
E873
   EDB8
              0106
                        LDDR
                              VD3
E875
              0107
                        JR
    18E7
                                       ;Clear top line of screen
                              HL, VSL
E877
    2100CC
              0108 CTLN:
                        LD
                                                8,800
                              (HL),''
              0109
                        LD
E87A
    3620
                        LD
                              DE, VSL+1
E87C
    1101CC
              0110
                        LD
                              BC.LINE-1
              0111
E87F
    013F00
E882
              0112
                        LDIR
   EDBO
              0113
                              VD4
E884
    18DD
                        JR
                                        ;Home cursor to top of screen
E886
           0114 HOME: LD
                            HL, TSCR
    2140CC
E889
    18D3 Day 0115 JR
                              VD3
                                        ;Carriage return
                              A,L
E88B
              0116 CRET:
                        LD
                              OCOH
                        AND
E88C
    E6C0
              0117
                                                                PREST
                              L, A RO
    6F
                        LD
E88E
              0118
E88F
                        JR
                              VD3
    18CD
              0119
                              BC, LINE
E891
   014000
              0120 LFD:
                        LD
                              HL,BC
E894
   09
                        ADD
              0121
                              VD2
                        JR
E895
    18AC
              0122
                                        ;Horizontal Tab
                              A,L
              0123 TAB:
                        LD
E897
    7D
                                                           5865, EE60
                              OF8H
             0124
                        AND
E898
    E6F8
                              8
              0125
                        ADD
E89A
    C608
E89C
    6F
              0126
                        LD
                              L, A
                               NC, VD2
              0127
                        JR
E89D 30A4
                              H OB
              0128
                        INC
E89F
   24
                                        NL .
              0129
                        JR
                              VD2
E8A0
    18A1
                                       ;Back Space
    1140CC 0130 BSP: LD
                              DE, TSCR
E8A2
              0131
                              DE, HL
E8A5
                        EX
   EB
                              HL, DE
                        SBC
              0132
E8A6
   ED52
E8A8 EB
            0133 EX DE, HL
                                                               黄斑尽烈
E8A9 28B3 0134 JR Z,VD3
E8AB 2B 0135 DEC HL
E8AC 3620 0136 LD (HL),''
E8AE 18AE 0137 JR VD3
0138;
                              Z,VD3
              0139 ;PRTIME prints the date and time. It uses no subroutines or
              0140 ; relative jumps to make execution as fast as possible.
E8BO C5 POLL FO141 PRTIME: PUSH BC IN DEG MALES DOGO BS
                              DE
E8B1
              0142
                        PUSH
    D5
E8B2
    1110CC
              0143
                        LD
                              DE, DDL
              0144
                        EX
                              DE, HL
E8B5 EB
              0145 LD A,(DE) ;Get seconds, convert
E8B6
                               BC, ': '*256+0 ; to decimal and put
    01003A 0146 LD
E8B7
E8BA D60A 0147 PRTO: SUB 10 10 ; on screen
                        JP C, PRT1
             0148
    DAC3E8
E8BC
                               C as
              0149
                        INC
E8BF
    OC
            0150
                              PRTO
                        JP
E8C0
    C3BAE8
             0151 PRT1:
                        ADD
                              30H+10
E8C3
    C63A
            0152
                             (HL),A
E8C5
                        LD
    2B 0153 DEC
                             HL
E8C6
    3E30 0154 LD
                              A,30H
E8C7
```

	MCO CDOS Z80 . Utility Pack					PAGE 0004
E8C9	81	0155	ADD	C		
E8CA	77	0156	LD	(HL),A		
E8CB	2B	0157	DEC	HL		
E8CC	70	0158	LD	(HL),B		
E8CD	2B	0159	DEC	HL.		
E8CE	13	0160	INC	DE		
E8CF		0161	LD	A,(DE)		;Get minutes, convert
	1A	0162	LD	C,0		
E8D0	0E00		SUB	4.0		
E8D2	D60A	0163 PRT2:				
E8D4	DADBE8	0164		C,PRT3		
E8D7	OC	0165		C		
E8D8	C3D2E8	0166	JP	PRT2		
E8DB	C63A	0167 PRT3:	A DD	30H+10		8732 9593
E8DD	77	0168	LD	(HL),A		6120 18 axea
E8DE	2B	0169	DEC	HL		
E8DF	3E30	0170	LD	A,30H		
E8E1	81	0171	ADD	C		
E8E2	77	0172	LD	(HL),A		
E8E3	2B	0173	DEC	HL 80		
E8E4	70	0174	LD	(HL),B		\$550 L. L. L. EUS.
E8E5	2B	0175	DEC	HL		
E8E6	13	0176	INC	DE		10 TEMP 7550 00 00 00 00 00 00 00 00 00 00 00 00
E8E7	1A	0177	LD	A,(DE)	97	;Get hours, convert
E8E8	010020	0178	LD	BC, ' '*2	56+0	;to decimal and put
E8EB	D60A	0179 PRT4:	SUB	10		;on screen
E8ED	DAF4E8	0180	JP	C,PRT5		
E8F0	OC	0181	INC	C		
E8F1	C3EBE8	0182	JP	PRT4		
E8F4	C63A	0183 PRT5:	A DD	30H+10		
E8F6	77	0184	LD	(HL),A		
E8F7	2B	0185	DEC	HL		
E8F8	3E30	0186	LD	A,30H		
E8FA	81	0187	ADD	C		
E8FB	77	0188	LD	(HL),A		
E8FC	2B	0189	DEC	HL		
E8FD	70	0190	LD	(HL),B		
E8FE	2B	0191	DEC	HL		
E8FF	13	0192	INC	DE		
E900	1A	0193	LD	A,(DE)		;Get year, convert
E900	01002F	0194	LD	BC,'/'#2	56+0	to decimal and put
E901	D60A	0195 PRT6:	SUB	10	5010	;on screen
	DAODE9	0196	JP	C,PRT7		,011 201 0011
E906 E909	OC OC	0197	INC	C		
E909	C304E9	0198	JP	PRT6		
E90D	C63A	0199 PRT7:	ADD	30H+10		
E90F	77	0200	LD	(HL),A		
E910	2B	0201	DEC	HL		
		0202	LD	A,30H		
E911	3E30			C C		
E913	81	0203	ADD			
E914	77	0204	LD	(HL),A		
E915	2B	0205	DEC	HL		

CROMEN	1CO	CDOS	Z80	ASSE	EMBLI	ER ver	sion	02.	15
Video	Uti	llity	Paci	kage	for	FDC-I	Moni	tor	

PAGE 0005	PAGE	0005			
-----------	------	------	--	--	--

E916	70	0206	LD	(HL),B
E917	2B	0207	DEC	HL
E918	13	0208	INC	DE
E919	1A	0209	LD	A, (DE)
E91A	OEOO	0210	LD	C,0
E91C	D60A	0211 PRT8:	SUB	10
E91E	DA25E9	0212	JP	C, PRT9
E921	OC 3 4 5	0213	INC	COLD
E922	C31CE9	0214	JP	PRT8
E925	C63A	0215 PRT9:	: ADD	30H+10
E927	77	0216	LD	(HL),A
E928	2B	0217	DEC	HL
E929	3E30	0218	LD	A,30H
E92B	81	0219	ADD	A C
E92C	77	0220	LD	(HL),A
E92D	2B	0221	DEC	HL
E92E	70	0222	LD	(HL),B
E92F	2B	0223	DEC	HL
E930	13	0224	INC	DE
E931	1A	0225	LD	A, (DE)
E932	0E00	0226	LD	C,0
E934	D60A	0227 PRT10	o: SUB	10
E936	DA3DE9	0228	JP	C, PRT11
E939	OC dud pas	0229	INC	C
E93A	C334E9	0230	JP	PRT10
E93D	C63A	0231 PRT1	1: ADD	30H+10
E93F	77	0232	LD	(HL),A
E940	2B	0233	DEC	HL 19
E941	3E30	0234	LD	A,30H
E943	81	0235	ADD	A C III)
E944	77	0236	LD	(HL),A
E945	D1	0237	POP	DE
E946	C1	0238	POP	BC
E947	C9	0239	RET	
The second second		0240 ;		

;Get day, convert ;to decimal and put ;on screen

;Get month, convert ;to decimal and put ;on screen

Errors

0

CROMEMCO CDOS Z80 ASSEMBLER version 02.15 Format Program for FDC-I

PAGE 0001

```
0002 ; FORMAT is a program that formats 8 inch diskettes in a
                    0003 ; IBM compatible form using Teletek's FDC-I. It can format
                    0004 ;in either single or double density formats.
                    0005 ; It runs on any CP/M system.
                    0006;
                    0007 ; Copyright (C) 1979, Teletek Enterprises, Inc.
                    0008:
                    0009 ; Revision date: 4-7-80 Release 2.0
                    0010 ; For release 3 of the FDC-I monitor, DO NOT use with release 2.
                    0011;
                    0012 ;Written by Aram Perez
                    0013;
                    0014 PCH:
       (0002)
                                           2
                                  EQU
                                                            ;CP/M print char
                                                            7 11
       (0009)
                    0015 PRINT:
                                  EQU
                                           9
                                                                         string
       (A000)
                    0016 RDBUFF: EQU
                                           10
                                                                  read buffer
0000
                    0017
                                  ORG
                                           100H
       (0100)
                    0018 STAK:
                                  EQU
                                                            ;Set stack at 100H
                                           $
0100
      C36101
                    0019
                                  JP
                                           START
0103
      436F7079
                    0020
                                  DB
                                           'Copyright
                                                      (C) 1979, Teletek '
      72696768
      74202843
      29203139
      37392C20
      54656C65
      74656B20
                    0021 ; The following routines allow direct access to the same
                    0022 ; routines in the FDC-I monitor. For these routines to work
                    0023 ; the address for the FDC-I monitor must be put at 40H by
                    0024 ; the BIOS, otherwise disaster!!!!
011F
      C32100
                    0025 STMODE: JP
                                           11#3
                                                            :Set read/write mode
0122
      C32400
                    0026 STHDR:
                                           12#3
                                  JP
                                                            :Set head/drive
0125
      C32700
                    0027 STSECT: JP
                                           13#3
                                                            :Set sector
0128
      C32A00
                    0028 RECAL:
                                  JP
                                           14#3
                                                            ; Recalibrate
012B
                                  JP
                                           15#3
      C32D00
                    0029 SEEK:
                                                            ;Set/seek track
                                           16#3
012E
      C33000
                    0030 READ:
                                  JP
                                                            :Read from disk
0131
      C33300
                    0031 WRITE:
                                  JP
                                           17#3
                                                            ;Write to disk
0134
      C33600
                    0032 RTSTO:
                                  JP
                                          18*3
                                                            ;Return addr of STO
0137
      C34E00
                                  JP
                                          26*3
                    0033 DRVST:
                                                            ;Get drive status
                    0034;
013A
                                          C, PRINT
      0E09
                    0035 PSTR:
                                  LD
                                                            ;Print string
013C
      C30500
                                  JP
                                          5
                    0036
013F
      CD3A01
                    0037 INSTR:
                                  CALL
                                          PSTR
                                                            ;Inputs a string
0142
      114307
                    0038
                                  LD
                                          DE, BUFF
0145
      3E02
                    0039
                                  LD
                                          A,2
0147
                    0040
                                           (DE) .A
      12
                                  LD
0148
      OEOA
                    0041
                                  LD
                                          C, RDBUFF
014A
      CD0500
                    0042
                                  CALL
014D
                    0043
      3EOA
                                  LD
                                          A, 10
014F
                    0044
                                  CALL
      CD5B01
                                          OCH
0152
      3A4407
                    0045
                                  LD
                                          A, (BUFF+1)
0155
                    0046
                                 OR
```

CROMEMCO CDOS Z80 ASSEMBLER version 02.15

	MCO CDOS Z80			sion 02.	15 ar.st		PAGE 0002	
Forma	t Program for	· FDC-	I					
0156	C8	0047		RET	Z			
0157	3A4507	0048		LD	A,(BUFF+2)			
015A	C9	0049		RET	int do alan			
015B	0E02	- The Part of the	OCH:	LD	C,PCH		;Print char	
015D	5F	0051	00111	LD	E,A		+ 7000	
015E	C30500	0052		JP	5			
0100	030300	0053	e and re	NA SEEDE	ist (sie) (-			
0161	310001		START:	LD	SP,STAK			
0164	212101	0055	Odma	LD	HL,STMODE+	2		
0167	110300	0056		LD	DE,3	-581.0	Les more 0190	
016A	0609	0057		LD	B,9		1100	
016C	3A4000	0058		LD	A, (40H)		;Get addr of FDC-I	monitor
016F	77		STRT:	LD	(HL),A		, 400 4441 02 120 1	A MONTE OUT
0170	19	0060	Dini.	ADD	HL, DE		;Set up correct jm	n addr
0171	10FC	0061		DJNZ	STRT			.p dadi
0173	118D03	0062		LD	DE, FMT			
0176	CD3A01	0063		CALL	PSTR			
0179	DD213A07	0064		LD	IX,CMD			
017D	DD36031A	0065		LD	(IX+3),26		;SC, no. of sector	as /t ma ok
0181	DD3605TA	0066		LD	(IX+5),0E5I	1 10	;D, filler byte	S/ Clack
0185						.1	, D, liller byte	diener,
	214907	0067		LD	HL, VBUFF			
0188	114A07	0068		LD	DE, VBUFF+1			
018B	01FF00	0069		LD	BC,255			
018E	EDB0	0070	GHDD	LDIR	DE EDDI		Towns duties	
0190	11CD03		CHDR:	LD	DE, EDRV		;Input drive	TARREST
0193	CD3F01	0072		CALL	INSTR		fol edfi (SOO	
0196	E65F	0073		AND	5FH		;Convert to upper	case
0198	32E304	0074		LD	(DRIVE), A			
019B	D641	0075		SUB	'A'		DENG Stage BIO	
019D	323B07	0076		LD	(DRV),A		;Save drive	
01A0	FEOO . ST	0077		CP	0 8888			
01A2	38EC	0078		JR	C, CHDR			
01A4	FE04	0079		CP	4 - 5 - 6 - 7			
01A6	30E8	0080		JR	NC, CHDR		0029 SEEK:	
01A8	11EE03		INSD:	LD	DE, ESD		;Input side (head)	
01AB	CD3F01	0082		CALL	INSTR			
01AE	32EB04	0083		LD	(SIDE),A			
01B1	D630	0084		SUB	30H			
01B3	324207	0085		LD	(HEAD),A			
01B6	FE00	0086		CP	0			6630
01B8	38EE	0087		JR	C, INSD			
01BA	FE02	0088		CP	2			
01BC	30EA	0089		JR	NC, INSD			
01BE	87	0090		ADD	A			
01BF	87	0091		ADD	A A (Ed)			
01C0	DDB601	0092		OR	(IX+1)			
0103	323B07	0093		LD	(DRV),A			
0106	CD2201	0094		CALL	STHDR		;Set head/drive	
0109	310001		POPT:	LD	SP, STAK		;Set stack	
0100	110804	0096		LD (1	DE,OPT		2400	
01CF	CD3F01	0097		CALL	INSTR		;Input an option	

PAGE 0002

SELD

CROM	EMCO CDOS Z80 at Program for	ASSEMBLER ver	rsion 02	.15 El .So molarev	PAGE 0003
01D2	32D804	0098	LD	(OPTION),A	;Get & save option
01D5		0099	SUB	101	, det & Save Option
01D7	3D	0100	DEC	a Ald	
01D8	CA0000	0101	JP	Z,0	;Return to CP/M
01DB	3D	0102	DEC	Α Α	, neturn to cr/M
01DC	28B2	0103	JR	Z, CHDR	;Change head/drive
01DE	3D	0104	DEC	A A	, change head/drive
01DF	2807	0105	JR	Z, INSD	
01E1	3D	0106	DEC	A A	
01E2	2808	0107	JR	Z,FS	;Single density
01E4	3D	0108	DEC		, Single density
01E5	281F	0109	JR		;Double density
01E7	3D	0110	DEC	Z, FD A	, bouble density
01E8	2836	0111	JR	Z,FDS	
O1EA	18DD	0112	JR	POPT	;Double density, trk 0 single
01EC	DD36000D	0113 FS:	LD	(IX+0),ODH	·Format gingle density
01F0	DD360200	0114	LD	(IX+0), ODH $(IX+2), O$	Format single density
01F4	DD36041B	0115	LD	(IX+2), 0	; N
0 1F8	DD36064D	0116	LD A		GPL
01FC	CD4F02	0117 FS1:	CALL	(IX+6),77 FORMAT	;Last track to format+1
01FF	38FB	0118	JR		0290 01 0160
0201	CD6C03	0119	CALL	C,FS1 DONE	
0204	18F6	0120	JR	FS1	
0206	DD36004D	0121 FD:	LD	(IX+0),4DH	
020A	DD360201	0122	LD		,
020E	DD360436	0123	LD	(IX+2),1 (IX+4),36H	
0212	DD36064D	0124	LD		,
0216	CD4F02	0125 FD1:	CALL	(IX+6),77 FORMAT	;Last track to format+1
0219	38FB	0125 FD1.	JR		
021B	CD6C03	0127	CALL	C,FD1 DONE	
021E	18F6	0128	JR		
0220	DD36000D	0129 FDS:			
0224	DD360200	0130	LD	(IX+0), ODH	;Format double density, with
0228	DD36041B		LD	(IX+2),0	;N 1st trk single density
022C	DD360601	0131	LD	(IX+4),1BH	;GPL SEED PART GASO
0230	CD4F02	0132 0133 FDS1:	LD	(IX+6),1	;Last track to format+1
0233	2000	0 4 0 11	CALL JR	FORMAT	
0235	DD36004D	0134	LD	C,FDS1	From the contract of the contr
0239	DD360201	0136		(IX+0),4DH	,
023D	DD360436	0137	LD	(IX+2),1 (IX+4),36H	
0241	DD36064D	0138		(1X+4),30H (1X+6),77	;GPL 6850
0245	CD9302	0139	CALL		;Last track to format+1
0248	38D6	0140		FRM4	
024A	CD6C03	0141	JR O	,	
024D	18D1	0142	CALL	DONE	
024D 024F	11BA04		JR	FDS	0206 115006 0195
0252	CD SEC 1	0143 FORMAT:	LD	DE, RDY	;First wait till user ready
0255	F620	0144	CALL	INSTR	.0
0257		0145 0146	OR	20H	;Convert to lower case
0259	FE79		CP	'y'	LEMBR VETO CO 3050 O
0259 025C	C2C901 CD3701	0147	JP CALL	NZ, POPT	;User is not ready
0230	וטוכעט	0140	CALL	DRVST	;First check status

anows:	MGO GDOG 5300	ACCEMBLED		16 St. Co. automa.	PAGE 0004
	MCO CDOS Z80 t Program for		's10n U2.	15	PAGE 0004
	11/475				*Dudate booker #0865F Edio
025F	CB6F	0149	BIT	5,A	;Drive ready:
0261	2008	0150	JR	NZ, FRMO	;Yes
0263	11F504	0151	LD	DE, DNR	
0266	CD 3AO1	0152	CALL	PSTR	
0269	18E4	0153	JR	FORMAT	
026B	CB77	0154 FRMO:	BIT	6,A	;Is disk write protected?
026D	2808	0155	JR	Z,FRM1	;No, continue
026F	112605	0156	LD	DE, PROT	
0272	CD3A01	0157	CALL	PSTR	
0275	18D8	0158	JR	FORMAT	
0277	0605	0159 FRM1:	LD	B,5	
0279	CD2801	0160 FRM2:	CALL	RECAL	;Now recalibrate
027C	2815	0161	JR	Z,FRM4	;Jp if no errors
027E	1009	0162	DJNZ	FRM3	, op it no errors
0280	11B705	0163	LD	DE, UTR	;Unable to recalibrate
0283	CD3A01	0164	CALL	PSTR	129 2146 0000E00 0810
0286	C3C901	0165	JP 0	POPT	
0289	C5	0166 FRM3:	PUSH	BC	
028A	119105	0167	LD	DE, RCER	;Recalibrate error
028D	CD3A01	0168	CALL	PSTR	1189 TITLE CONFOR
0290	C1	0169	POP	BC	
0291	18E6	0170	JR	FRM2	Try again
0293	324107	0171 FRM4:	LD	(TRK),A	;Save track
0296	0605	0172	LD	B,5	PER TELE GROUPE GO INC.
0298	CD2B01	0173 FRM5:	CALL	SEEK	;Seek track
029B	2812	0174	JR	Z,FRM7	esta peroseau ses
029D	1006	0175	DJNZ	FRM6	
029F	110106	0176	LD	DE,UTS	;Unable to seek
02A2	C33A01	0177	JP	PSTR	279 38FB 0126
02A5	C5	0178 FRM6:	PUSH	BC	
02A5	11E205	0179	LD	DE, SKER	;Seek error, try again
	CD3A01	0180	CALL	PSTR	ear esto doposed oss
02A9	C1	0181	POP	BC	
02AC		0182	JR	FRM5	
02AD	18E9	0183 FRM7	LD	B,2	Two retrys max
02AF	0602	0184 FRM8:	PUSH	BC BC	2500 5840 80400 058
02B1	C5		CALL	ACTFRM	;Do actual format
02B2	CD3AO3	2100	POP	BC	, bo accual format
02B5	C1	0			
02B6	2820	-	JR DINZ		
02B8	1014	0188	DJNZ		;Can't format
02BA	112B06	0189	LD		, can t format
02BD	CD3A01	0190	CALL		
0200	3A4107	0191	LD	, ,	;Print track number
0203	CD7203	0192	CALL		Frint track number
0206	115D06	0193	LD	DE, FMER 1	
0209	CD3A01	0194	CALL	PSTR	
0200	37	0195	SCF		;Set error flag
02CD	C9 a newalk	0196	RET	NOS NO	
02CE	C5	0197 FRM9:	PUSH	BC EMERS	
02CF	117406	0198	LD	DE, FMER2	;Format error, try again
02D2	CD3A01	0199	CALL	PSTR	

Forma	t Program for	FDC-I	. 51011 02.	. 13	TAGE 0005
02D5	C1	0200	POP	BC	
02D6	18D9	0201	JR	FRM8	
02D8	3A3A07	0202 FRM10:	LD	A, (CMD)	
02DB	CD 1F01	0203	CALL	STMODE	;Set mode
02DE	3E08	0204	LD	A,8	350 01011A 0255
02E0	CD2501	0205	CALL	STSECT	
02E3	214907	0206	LD	HL, VBUFF	
02E6	1E01	0207	LD	E,1	
02E8	CD3101	0208	CALL	WRITE	;Write 1 sector
02EB	3E01	0209	LD	A,1	359 - 9315 0260
02ED	CD2501	0210	CALL	STSECT	
02F0	0602	0211	LD	B,2	;Try reading 2 times
02F2	C5	0212 FRM11:	PUSH	BC	
02F3	214907	0213	LD	HL, VBUFF	- FARD
02F6	1E1A	0214	LD	E,26	;Read all 26 sectors
02F8	CD 2E 0 1	0215	CALL	READ	;& verify if formated
02FB	C1	0216	POP	BC	1020 0160 208
02FC	200B	0217	JR	NZ,FRM12	;Jp if no errors
02FE	3A4107	0218	LD	A, (TRK)	6020 6701 gai
0301	3C	0219	INC	A	
0302	DDBE06	0220	CP	(IX+6)	1 7750
0305	C29302	0221	JP	NZ,FRM4	
0308	C9	0222	RET	A LOI	
0309	1025	0223 FRM12:	DJNZ	FRM13	
030B	11BB06	0224	LD	DE, BAD	;Bad sector
030E	CD3A01	0225	CALL	PSTR	3603 3603 3
0311	CD3401	0226	CALL	RTSTO	
0314	110500	0227	LD	DE,5	
0317	19	0228	ADD	HL, DE	
0318	7E	0229	LD	A, (HL)	
0319	CD7203	0230	CALL	PDEC	Print bad sector no
0310	11D706	0231	LD	DE, BAD1	, I I I I Dad Sector no
031F	CD3A01	0232	CALL	PSTR	
0322	3A4107	0233	LD	A, (TRK)	
0325	CD7203	0234	CALL	PDEC	;Print track
0328	1 1E206	0235	LD	DE,BAD2	, FFIRE Crack
032B	CD3A01	0236	CALL	PSTR	
032E	37	0237	SCF	FOIR	;Set error flag
032F	C9	0238	RET		, bet error mag
0330	C5	0239 FRM13:		BC	
			PUSH		
0331 0334	119C06	0240	LD	DE, RDER	
	CD3A01	0241	CALL	PSTR	
0337	C1	0242	POP	BC	
0338	18B8	0243	JR	FRM11	
033A	0606	0244 ACTFRM:		B,6	;Actual formatting routine
033C	213A07	0245	LD	HL,CMD	
033F	DB0C	0246 ACTO:	IN	A,(12)	
0341	07	0247	RLCA	NO 10-1	;Wait for RQM
0342	30FB	0248	JR	NC,ACTO	
0344	7E	0249	LD	A,(HL)	;Send command, head/drive,
0345	D30D	0250	OUT	(13),A	;N, SC, GPL and D

CROMEMCO CDOS Z80 ASSEMBLER version 02.15 PAGE 0005

65617365

20322E30

6F75626C

Forma	t Program fo	or FDC-I			
	5D				
03BB	0D0A4350 2F4D2056	0292	DB	13,10,'CP/M Version.',13,10,'\$'	66736974 v 790006
	65727369 6F6E2E0D 0A24				
03CD	456E7465 72207468 65206472 69766520	0293 EDRV:	DB	'Enter the drive (A, B, C or D)?	
	44293F20				598676C 65 2064656E 13697479
03EE	24 456E7465 72207468 65207369 64652028	0294 ESD:	DB	'Enter the side (0 or 1)? \$'	
	30206F72 2031293F 2024				00008208 Si647920 74682066
0408	0D0A4F70 74696F6E 7320666F 7220464F 524D4154	0295 OPT:	DB	13,10,'Options for FORMAT:',13,1	Parronsi Parronsi Baosadkr Baosach Baosach
041F	3A0D0A 312E2045 7869740D 0A322E20 4368616E 67652064	0296		'1. Exit',13,10,'2. Change drive	
	72697665 20616E64 20736964 65				
0440	ODOA332E 20436861 6E676520 73696465 206F6E6C	0297	DB	13,10,'3. Change side only'	24 60766520 60732066 66742072 6656670
0455	ODOA342E 2053696E 676C6520 64656E73 6974790D	0298	DB	13,10,'4. Single density',13,10	
046A	0A 352E2044	0299	DB	'5. Double density',13,10	

CROMEMCO CDOS Z80 ASSEMBLER version 02.15

PAGE 0008

	EMCO CDOS Z80 at Program fo		ersion 02	PAGE	2 0009 COMBROSO
0526	0D0A2A2A 2A204661 74616C20 4572726F 723A2020 20646973 6B657474	0311 PROT:	DB	13,10,'*** Fatal Error:	diskette is '
	65206973 20				
0547	77726974 65207072 6F746563 7465642E 0D0A4D61 6B652073 75726520 22777269 746520	0312	DB	'write protected.',13,10,	'Make sure "write '
056A	70726F74 65637422 206E6F74 6368206F 6E206469 736B6574 74652069 7320636F 76657265 642E24		DB 46	'protect" notch on disket	te is covered.\$'
0591	0D0A5265 63616C69 62726174 65206572 726F7221 20205472 79696E67 20616761 696E2E2E			13,10, 'Recalibrate error!	Trying again\$'
05B7	2E24 0D0A2A2A 2A204661 74616C20 4572726F 723A2020 756E6162 6C652074 6F20	0315 UTR:	DB		unable to '
05D5	72656361 6C696272 6174652E 24	0316	DB bseat,o	'recalibrate.\$'	
05E2	ODOA5365	0317 SKER:	DB	13,10, 'Seek error! Trying	

```
CROMEMCO CDOS Z80 ASSEMBLER version 02.15 PAGE 0010
Format Program for FDC-I
  656B2065
     72726F72
     21202054
     7279696E
     67206167
     61696E2E
     2E2E24
0601
     ODOA2A2A
                 0318 UTS:
                                    13,10, **** Fatal Error:
                             DB
                                                            unable to '
     2A204661
     74616C20 at other to be a performed and the
     4572726F
     723A2020
     756E6162
     6C652074
     6F20
061F
     7365656B
                 0319
                             DB
                                     'seek track.$'
     20747261
     636B2E24
062B
     ODOA2A2A 0320 FMERO: DB 13,10, **** Fatal Error: can not format '
     2A204661
     74616C20
     4572726F
     723A2020
     63616E20
     6E6F7420
     666F726D
     617420
064E
     74726163
                 0321
                             DB
                                     'track number: $'
     6B206E75
     6D626572
     3A2024
                                     13,10,'Try another diskette.'
065D
     ODOA5472
                 0322 FMER1: DB
     7920616E
     6F746865
     72206469
     736B6574
     74652E
0674
     ODOA466F
                 0323 FMER2: DB
                                     13, 10, 'Formating error, trying once again...$'
     726D6174
     696E6720
     6572726F
     722C2074
     7279696E
     67206F6E
     63652061
     6761696E
     2E2E2E24
069C
     ODOA5265
                                     13,10, 'Read error!
                 0324 RDER:
                             DB
                                                       Trying again...$'
     61642065
     72726F72
```

CROME: Forma	MCO CDOS 2 t Program	80 ASSEMBLER ve for FDC-I	rsion 02.	15 PAGE 0011
	7279696E 67206167 61696E2E 2E2E24			
06BB	ODOA2A2A 2A2O4661 74616C2O 4572726F 723A2O2O 73656374 6F722O24	0325 BAD:	DB	13,10, *** Fatal Error: sector \$'
06D7	206F6E20 74726163 6B2024	0326 BAD1:	DB	' on track \$'
06E2	20697320 6261642E 0D0A5472 79206167 61696E20 6F7220	0327 BAD2:	DB	' is bad.',13,10,'Try again or '
06F9	616E6F74 68657220 6469736B 65747465 2E0D0A24	0328	DB	'another diskette.',13,10,'\$'
070D	0D0A4675 6E637469 6F6E2063 6F6D706C 6574653A 20206469 736B6574 74652069 7320	0329 FCOM:	DB	13,10,'Function complete: diskette is '
072F	666F726D 61747465 642E24	0330	DB	'formatted.\$'
073A 073B 073C 073D 073E 073F 0740 0741 0742 0743 0747	(0001) (0001) (0001) (0001) (0001) (0001) (0001) (0004) (0001) (0001)	0332; 0333 CMD: 0334 DRV: 0335 N: 0336 SC: 0337 GPL: 0338 FB: 0339 LTRK: 0340 TRK: 0341 HEAD: 0342 BUFF: 0343 FTRY: 0344 RTRY:	DS	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

CROMEMCO CDOS Z80 ASSEMBLER version 02.15 Format Program for FDC-I

0749 (1A00) 0345 VBUFF: DS 2149 (0000)

0346

26*256

END

;Verify buffer

Errors

0

055778

CROMEMCO CDOS Z80 ASSEMBLER version 02.15 CP/M 1.4 Cold Start Loader for FDC-I PAGE 0001

		0002 ;Version	on 9-11-	79	
		0003;			
		0004 ;FDC-I	monitor	interfacing vec	tors:
	(E000)	0005 FDC	EQU	0E000H	
	(E00F)	0006 OUTCHR	EQU	FDC+15	;Output char
	(E027)	0007 STSECT	EQU	FDC+27H	;Set the starting sector
	(E02D)	0008 SEEK	EQU	FDC+2DH	;Seek a track
	(E030)	0009 READ	EQU	FDC+30H	;Read floppy disk
		0010 ;			
		0011 ;CP/M p	parameter		
	(0030)	0012 MEM	EQU	48	;Memory size in K
	(8000)	0013 BASE	EQU	(MEM-16)*1024	
	(A900)	0014 CCP	EQU	2900H+BASE	
	(BE00)	0015 BIOS	EQU	3EOOH+BASE	
		0016;			
0000		0017	ORG	. 0	
0000	310001	0018	LD	SP,100H	;Set up the stack
0003	3E02	0019	LD	A,2	
0005	CD27E0	0020	CALL	STSECT	
8000	2100A9	0021	LD	HL, CCP	
000B	1E19	0022	LD	E,25	
000D	CD30E0	0023	CALL	READ	;Read trk 0, sctr's 2-26
0010	200F	0024	JR	NZ, CSERR	
0012	3C	0025	INC	A	
0013	CD27E0	0026	CALL	STSECT	
0016	CD2DE0	0027	CALL	SEEK	;Seek track 1
0019	1E 15	0028	LD	E,21	
001B	CD30E0	0029	CALL	READ	;Read trk 1, sctr's 1-21
001E	CAOOBE	0030	JP	Z,BIOS	
0021	212D00	0031 CSERR:	LD	HL, ERR	
0024	7E	0032 PMSG:	LD	A, (HL)	
0025	CDOFEO	0033	CALL	OUTCHR	
0028	23	0034	INC	HL	
0029	B7	0035	OR	A	
002A	F8	0036	RET	M	
002B	18F7	0037	JR	PMSG	
		0038;			
002D	ODOA4361	0039 ERR:	DB	13,10,'Can not	load system','!'+80H
	6E206E6F				
	74206C6F				
	61642073				
	79737465				
	6DA1	00110			
00112	(0000)	0040 ;	END		
0043	(0000)	0041	END		
Error	9	0			
PLIOL	5	U			

			-			
					h.	
				PADGES		
				11 11		
*						

```
0002;
                   0003 ; Copyright (C) 1979, Teletek Enterprises, Inc.
                   0004 :
                   0005 : Revision date: 8-3-80 Release 1.3
                   0006:
                   0007 ;FDC-I monitor interfacing vectors:
                   0008 FDC:
      (E000)
                                 EQU
                                         OEOOOH
                                                          :Monitor location
                                 EQU
      (E018)
                   0009 CONST:
                                         FDC+18H
                                                          :Input device status
      (E009)
                   0010 ICH:
                                 EQU
                                         FDC+9
                                                          ; Input routine
      (E00F)
                   0011 OCH:
                                 EQU
                                                          ;Output routine
                                         FDC+15
      (E012)
                                 EQU
                                         FDC+12H
                                                          ;Listing routine
                   0012 LOUT:
      (E024)
                   0013 STDRV:
                                 EQU
                                         FDC+24H
                                                          :Set drive
      (E027)
                   0014 STSECT: EQU
                                                          ;Set sector
                                         FDC+27H
                                                          ;Recalibrate
      (E02A)
                   0015 RECAL:
                                EOU
                                         FDC+2AH
      (E02D)
                   0016 SEEK:
                                 EQU
                                         FDC+2DH
                                                          ; Seek a track
                                 EQU
      (E030)
                   0017 READF:
                                         FDC+30H
                                                          :Read a sector
                   0018 WRITF:
                                                          ;Write a sector
                                EQU
      (E033)
                                         FDC+33H
                   0019;
                   0020 ; CP/M parameters:
                                                          Memory size in K
      (0030)
                   0021 MEM:
                                EQU
                                        48
      (8000)
                   0022 BASE:
                                 EQU
                                         (MEM-16) *1024
                                         2900H+BASE
                                 EQU
      (A900)
                   0023 CCP:
      (B100)
                   0024 BDOS:
                                 EQU
                                         3100H+BASE
      (0004)
                   0025 CDRV:
                                EQU
                                                          :Current drive
                   0026;
0000
                                         4 OH
                   0027
                                ORG
0040
                   0028 NDRV:
                                                          ; No. of drives
      (0001)
                                DS
0041
      (0001)
                   0029 RWOP:
                                DS
                                         1
                                                          ; Read/Write flag
0042
      (0001)
                                DS
                                                          ;Character count
                   0030 CHC:
0043
      (0001)
                   0031 DEL:
                                DS
                                                         ; DELete flag
0044
                                                          Error retry count
      (0001)
                   0032 RETRY:
                                DS
                                         1
0045
                                 DS
                                         2
                                                          ; DMA addr for R/W operation
      (0002)
                   0033 DMA:
                   0034;
                   0035
0047
                                 ORG
                                         3EOOH+BASE
                   0036 ;BIOS jump vectors:
BE00
      C32DBE
                   0037
                                JP
                                         BOOT
BE03
      C383BE
                   0038 JWBT:
                                JP
                                         WBOOT
                                      CONST
BE06
      C318E0
                   0039
                                 JP
                                JP
                                     CONIN
BE09
      C3C9BE
                   0040
                   0041
                                 JP
                                      CONOUT
BEOC
      C3E1BE
                                     LIST
                                 JP
BEOF
      C300BF
                   0042
                                 JP
                                      PUNCH
BE 12
      C300BF
                   0043
                                 JP
                                      READER
BE15
      C304BF
                   0044
                                 JP
BE 18
      C307BF
                   0045
                                      HOME
                                 JP
                                      SELDSK
BE 1B
      C321BF
              0046
BE 1E
      C340BF
                   0047
                                 JP
                                         SETTRK
                   0048
                                 JP
                                     SETSEC
BE21
      C34ABF
BE24
                                 JP
      C34EBF
                   0049
                                     SETDMA
                                 JP
BE27
                   0050
                                       READ
      C353BF
      C357BF
                   0051
                                 JP
BE2A
                                      WRITE
                   0052;
                                         HL, SOMSG
BE2D
                   0053 BOOT:
                                LD
                                                         ;Print sign on message
      217CBF
```

BEA8 3C 0105

CROME	MCO CDOS	Z80 ASSEMBLE	R version 02	. 15	PAGE 0002
CP/M	1.4 BIOS	for FDC-I			
BE30	CD7ABE	0054	CALL	PMSG	
BE33	21A7BF	0055 BT		HL, GNDR	;Get # of drives
BE36	CD7ABE	0056	CALL	PMSG	A construction of the cons
BE39	CDC9BE	0057	CALL	CONIN	
BE3C	CDOFEO	0058	CALL	OCH	
BE3F	D631	0059	SUB	11'	
BE41	38F0	0060	JR	C BT	
BE43	FE04	0061	CP)ı	
BE45	30EC	0062	JR	NC,BT	
BE47	324000	0063	LD	(NDRV), A	;Save no. of drives
BE4A	97	0064	SUB	A	, bave no. of drives
BE4B	320400	0065	LD	(CDRV), A	;Set current drive to A:
BE4E	-	0066			
	324200		LD	(CHC),A	Reset char count
BE51	324300	0067	LD HAS	(DEL),A	;& DELete flag
BE54	3EC3	0068 SE		A,OC3H	;Set up jump vectors
BE56	320000	0069	LD MOS	(0),A	
BE59	320500	0070	TD BEE	(5),A	
BE5C	2103BE	0071	LD	HL, JWBT	
BE5F	220100	0072	LD	(1),HL	
BE62	2106B1	0073	LD	HL,BDOS+6	:MBM 7500 (0500)
BE65	220600	0074	LD	(6),HL	(BOOG)
BE68	218000	0075	LD	HL,80H	;Set init DMA addr
BE6B	224500	0076	LD	(DMA),HL	
BE6E	3EEO	0077	LD	A,FDC/256	;Save location of monitor
BE70	324000	0078	LD	(40H),A	;for utility programs
BE73	3A0400	0079	LD	A, (CDRV)	
BE76	4F	0080	LD	C, A	
BE77	C300A9	0081	JP	CCP	
		0082 ;		1. 20	
BE7A	7E	0083 PM	ISG: LD	A,(HL)	;Print ASCII message
BE7B	23	0084	INC	HL	
BE7C	CDOFEO	0085	CALL	OCH	
BE7F	B7	0086	OR	A	
BE80	F8	0087	RET	M	;Exit if bit 7 set
BE81	18F7	0088	JR	DMCC	
DECT	1011	0089 ;			
BE83	97	0090 WE	BOOT: SUB	A	;Boot from drive 0
BE84	CD24E0	0091	CALL	OMP DII	PARAMETERS OF THE PROPERTY CARROLL
BE87	318000	0092	LD		;Set up stack
BE8A	CD2AE0	0093 WE			. D 1 / 1
BE8D	2807	0093 WI	JR		
BE8F	CD18E0		CALL		
		0095			;Loop until no errors
BE92	28F6	0096	JR	Z,WBT	;Loop until no errors
BE94	1828	0097	JR	WBERR	. S L 1- 0
BE96	CD2DE0	0098 WE		SEEK	;Set track 0
BE99	3E02	0099	LD	A,2	
BE9B	CD27E0	0100	CALL	STSECT	
BE9E	2100A9	0101	LD AM		
BEA 1	1E19	0102	LD	E,25	0200 - BEEFED 7538
BEA3	CD30E0	0103	CALL	READF	;Read trk 0, sectors 2-24
BEA6	2016	0104	JR	NZ, WBERR	
2210	2.0	0405	TNO	Α	

INC A

```
0002;
                    0003 ; Copyright (C) 1979, Teletek Enterprises, Inc.
                    0004:
                    0005 ; Revision date: 8-3-80 Release 1.3
                    0006;
                    0007 ;FDC-I monitor interfacing vectors:
      (E000)
                    0008 FDC:
                                 EQU
                                          OEOOOH
                                                           :Monitor location
      (E018)
                    0009 CONST:
                                 EQU
                                          FDC+18H
                                                           ;Input device status
      (E009)
                                 EOU
                    0010 ICH:
                                         FDC+9
                                                           ; Input routine
      (E00F)
                    0011 OCH:
                                 EQU
                                         FDC+15
                                                           ;Output routine
                    0012 LOUT:
                                 EQU
                                                           ;Listing routine
      (E012)
                                          FDC+12H
      (E024)
                    0013 STDRV:
                                 EQU
                                         FDC+24H
                                                           :Set drive
                                                           ;Set sector
      (E027)
                    0014 STSECT: EQU
                                         FDC+27H
                                                                                  1 PMH
      (E02A)
                    0015 RECAL:
                                 EQU
                                         FDC+2AH
                                                           ;Recalibrate
      (E02D)
                    0016 SEEK:
                                 EQU
                                                           ; Seek a track
                                         FDC+2DH
                                                           ;Read a sector
      (E030)
                    0017 READF:
                                 EQU
                                         FDC+30H
                                 EQU
      (E033)
                    0018 WRITF:
                                         FDC+33H
                                                           :Write a sector
                    0019;
                    0020 ;CP/M parameters:
      (0030)
                    0021 MEM:
                                                           ;Memory size in K
                                 EQU
                                        48
      (8000)
                    0022 BASE:
                                 EQU
                                          (MEM-16) #1024
                                 EQU
      (A900)
                    0023 CCP:
                                         2900H+BASE
      (B100)
                    0024 BDOS:
                                 EQU
                                          3100H+BASE
      (0004)
                                 EQU
                    0025 CDRV:
                                                           ;Current drive
                    0026:
0000
                                         4 OH
                                 ORG
                    0027
0040
                                                           :No. of drives
      (0001)
                    0028 NDRV:
                                 DS
0041
      (0001)
                    0029 RWOP:
                                 DS
                                          1
                                                           ; Read/Write flag
0042
      (0001)
                    0030 CHC:
                                 DS
                                                          ;Character count
0043
      (0001)
                    0031 DEL:
                                 DS
                                          1
                                                          :DELete flag
0044
      (0001)
                    0032 RETRY:
                                 DS
                                          1
                                                           Error retry count
0045
                                                           :DMA addr for R/W operation
      (0002)
                    0033 DMA:
                                 DS
                    0034;
0047
                    0035
                                 ORG
                                          3EOOH+BASE
                    0036 ;BIOS jump vectors:
BE00
      C32DBE
                    0037
                                 JP
                                         BOOT
BE03
      C383BE
                    0038 JWBT:
                                 JP
                                         WBOOT
                                       CONST
      C318E0
BE06
                    0039
                                 JP
                                      CONIN
BE09
      C3C9BE
                    0040
                                 JP
                    0041
BEOC
                                 JP
                                       CONOUT
      C3E1BE
                                 JP
                                      LIST
                    0042
BEOF
      C300BF
BE 12
                                       PUNCH
      C300BF
                                 JP
                    0043
BE 15
      C304BF
                    0044
                                 JP
                                       READER
BE 18
                    0045
                                 JP
                                       HOME
      C307BF
                                 JP
BE 1B
      C321BF
                 0046
                                       SELDSK
BE 1E
      C340BF
                                 JP
                    0047
                                         SETTRK
BE21
      C34ABF
                    0048
                                 JP
                                      SETSEC
BE24
                                 JP
      C34EBF
                    0049
                                      SETDMA
BE27
                                 JP
                                        READ
      C353BF
                    0050
BE2A
      C357BF
                    0051
                                 JP
                                         WRITE
                    0052;
                                         HL, SOMSG
                                                          ;Print sign on message
BE2D
      217CBF
                    0053 BOOT:
                                 LD
```

BEA8 3C 0105

CROME	MCO CDOS Z80	ASSEMBLER ver	sion 02.	15	PAGE 0002
CP/M	1.4 BIOS for	FDC-I			
BE30	CD7ABE	0054	CALL	PMSG	
BE33	21A7BF	0055 BT:	LD	HL, GNDR	;Get # of drives
BE36	CD7ABE	0056	CALL	PMSG	annot come
BE39	CDC9BE	0057	CALL	CONIN	
BE3C	CDOFEO	0058	CALL	OCH	
BE3F	D631	0059	SUB	11! an-ham I	03: 1000
BE41	38F0	0060	JR	C DT	net Bana Farura
BE43	FE04	0061	CP	4	
BE45	30EC	0062	JR	NC,BT	
BE47	324000	0063	LD	(NDRV), A	;Save no. of drives
BE4A	97	0064	SUB	A	THE
BE 4B	320400	0065	LD	(CDRV), A	;Set current drive to A:
BE4E	324200	0066	LD	(CHC),A	;Reset char count
BE51	324300	0067	LD	(DEL),A	;& DELete flag
BE54	3EC3	0068 SETUP:	LD	4 00011	;Set up jump vectors
BE56	320000	0069	LD	(0) 1	
BE59	320500	0070	LD	(5),A	
		0070	LD	HL, JWBT	
BE5C	2103BE 220100				
BE5F		0072	LD	(1),HL	
BE62	2106B1	0073	LD	HL,BDOS+6	MBM 1500 (0500),
BE65	220600	0074	LD	(6),HL	.Cot init DMA oddn
BE68	218000	0075	LD	HL,80H	;Set init DMA addr
BE6B	224500	0076	LD	(DMA), HL	Some land to the second to the
BE6E	3EEO Bytab	0077	LD	A,FDC/256	;Save location of monitor
BE70	324000	0078	LD	(40H),A	; for utility programs
BE73	3A0400	0079	LD	A, (CDRV)	
BE76	4F asyin	0080	LD	C , A	
BE77	C300A9	0081	JP	CCP	
		0082 ;		1. 20	383 (F000) SP00
BE7A	7E 181	0083 PMSG:	LD	A,(HL)	;Print ASCII message
BE7B	23 and val	0084	INC	HL SG :Y	
BE7C	CDOFEO	0085	CALL	OCH	
BE7F	B7	0086	OR	A	
BE80	F8	0087	RET	M	Exit if bit 7 set
BE81	18F7	0088	JR	PMSG	
		0089;		rooa 95	
BE83	97	0090 WBOOT:	SUB	A., 91.	;Boot from drive 0
BE84	CD24E0	0091	CALL	STDRV	8E06 0318E0 0039
BE87	318000	0092	LD	SP,80H	;Set up stack
BE8A	CD2AE0	0093 WBT:	CALL	RECAL	;Recalibrate drive
BE8D	2807	0094	JR	Z,WBTO	
BE8F	CD18E0	0095	CALL	CONST	
BE92	28F6	0096	JR	Z,WBT	;Loop until no errors
BE94	1828	0097	JR	WBERR	RE 18 C307EF 0005
BE96	CD2DE0	0098 WBTO:	CALL	SEEK	;Set track 0
BE99	3E02	0099	LD 34	A,2	- 7900 - 480PED - 878B
BE9B	CD27E0	0100	CALL	STSECT	
BE9E	2100A9	0101	LD	*** 000	
BEA1	1E19	0101	LD	E,25	
	CD30E0	0102	CALL	READF	;Read trk 0, sectors 2-24
BEA3			JR		
BEA6	2016	0104	TNO	NZ,WBERR	0852 ;

INC A

CROME	EMCO CDOS Z80	ASSEMBLER ver	sion 02.	151.S0 molecu	PAGE 0003
	1.4 BIOS for		oron or.	15	I-DON NOT BOIL BY BOC-I
BEA9	CD27E0	0106	CALL	STSECT	
BEAC	CD2DE0	0107	CALL	SEEK	;Seek track 1
BEAF	1E 1 1	0108	LD	E,17	: 0370
BEB1	CD30E0	0400	CALL	READF	;Read trk 1, sectors 1-17
BEB4	2008	0110	JR	NZ, WBERR	BEOA CB 0162
BEB6	3A0400	0111	LD	A, (CDRV)	;Restore current drive
BEB9	CD24E0	0112	CALL	STDRV	4010 1981 8086
BEBC	1896	01138	JR	SETUP	
BEBE	21D5BF	0114 WBERR:	LD	HL, WBER	;Warm boot error
BEC1	CD7ABE	0115	CALL	PMSG	3 DATE 3 DADES 0167
BEC4	CDC9BE	0116	CALL	CONIN	Barry caus ores
BEC7	18C1		JR	WBT	
		0118;	MIN		
BEC9	CD09E0	0119 CONIN:	CALL	ICH	;Console input
BECC	E67F	0120	AND		Reset bit 7
BECE	214200	0121	LD	HL, CHC	;Point to char count
BED 1		0122	INC	(HL)	;Inc char count
BED2	FE08	0123	CP	8	;Back space?
BED4	2002	0124	JR CVAC	NZ, CIN1	No DOMOSE 8SEE
BED6	3E7F	0125	LD VAC	A,7FH	;Yes, convert it to DEL
BED8	FE7F	0126 CIN1:	CP ARR	7FH	;DELete?
BEDA	CO entit	0127	RET	NZ	No Tro BERGED 1878
BEDB	35	0128	DEC	(HL)	;Yes, dec char count
BEDC	C8	0129	RET	Z) GGA	;If zero, return
BEDD	23	0130	INC	HL JJA5	Point to DELete flag
BEDE	3608	0131	LD	(HL),8	;& set it
BEEO	C9 M\93	0132	RET	JP 95	AREA DESCRIPTION
	2007/WWW.2007/00	0133 ;			
BEE 1	214300	0134 CONOUT:		HL, DEL	;Console output
BEE4	7E - Moand or	0135	LD X	A,(HL)	AEA COSDEG 9187
BEE5	B7	0136	OR	A	;DEL flag set?
BEE6	280D	0137	JR	Z,COUT	; No stu
BEE8	3600	0138	LD	(HL),0	;Yes, reset it
BEEA	2B	0139	DEC DEC	HL (HL)	; Point to char count ; & dec char count
BEEB	35 4F	0141	LD		
BEEC	CDOFEO	0142	CALL	OCH	;Send a BS, space & BS sequence
BEFO		0143	LD		
BEF2	3E20 CD0FE0	0144	CALL	OCH	
BEF5	79	0145 COUT:	LD	A,C	
BEF 6	CDOFEO	0146	CALL	0.011	Output char
BEF 9	FEOD	0147		13 as	;CR?
BEFB		0148	RET	NZ 802	; No
BEFC	C0 2B	0149	DEC		
BEFD	3600	0150	LD	(***) 0	;Yes, reset char count
BEFF	C9	0151	RET	Z Ad annual sec	
DEFF	09	0152 ;	WEI THE		
BFOO	79	0153 LIST:	LD	A,C	;Listing device
BF01	C312E0	0154	JP	TOUT	
DIOI	001200	0155 ;	2 MH		
	(BF00)	0156 PUNCH:	EQU	LIST	;Punching device
		0157;	(YETER	0,A 0,I	i unoning dovido

	MCO CDOS Z80 1.4 BIOS for		ver	sion 02.	15 .S0 note	PAGE 0004	
BF04	3E1A	0158 REA	DER :	I.D	A, 1AH	;Reading device	
BF06	C9 / Hazara	0159		RET 33	The same of the sa	; Not implemented	
		0160 ;		71		Boro . Stran	
BF07	CD2AE0	0161 HOM	E:	CALL	RECAL	;Recalibrate	
BFOA	C8	0162		RET	7Z 95		
BFOB	CD10BF	0163		CALL	SKHMER		
BFOE	18F7	0164		JR Vac	HOME	CD24EG 0112	
BF10	21BABF	0165 SKH	MER:	LD 907	HL, SHER	;Seek or recal error	
BF13	CD7ABE	0166		CALL	PMSG		
BF16	3A0400	0167		LD	A, (CDRV)		
BF19	C641	0168		ADD	C'A' JAA	9110 EBB200	
BF 1B	CDOFE0	0169			OCH	;Print drive	
BF1E	C3C9BE	0170		JP	CONIN	CDOORD DIEG CONTH-	
BF21	3A4000	0171;	DOV.	ID	A, (NDRV)	:Select drive	
BF24	B9	0172 SELI 0173	DOK:	CP	C (NDRV)	;Select drive	
BF25	3807	0174		JR	C,SDERR	;Jp if error	
BF27	79	0175		LD	A, C	6023	
BF28	320400	0176		LD	(CDRV),A		
BF2B	C324E0	0177		JP	STDRV		
BF2E	21E7BF	0178 SDEI	RR:	LD	HL, DERR	;Drive selected is	8dgg
BF31	CD7ABE	0179		CALL	PMSG	;not on line	
BF34	3E41	0180		LD	A, 'A'		
BF36	81 mudet to	0181		ADD	C TER		
BF37	CDOFEO	0182		CALL	OCH		
BF3A	CD7ABE	0183		CALL	PMSG	1810 8038	
BF3D	C383BE	0184		JP	WBOOT	;Reboot CP/M	
BF40	70	0185 ; 0186 SETT	י אמי	I D 1931	A.C	·Set track	
BF41	79 CD2DE0	0187	IHK:	LD CALL	A,C SEEK	;Set track ;Seek the track	
BF44	C8	0188		RET	Z	010 010	
BF45	CD 10BF	0189		CALL			
BF48	18F6	0190		JR O.C.	SETTRK		
		0191;					
BF4A	79 Jauco Tada		SEC:		A,C	;Set sector	
BF4B	C327E0	0193		JP	STSECT	APP - SA	
	BS, space LB	0194;			CALL OCE		
BF4E	ED434500	0195 SETI	DMA:		(DMA),BC	;Set DMA addr	
BF52	C9	0196					
מקרים	SEFF medo	0197 ; 0198 REAL	0.				
BF53 BF55	3EFF 1801	0190 REAL	U:	LD JR	A,-1 RORW		
BF57	97	0200 WRIT	re.	SUB	A		
BF58	324100	0201 RORV		LD	(RWOP),A	:Set read/write flag	
BF5B	3E0A	0202		LD O.C.	A,10	3600 0150	
BF5D	324400	0202 RW:		LD	(RETRY), A		
BF60	2A4500	0204		LD	HL, (DMA)		
BF63	1E01	0205		LD	E,1		
BF65	CD72BF	0206		CALL	RDORWT		
BF68	C8	0207		RET	Z. uga		
BF69	3A4400	0208		LD	A, (RETRY)	: 1910	
BF6C	3D	0209		DEC	A		

	CMCO CDOS Z80 1.4 BIOS for		rsion 02	. 15	PAGE 0005
BF6D BF6F BF71	20EE 3E01 C9	0210 0211 0212	JR LD RET	NZ,RW A,1	;Couldn't read/write sector
BF72 BF75	3A4100 B7	0212 0213 RDORWT 0214		A,(RWOP) A	;Check for read or write
BF76 BF79	C230E0 C333E0	0215 0216	JP JP	NZ, READF WRITF	;Read operation ;Write operation
		0217 ; 0218 ;BIOS	mongogog	to uson:	
BF7C	0C54656C 6574656B 27732046 44432D49	0219 SOMSG:			','s FDC-I ',MEM/10+'0'
BF8E	2034 384B2043 502F4D20 312E3420	0220	DB	MEM MOD 10 +'	O','K CP/M 1.4 '
BF9A	5B52656C 65617365 20312E33	0221	DM	'[Release 1.3	יני
	DD				
BFA7	0D0A486F 77206D61 6E792064	0222 GNDR:	DM	13,10,'How ma	ny drives? '
	72697665				
BFBA	733FA0 0D0A5365 656B2F48 6F6D6520	0223 SHER:	DM	13,10,'Seek/H	ome error on drive '
	6572726F 72206F6E 20647269				
	7665A0	100 to			="1"
BFD5	0D0A5761 726D2062 6F6F7420 6572726F	0224 WBER:	DM	13,10,'Warm b	oot error!'
	72A1				
BFE7	0D0A4472 697665A0	0225 DERR:	DM	13,10,'Drive	
BFEF	20697320 6E6F7420 6F6E206C	0226	DM	' is not on l	ine!'
	696E65A1				
BFFF	(0000)	0227 ; 0228	END		
Error	S	0			

			1-009				
						. 4	
					nn'		

FDC-I Monitor, Release 4.0

```
Copyright (C) Teletek Enterprises, Inc.
                                           2K Monitor for the Teletek's FDC-I
                                                      Date 9-25-81
                                                 Written by Aram Perez
                                          *******
                              ;option definitions:
                                                                                abec
                                           upa_1 Jbeby
नननन
                              true
                                      equ
0000
                              false
                                      eau
                                              not true
FFFF WOD Issumed obti
                                                               ;init for 8" drives,
                              eight
                                      equ
                                              true
                                                               ;make false for 5.25"
                                                               ; auto boot the dos,
                              auto
                                      equ
                                              false
                                                              ; make false for monitor
0000
                              persci
                                      equ
                                              false
                                                               ;for persci drives
0000
                              tandon equ
                                              false
                                                              ;for tandon 8" drives
                              ;symbol definitions:
0028
                                              40
                              rls
                                      equ
                                                              ;release number x10
0061
                                              'a'
                              vrsn
                                      equ
                                                              :version
8000
                                              8
                              bs
                                      equ
                                                              ; back space
000A
                              lf
                                              10
                                                              ;line feed
                                      equ
000D
                                              13
                              cr
                                      equ
                                                              :carriage return
0018
                              can
                                              18h
                                                              ; x, cancel
                                      equ
007F
                              del
                                              7fh
                                                              ;delete (or rubout)
                                      equ
नममम
                              n$i
                                      equ
                                              Offffh
नममम
                                                              :user routine (n$i)*
                              usr
                                      equ
                                              n$i
                              ; *routines that are not implemented are marked "(n$i)".
                                      if
                                              vrsn eq 'a'
E000
                              mon
                                      equ
                                              0e000h
                                                              ;location of monitor
                                                              ; "
FE00
                              sysram
                                      equ
                                              Ofe00h
                                                                       " system ram
                                      endif
                                      if
                                              vrsn eq 'b'
                                      equ
                                              0f000h
                                                              ;location of monitor
                              mon
                              sysram
                                      equ
                                              0ee00h
                                                              : 11
                                                                      " system ram
                                      endif
                                      if
                                              vrsn eq 'c'
                              mon
                                      equ
                                              0f800h
                                                              ;location of monitor
                                              0f600h
                                                                 11
                                      equ
                                                                         " system ram
                              sysram
                                      endif
FFFE
                              iv
                                      equ
                                              sysram/256
                                                              ;interrupt vector ("i" reg)
FEEO
                              fivt
                                                              ;start of fdc-i int table
                                      equ
                                              sysram+0e0h
FF40
                              stack
                                              sysram+140h
                                                              ; location of system stack
                                      equ
```

MACRO-80 3.4 01-Dec-80

PAGE 1-1

FDC-I Monitor, Release 4.0	MACRO-80 3	.4 0	1-Dec-80	PAGE 1-2	
	;fdc-i i/o	ports:		8	
0000		u 0		;sio a data	
0001	sac eq			;sio a control/st	tatus
0002	shd ea			;sio b data	
0000	ah a			sio b control/st	tatus
0003	pad eq	1.		;pio a data	
0005	pac eq			;pio a control/s	tatus
0006	pbd eq			;pio b data	
0008	ctc0 eq			;ctc, channel 0	
000C	fdost eq		2	;fdc status	
000D	fdcdt eq		2	;fdc data	3
0010	dma eq		6	;fdc dma acknowle	edge
0044			0	;fdc terminal co	
0014	wait eq			;fdc wait for da	
	'sais'	h++1 In	tonfooing	vectors and initializa	ation
	pa	T 0	DECEMBER OF THE PROPERTY OF TH	vectors and initializa	
	pa	80			0500
"(IEn)" bearing are bearing					
	vest eq 'a'				

FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-3 Interfacing vectors and initialization

				.phase	mon	. EE GN STON
			:	on		
			interf	acing ve	ctors:	
E000	C3	E05D	3.7101.30	jp	init	;initialize
E003	7-00-00	EODA		jp	warm	monitor warm entry
E006		E3BC		jp	inpm	;input routine, bit 7 reset
E009		E3CA		jp	input	input routine
EOOC		E3E5		jp		input from sio b
EOOF				jp		output routine
E012	C3	E42D		jp	sbout	output to sio b
E015	1000	E443		jp		" " pio a
E018				jp		get input device status
E01B		E3B8		jp	statin	get inp stat & char
E01E		E3C2		jp	statb	get input status sio b
E021		E48E		jp		set fdc mode
E024		E4A4				" " head/drive
E027		E4B1		jp	stsect	" " sector
E02A		E4B5		jp		;fdc, recalibrate drive
E02D		E4CB		jp	seek	; " , seek a track
E030	_	E4E6		jp	read	; " , read
E033	_	E4F7		jp	write	; " , Write
E036	_	E39B			rtst0	; " , return st0 address
E039		E39F		jp	rtsec	; return sec address
E03C		E37C				;assign i/o (iobyte)
E03F		E380		jp		;assign pio a (in/out)
E042		E397		jp	srtdf	;set/reset time display flag
E045	-	E34B		jp	stssp	;set serial speed
E048		FFFF		jp	usr	;optional user routine (n\$i)
E04B		E52E		jp	readid	;fdc, read id
E04E	771			jp		; " , return drive status
E051		E3A3			rtdrdy	; " , return drdy0 address
E054		E478		jp bl		, ", do specify command
E057		E45A		jp	spec stsize	; " , set drive size
E05A	0.50	E3A7		jp	rtivt	;return addr of int table
EUDA	63	E DH (Jb	PCIVE	; recurn addr of the cable
			;	lization	routine:	
E05D	20 21	FEFL	init:		hl,piotb	;point to init data
E060		07	THIE.	ld	d,7	, point to init data
E062		05		ld	c,pac	;start with pio a
E064			init1:	ld		;init pio and etc
E065	23		Inici.	inc	b,(hl) hl	, init pro and ete
E066		В3			шт	
E068	OC			otir	3 1	
E069				dec		
E06A	1000	3000			nz,init1	
E06C		02		ld due		
E06E		11/20	1 140	ld Liso	c,1	3842 00 . 7803
E070	1000		init2:	ld [[s]	b,(hl)	;init sio
E071	23			inc	hl	

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-4
Interfacing vectors and initialization and initialization
                        otir
      ED B3
  E072
                      inc c
  E074
      OC
      OC
                         inc
                            C
  E075
     15
                     dec d
  E076
     20 F7
                      Jial jr nz, init2
  E077
                            de,fivt
  E079 11 FEE0
                      1d
                            bc,itl
                      1d
  E07C 01 0021
                                       :set up interrupt table
                     manildir q
     ED BO
  E07F
                                       ;set up the stack
  E081 31 FF40
                     aldeld sp,stack
                                       ;set up interrupt mode 2
  E084 3E FE
                     forme 1d
                            a,iv
                                          2012 C3 2429 ---
     ED 47
                     ld
                            i,a
  E086
  E088 ED 5E
                      im
                            2
                            de, iobyte ; set up the system ram
                    ld
  E08A 11 FF9C
                    ld bc,srl
  E08D 01 000D
  E090 ED B0
                     ldir
     FB ST STEEL
                   promis ei qt
                     ; enable handshake lines
  E093 DB 04
     notices "
                   ; Jb68Jg
                    assa if
                            eight ;inch drives
  E095 3E FF
                     100 a la,-1
                      else ; five and a quarter inch drives
                     attawld a,0
                    endif
                    98834
                    call sdrv
                                     ;set drive size
  E097 CD E337
                                      ; check rdy on all 4 drives
                      ld hl,drdy0
  E09A 21 FFB0
                                        Yesa 60 sagy
                    1d bc,400h
  E09D 01 0400
  E0A0 79
                    init3: ld a,c
                                     ;set drive
;and get status
;ready?
;save rdy status
  EOA1 CD E4A4
                    call sthdr
       CD E543
                     call dryst
  EOA4
EOA7 E6 20
EOA9 77
                     and 20h
                     Id (hl),a
  EOAA 23
EOAB OC
                                      BYES ED-
                    inc hl
                     dylan djnz init3
EOAC 10 F2
                    if auto
                    fall thru to boot
                                       10.60
                     nop bl
                     else
                     jr wtio ; skip boot
  EOAE 18 24
                       endif
                     ; boot is the floppy boot routine. it reads in the 1st
                     sector on track 0 on drive 0 at location 0000, and
                    ; tranfers to 0000. it will keep trying till successful.
       97
                     boot: sub a
  E0B0
                     call stmode ;set single density mode call sthdr ;set drive
       CD E48E
  EOB1
       CD E4A4
  EOB4
                      inc a
      3C
  EOB7
                         ld (sect),a ;sector 1
       32 FFBC
  EOB8
```

FDC-I User Manual, Appendix E

FDC-I Mo	nitor, Release 4.0	MACRO-80	3.4	01-Dec-80	PAGE	1-5	
Interfac	ing vectors and in	itialization					
EOBB EOBE	CD E167 3A FFB0		call ld	cancel? a,(drdy0)			
EOC1 EOC2 EOC4 EOC7	B7 28 F7 CD E4B5 21 0000		or jr call ld	a z,bt0 recal h1,0	;recal	Librate (lrive
EOCA EOCC EOCF	1E 01 CD E4E6 20 EA		ld call jr call	e,1 read nz,bt0 0		1st sectill no	
E0D1			its unt	il i/o is assigno a,(iobyte)	ed.		
EOD4 EOD7 EOD8	3A FF9C B7 28 FA	wtio:	ld or jr	a z,wtio Monitor routines			
			page	PIONICOI TOUCINGS			

```
Monitor routines
                                                              Tara do
                           ;
                             ; warm is the warm entry point to the monitor.
 EODA
         21 E783
                             warm: ld hl,som
                                                         ;print sign-on message
      CD E1B7
 EODD
                                    call
                                           pstr
         31 FF40
 EOEO
                             ldsp: ld sp,stack
                                                         ;load stack pointer
 EOE3
        CD E3B8
                                    call statin
                                                         ; get rid of any char in buf
                             ;incmd inputs the desired command.
         21 E797
 EOE6
                             inemd: ld hl,prmt
 EOE9
        CD E121
                                    call
                                           instr
                                                           ;prompt & get command
 EOEC
         21 FFC9
                         ld hl,cbuff
 EOEF
        7E
                                    ld a,(hl)
                                                          get command
 EOFO
        E6 5F
                                    and 5fh
                                                          ; convert to u.c.
        47
 EOF2
                                    ld
                                        b.a
 EOF3
        23
                     respirators and brown income
                                           hl
 EOF4
       7E
                                    ld
                                            a,(hl)
                                                         get 2nd char
        FE 20
 EOF5
                                    ср
 EOF7
      28 03
                                    jr
                                            z,cmd1
        E6 5F
 EOF9
                                    and
                                            5fh
 EOFB
        23
                                    inc
                                            hl
 EOFC
        36 BF
                                           (hl),'?'+80h
                             cmd1:
                                    ld
                                                          ;in case of error
 EOFE
        23
                                    inc
                                           hl
 EOFF
        22 FFA3
                                    ld
                                           (cptr),hl
                                                          ;save for conv
 E102
        80
                                    add
                                            a,b
 E103
        80
                                    add
                                           a,b
      06 12
 E104
                                    ld
                                            b, nocmd
                                                          ;no. of emd's
        21 E7B1
 E106
                                    ld
                                           hl.emdtb
                                                          ;get command table
 E109
        BE
                             cmd2:
                                           (hl)
                                    cp
                                                          ;find command?
 E10A
        23
                                    inc
                                           h1
 E10B
        28 OC
                                    ir
                                           z,emd3
                                                          ;yes
 E10D
        23
                                    inc
                                           hl
 E10E
       23
                                    inc
                                           h1
 E10F
        10 F8
                                    dinz
                                            cmd2
 E111
        21 FFC9
                                           hl.cbuff
                                    ld
 E114
        CD E1B7
                                    call
                                           pstr
 E117
        18 CD
                                    jr
                                           inemd
 E119
        5E
                             cmd3:
                                    ld
                                           e,(hl)
                                                          ;get routine addr
 E11A
        23
                                    inc
                                           hl
 E11B
        56
                                    ld
                                           d,(hl)
 E11C
        CD E261
                                    call
                                           xcmd
                                                         ; execute routine
 E11F
        18 C5
                                    jr
                                           inemd
                             ;instr prints a message and then inputs a data string
                             ; and stores it at cbuff. it exits on cr or when cbl
                             ; characters have been input.
 E121 CD E1B7
                             instr: call pstr
 E124
        06 37
                                    ld
                                           b,cbl
 E126
        21 FFC9
                                    ld
                                           hl,cbuff
 E129
        22 FFA3
                                    ld
                                          (cptr),hl
```

FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-6

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-7
    Monitor routines
   E12C C5
                                   push
                                         bc
   E12D E5
                                   push
                                        hl
E12E 36 20
                                   ld
                           inst1:
                                         (hl),''
                                                      ;clear buffer
     E130
           23
                                   inc
                                         hl
     E131
          10 FB
                                   djnz
                                         inst1
     E133
           E1
                                   pop
                                         h1
     E134
           C1
                                   pop
                                         bc
     E135
           CD E3BC
                            inst2:
                                   call
                                         inpm
                                                      ;get a char
     E138
           FE 18
                                   cp
                                         can
                                                      ;cancel?
     E13A
           28 36
                                   jr
                                         z, cncl
                                                                 781 S
     E13C
           FE OD
                                   cp
                                         cr
           28 24
     E13E
                                   ir
                                         z,inst6
                                                      exit on cr
     E140
           FE 08
                                   Ср
                                         bs
                                                      ; back space?
           20 OE
     E142
                                   jr
                                         nz.inst3
     E144
           78
                                   ld
                                         a,b
    E145 FE 37
                                         cbl
     E147
           28 EC
                                   ir
                                         z.inst2
     E149
           04
                                   inc
                                         b
     E14A
           2B
                                   dec
                                         hl
                                                        0000 43
     E14B
         3E 08
                                   1d
                                         a,bs
     E14D
           CD E413
                                   call
                                       outch
     E150
           18 E3
                                         inst2
                                   jr
     E152
           FE 20
                            inst3:
                                   CD
                                         7 7
                                                      ;space?
    E154 20 01
                                                      80.01
                                   jr
                                         nz.inst4
     E156
           7E
                                   ld
                                         a,(hl)
    E157
           FE 7F
                            inst4:
                                   CD
                                         del
                                                      ;delete?
     E159
           20 02
                                   jr
                                         nz.inst5
           3E 20
    E15B
                                         a,''
                                   1 d
    E15D
           77
                                         (hl),a
                            inst5: ld
    E15E
           23
                                   inc
                                         hl
    E15F
           CD E413
                                   call
                                         outch
          10 D1
    E162
                                  djnz
                                       inst2
    E164
         C3 E3ED
                         inst6: jp
                                         crlf
                            ; cancel? checks if a 'x was the last char entered. if it
                            ;is it prints "^X" and jumps to the command input routine.
           E5 cancel?: push hl
    E167
    E168
           2A FF9F
                                  ld hl, (queout)
    E16B
           7E
                                  ld
                                         a,(hl)
    E16C
           E1
                                  pop
                                         hl
    E16D
           E6 7F
                                  and
                                         7fh
    E16F
           FE 18
                      ep can
                                                     ; cancel?
    E171
           CO
                                  ret
                                        nz
                                                     ;no
    E172
           21 E79B
                            cncl:
                                  ld
                                        hl, cmsg
    E175
           CD E1B7
                                  call
                                         pstr
    E178
           C3 EOEO
                                  ip ldsp
                            ;ashex converts a.reg from ascii to hex. on exit, if
                            ;cy= 0 then a.reg was an invalid hex digit.
    E17B
           FE 61
                     ashex: cp 'a'
                                                    ;lower case?
    E17D
           38 02
                                  jr c,ashx0
                                                     ;no as ra do corra
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-8
   Monitor routines
     E17F
                                      and
            E6 5F
                                             5fh
                                                           ; yes, convert to u.c.
                                             101
                                                           ;get rid of ascii bias
     E181
            D6 30
                                      sub
                               ashx0:
                                                           ; check for valid hex digit
     E183
          38 OE
                                      jr c,ashx1
     E185
            FE 17
                                      ср
                                             17h
     E187
            DO
                                      ret
                                             nc
                                             10
     E188
            FE OA
                                      ср
     E18A
            D8
                                      ret
                                             C
                                            11h
     E18B
            FE 11
                                      Ср
            38 04
     E18D
                                      jr
                                             c.ashx1
     E18F
            D6 07
                                      sub
     E191
            37
                                      scf
     E192
            ret
     E193
            B7
                                                           ; clear cy
                               ashx1: or
     E194
                               ; conv will load de with the ascii hex number pointed to
                             ; by (cptr).
            E5
                               conv:
                                      push
                                             hl
     E195
            21 0000
                                      1d
                                            hl.0
     E196
     E199
            ED 5B FFA3
                                      ld
                                             de.(cptr)
                                                           :get pointer.
                                      1d
                                             a,(de)
     E19D
            1A
                               conv1:
                                      inc
     E19E
                                             de
            13
                                      call ashex
     E19F
            CD E17B
                                                           :exit on invalid hex #
                                             nc.conv2
     E1A2
            30 08
                                      ir
     E1A4
            29
                                      add
                                            hl,hl
            29 1919191
                                      add hl,hl
     E1A5
     E1A6
                                      add
                                             hl,hl
            29
                                            hl,hl
     E1A7
            29
                                      add
            85
                                      add
     E1A8
                                            a,l
     E1A9
            6F
                                      ld
                                             l,a
     E1AA
            18 F1
                                      jr
                                             conv1
                                      ex
                                             de,hl
                                                          ; put # in de
     E1AC
            EB
                               conv2:
            22 FFA3
                                            (cptr),hl
                                                         ; save pointer
                                      ld
     E1AD
     E1B0
            E1
                                      pop
                                             hl
  E1B1 and C9 and deal odd ess x a ll avert (Leongo:
calling a year of the command the form of the command the contine
                               ; conve calls conv and then loads a with e.
                          conve: call
     E1B2
            CD E195
                                             conv
                                      ld 
     E1B5
            7B
     E1B6
            C9
                                      ret
                                                                       0912
                               ;pstr prints an ascii string.
                                      ld a,(hl)
     E1B7
            7E
                               pstr:
                                             hl
                                      inc
     E1B8
            23
            CD E413
                                            outch
     E1B9
                                      call
            B7
                                      or
     E1BC
                                             a
                                                          exit if bit 7 set
     E 1BD
            F8
                                      ret
                                             m
           18 F7 1 01 libes mont gen a sijr noo spstr
            toys O then a reg was an invalid hex digit.
                               ;da will dump memory in ascii.
     E1C0
            CD E195
                            da: call conv ;get address
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-9
Monitor routines
 E1C3
        EB
                                 ex
                                        de,hl
 E1C4
        CD E409
                                 call
                           da0:
                                        rthl
 E1C7
        E5
                                 push
                                        h1
 E1C8
        06 08
                                 ld
                                        b.8
 E1CA
        7E
                                 ld
                           da1:
                                        a,(hl)
        CD E40E
 E1CB
                                 call
                                        rtas
 E1CE 23
                                 inc
                                        hl
 E1CF
        10 F9
                                 dinz
                                        da1
      E1
 E1D1
                                 pop
                                        hl
 E1D2
        06 08
                                 ld b.8
 E1D4
        7E
                          da2:
                                 ld
                                        a,(h1)
                                                      ; get contents
 E1D5
        E6 7F
                                 and
                                        7fh
                                                     ;reset bit 7
        FE 20
 E1D7
                                        8 8
                                 СР
                                                     ;is it printable?
 E1D9
        38 04
                                 jr
                                        c,skip
 E1DB
        FE 7F
                                 ср
                                        del
 E1DD
        38 02
                                        c,print
                                 jr
                                                      ;yes
        3E 2E skip:
 E1DF
                                 ld a.'.'
                                                      print a period instead
 E1E1
        CD E413
                          print:
                                 call
                                        outch
 E1E4
        23
                                 inc
                                        hl
 E1E5
        10 ED
                                 djnz
                                        da2
 E1E7
        CD E3BC
                                 call
                                        inpm
 E1EA
        FE 20
                                 ep
 E1EC CO
                                 ret
                                        nz
 E1ED
        CD E3ED
                                 call
                                        crlf
 E1F0 18 D2
                                 jr so
                                        da0
                          ; drst will print the status of a given drive.
 E1F2
        CD E1B2
                          drst:
                                 call
                                        conve ;get drive
 E1F5
        32 FFB9
                                 ld
                                        (hdr),a
 E1F8
        CD E543
                                 call
                                        drvst
 E1FB
        C3 E3F6
                                 .ip
                                        rthex
                                                    ;print status
                          ;em will enter new contents into memory. it will
                          display the contents of the memory location
                          ; before and after the new contents are entered.
        CD E195
 E1FE
                          em:
                                 call
                                        conv
                                                     ;get addr
 E201
        CD E23B
                          em1:
                                 call
                                        rtde
        1A MG 8855
 E204
                                 ld
                                        a.(de)
                                                     ;get contents &
        CD E40E
 E205
                                 call
                                        rtas
                                                     ; display them
 E208
        CD E3BC
                                 call
                                        inpm
                                                     ;get new contents
 E20B
        FE 20
                                 ср
        28 1F
 E20D
                                 jr
                                        z.em4
                                                     ;skip on space
 E20F
        FE 08
                                 CD
                                        bs
        28 25
 E211
                                 jr
                                        z,em6
                                                     ;go back on bs
 E213
        CD E413
                                        outch
                                 call
 E216
        CD E17B
                                        ashex
                                 call
             ret line
 E219
        07
 E21A
                                 rlca
 E21B
        07
                                 rlca
 E21C
        07
                                 rlca
 E21D
        07
                                 rlca
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-10
Monitor routines
                               ld x
                                     b,a
 E21E
       47
                               call inpm
 E21F
       CD E3BC
                               call outch
       CD E413
 E222
                           call ashex
       CD E17B
 E225
                         ret nc ab
 E228
       D0
       80
                         add a.b
 E229
                           ld (de),a
                                                 ;store new value
 E22A
       12
                          call space
       CD E411
 E22B
                                                  ; get contents
                         em4: 1d a.(de)
 E22E
       1 A
                         8 call rthex
       CD E3F6
 E22F
      8.13 Japo Jes;
                         inc de de
 E232
       CD E3ED
                               call crlf
                         em5:
 E233
                                     em1
 E236 18 C9
                               ir
                                     de
                        em6:
                              dec
 E238
        1B
                               jr o
                                     em5
        18 F8
 E239
                        e prant
                         ;rtde prints de in hex followed by a space.
                              ex de,hl
        EB
                         rtde:
 E23B
                               call
                                     rthl
 E23C
        CD E409
                                     de, hl
                               ex
 E23F
        EB
                               ret
 E240
        C9
                         ;fill will fill a memory block with a given byte.
                               call bklen
                         fill:
 E241
        CD E24F
                                                 ;get fill byte
                               call
                                      conv
 E244
        CD E195
                               ld
                                      (hl),e
                         fil:
 E247
        73
      23 h saving a to relate and the inc the hlang
  E248
        OB
                               dec
                                      be
  E249
                               ld
                                      a,b
        78
  E24A
                               or c
  E24B
        B1
                               jr nz,fil
  E24C 20 F9
                               ret
  E24E
  Lity if .vnomem offit aftering was tedne like me
       nolispof yrogen and to ; bklen calculates the length of a memory block.
  E24F CD E195 bklen: call conv
                                                  :hl= beg of block
                                ex de, hl
      EB
  E252
                               call
                                      conv
  E253
        CD E195
                                                  ;de= end of block+1
  E256 13
                                     de
                               inc
                                                   :calculate length
      me 7B velgelb:
                               ld
                                      a,e
  E257
                                      1
  E258 95
                               sub
                               ld go
                                     c,a
        4F
  E259
  E25A 7A 7A TO GLIAT
                               ld
                                      a,d
                                      a,h
        9C
                               sbc
  E25B
  E25C 47
                                                   ;bc= length
                                      b,a
                               ld
                               ret
        C9
  E25D
                          ;go will transfer to a given address.
                                           ;get addr
                                      conv
                               call
  E25E
        CD E195
                         go:
                                      de.hl
                         xemd:
                                ex
  E261
        EB
                                jp
                                      (h1)
  E262
        E9
```

```
PAGE 1-11
FDC-I Monitor, Release 4.0
                            MACRO-80 3.4 01-Dec-80
                                                                Monitor coulines
Monitor routines
                            ;inp will input and print a byte from a given port.
 E263
                            inp: call conv
 E266
                                         c,e
                                   ld
 E267
        ED 78
                            in:
                                   in
                                         a,(c)
 E269
        CD E40E
                                call
                                        rtas
                                call inpm
        CD E3BC
 E26C
                                         1 1
 E26F
        FE 20
                                 ср
        28 F4
                                 o jr
 E271
                                         z,in
 E273
        C9
                                   ret
                            ; move will move a block of memory to another location.
 E274
        CD E24F
                                                         ;get memory block
                            move: call bklen
                                 call conv
        CD E195
 E277
                                                         ; get beg addr
                                ons ldir
        ED BO
 E27A
         21 FFCB
 E27C
                                   ld
                                        hl,cbuff+2
 E27F
        22 FFA3
                                   ld
                                        (cptr),hl
                            ; verfy will verify a block of memory with another block.
                            ; if any error occur they will be printed. after 16 errors
                            ; are printed verfy will wait for any key to be type before
                            printing the next 16 errors.
 E282
        CD E24F
                            verfy: call
                                         bklen
                                                         ; verify memory
 E285
        CD E195
                                   call
                                          conv
 E288
         1B
                            verf:
                                   dec
                                         de
 E289
         3E 10
                                   ld
                            ver0:
                                         a, 16
 E28B
         32 FFA5
                            ver1:
                                   ld
                                          (vent),a
                                                         ; set verify count
        CD E167
 E28E
                                  call
                            ver2:
                                          cancel?
                                                         :quit?
 E291
         13
                                   inc
                                           de
             toon of engine bassmoo ald as a, (de)
 E292
 E293
        ED A1
                                cpi
                                                        ; jp if no error
        28 15
                               jr
 E295
                                           z, ver3
 E297
        F5
                                 push
                                        af
 E298
                                          h1
         2B
                                   dec
              TA BRUSSEL
        CD E409
 E299
                               call
                                           rthl
 E29C
        7E
                                 ld
                                           a.(hl)
 E29D
                                   inc
                                          h1
 E29E
        CD E40E call
                                          rtas
                        call mortde
 E2A1
        CD E23B
 E2A4
                                 ld
                                           a.(de)
 E2A5
        CD E3F6
                                  call
                                          rthex
 E2A8
        CD E3ED
                                   call
                                           crlf
 E2AB
              tagrol al na enotose às pop sen
                                          af
 E2AC
        EO
                         ver3: ret po
 E2AD
        28 DF
                                   jr
                                          z,ver2
 E2AF
         3A FFA5
                                 1d
                                          a, (vent)
                                                         ;only print 16
 E2B2
        3D
                                  dec
                                          a
        20 D6
 E2B3
                                                         ; errors at a time,
                                 jr
                                          nz, ver1
        CD E3CA
 E2B5
                                 call
                                                         ; then wait for a key
                                         input
        CD E3ED
 E2B8
                                           crlf
                                   call
 E2BB
         18 CC
                                          ver0
                                  jr
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-12
Monitor routines
       ;out will output a byte to a given port.

O E24F out: call bklen ;l= port, e= byte+1
 E2BD
                         ld
 E2C0
      4D
                                c,1
                                е
 E2C1
      1D
                        dec
 E2C2
                      ot: out (c),e
      ED 59
                         call inpm
 E2C4
      CD E3BC
                         ср 1 1
 E2C7
      FE 20
      28 F7
 E2C9
                         jr
                                z,ot
 E2CB
      C9
                           ret
    ;prog will program a 2716.
     CD E24F prog: call bklen ;get memory block
 E2CC
                      call conv
                                           ;get addr of 2716
 E2CF
      CD E195
                               a,200
 E2D2
      3E C8
                           ld
                      prog1: push af
 E2D4
      F5
                      push bc
 E2D5
      C5
 E2D6
      D5
                           push
 E2D7 E5 push hl
 E2D8 ED BO ldir
 E2DA CD E167 call cancel?
      E1 pop hl
 E2DD
                    pop de
 E2DE
      Digones wires
                              bc
 E2DF
      C1
                          pop
                               af
 E2E0
      F1
                           pop
                               а 10767
                          dec
 E2E1
      3D
                                nz,prog1
                      jr
 E2E2
      20 F0
                               verf ;verify data
 E2E4
                      jr
       18 A2
                      ; rec is the monitor command routine to recalibrate a drive.
                      rec: call conve ;get drive
 E2E6
      CD E1B2
      32 FFB9
                                 (hdr),a
 E2E9
                        ld
                           call recal
 E2EC
      CD E4B5
                                            ;return if no error
      C8
 E2EF
                           ret
                                Z
       3A FFC2
                          ld
 E2F0
                                a.(st0)
      C3 E3F6
 E2F3
                         .ip
                                rthex
                                            ;print error
                      ;rdatd will read 1-26 sectors in mfm format
                      ; from a given track and drive.
       3E 40
                      rdatd: ld a.40h
 E2F6
 E2F8
       18 01
                      jr
                                rdat
                      ;rdats will read 1-26 sectors in fm format
                      from a given track and drive.
                      rdats: sub
 E2FA
      97
                                 a
 E2FB
       CD E31B
                      rdat: call
                                 gtdat
 E2FE
                            call
                                pstr
       CD E1B7
                                           ;get address and
 E301
       CD E121
                         call
                                 instr
       CD E24F
                                 bklen
                                            number of sectors
 E304
                          call
                                е
                                            ;e= # of sectors
 E307
       1D
                           dec
 E308
       CD E4E6
                           call
                                 read
                                            print results
 E30B
       CD E409
                      rtres: call
                                 rthl
```

FDC-I Mon	itor, R	elease 4.0	MACRO-	80 3.4	01-Dec-80	PAGE	elegi-13	PDC-X Ms
Monitor r							routines	nosindH
								2000
E30E	06 07			n ld dang	- , ,			E365
E310	21 FFC	2		1d	hl,st0			E366
E313	7E		rtr:	ld b	a,(hl)			1952
E314	CD E40	Engree:		call	rtas			E308
E317	23			inc T	hl			E35B
E318	10 F9			djnz	rtr			E360
E31A	C9			ret	1 01			G \$368
D) (A	09		. d.	9				NO E36F
E31B	CD E48	F	gtdat.	5 0011			eda mada	E370
			gtdat:	call	stmode		fdc mode	ESYI
E31E	CD E1B			call	conve	;get	head/drive	E372
E321	CD E4A			call	sthdr			RYES
E324	CD E1B	2		call	conve	;get	track	
E327	CD E4C			call	seek		\$ 40	5158
E32A	CD E1B	2		call	conve	;get	sector	E376
E32D	32 FFB	C		ld	(sect),a	0.500		63.18
E330	21 E79	E		ld	hl,addr			
E333	C9			ret				
-333	(2)30		input. a					
		follows:	ed is	the comm	and to set the	dnivo	sizo	2.1
E334	CD E1B	unction c	sd:	call	conve	drive	Size.	
E334	מום עט	- i iugn					05# 0#	
					drive size, eit	ner 5.	25" or 8", a	long with t
				iming con				
E337	CD E45	A	sdrv:	call	stsize	An National	Part In the National Control	W-1-11 XXX
		a duali			e is 8", then s	rt=10 1	ms, hut=240	ms, $hlt=36$
E33A	11 6F2	2		ld	de,6f22h			
E33D	C2 E47	8		jp	nz, spec	;do	specify	
				;size i	s 5.25", so srt	=32 ms	, hut=480 ms	, hlt=42 ms
E340	11 OF2	8		ld	de, Of28h			
E343	C3 E47	at device fund		jp	spec	:do	specify	
V.25-7.00-7-1	200 E		Leave of) Or	i toles	,	25 44 30	37E8
			etan :	gets the	baud rate on th	e seri	al norte	E37F
E346	CD E24	r ·	stsp:	call	bklen		port & spee	d
	1B		SUSP.		PA 5005	, get	port & spee	u
E349	UT			dec	de c,l			E380
E34A	4D			ld	C,1			6859
E34B			stssp:	dec	С		er with c= s	
E34C	OD			dec	С	;and	de the # of	the speed
E34D				ld	b,2			once
E34F	21 E75	0		ld	hl, baudtb			doca .
E352	19			add	hl,de			8853
E353	19			add	hl,de	;poin	nt to baud r	ate
E354	ED B3			otir				8308
E356	C9			ret				E38F
				7.1.0				SUEE
			:wdatd	will wai	te 1-26 sectors	in mf	m format	888
E357	3E 40		wdatd:	ld		T11 IIII	ii Tormac.	E396
E359	18 01		waata:		a,40h			
F223	10 01			jr	wdat	1 0		
ESED			waats		te 1-26 sectors	in im	iormat.	1983
E35B	97		wdats:	sub	a			ESSA
E35C	CD E31.		wdat:	call				100
E35F	CD E12	1 and the second		7 7	instr	;get	addresses	
E362	CD E24	address of stD		call	bklen			

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80 PAGE 1-14
      Monitor routines
          E365
                          E5
                                                                              push hl
                          60
          E366
                                                                         ld ld
                                                                                            h,b
          E367
                          69
                                                                        (Id), = 1d
                                                                                               1,c
                          3A FFBD
          E368
                                                                           ld a,(n)
                                                                                                                                  ; calculate # of sectors
          E36B
                          B7
                                                                                or
                                                                                              on a
                                                                                             nz,wdt1
          E36C
                          20 01
                                                                               jr
                                                                                              hl,hl
          E36E
                          29
                                                                                     add
          E36F
                          5C
                                                                     wdt1:
                                                                                     ld
                                                                                                     e,h
          E370
                          7D
B7
                                                                        abomia 1d
                                                                                             a,1
                                                                           or or
          E371
                          28 01
                                                                           jr
                                                                                             z,wdt2
          E372
          E374
                          1C
                                                                             inc e
                                                                                                                                  ;e= # of sectors
                                                                                  pop hl
          E375
                                                                      wdt2:
                          CD E4F7
          E376
                                                                           call write
          E379
                          C3 E30B
                                                                                               rtres
                                                                         jp
                                                                      ;asio assigns the input and output device(s).
                                    ;the iobyte is defined as follows:
                                                                                                        function
                                                                      ;bit device
                                                                                                                                                 SHIEL OD . FIEL .
                                                                                                           input
Tie, either 5.25" or 8", elong with 5
                                                                                     reserved
                                                                      ; 6
                                                                                     reserved " (changed from rel 3.2)
                                                                      ; 5
                                                                                     sio a
Lines set = 10 ma, but = 240 ms, Mitels
                                                                                     pio a
                                                                      ; 3 user routine output
                                                                     ; 2
                                                                                     sio b
                                                                                                                     11
                                                                                    sio a
em SPetid , so otheron , em SEstre ca; 1
                                                                     ; 0
                                                                                     pio a
                                                                      ; whenever a bit is set that device function is enabled.
                          32 FF9C
          E37C
                                                                                     ld (iobyte),a
                                                                     asio:
          E37F
                                                                                    ret de esse que le la companya de la companya della companya de la companya de la
                         C9: Jrog Latres ent no eter bus
                                                                      ; aspa assigns the function of pio a. changes register a.
          E380
                          01 0305
                                                                     aspa:
                                                                                     ld bc,305h
          E383
                         B7
                                                                                                                                    ;pio a as output?
                                                                                     or
                                                                                                     a
                          20 09
          E384
                                                                                     jr
                                                                                                     nz.asp0
                                                                                                                                    :no
                          21 E760
          E386
                                                                                     ld
                                                                                                     hl, podt
                                                                                                                                    ; yes, set up pio a as output
                                                                                     otir bi
          E389
                          ED B3
          E38B
                          3D
                                                                                     dec
          E38C
                         C9
                          D3 04
                                                                                                                                  ;set bit 7 (strobe bit)
                                                                                     out
                                                                                                    (pad),a
          E38E
                                                                                     ret
                          21 E6F5
          E38F
                                                                                                     hl, pidt ; set up pio a as input
                                                                     asp0:
                                                                                     ld
                                                                                    otir dea
          E392
                         ED B3
                                                                                               a,(pad) ;enable handshake lines
                          DB 04
          E394
                                                                                     in
          E396
                                                                     ;srtdf sets/resets the time display flag.
          E397
                                                                     srtdf: ld (tdf),a
                                                                           ret
          E39A
                          C9
                                                                     ;rtst0 returns in hl the address of st0.
```

FDC-I User Manual, Appendix E

-	DC-I Mon Monitor r		r, Release 4. ines	O MACRO-	80 3.4	01-Dec-80	PAGE	1-15	
	E39B	21	FFC2	rtst0:	ld	hl,st0			
	E39E	C9			ret				
				Carle dolvab J					
				;rtsec	returns	in hl the addr	ess of sec.		
	E39F	21	FFA9	rtsec:	1d	hl,sec			
	E3A2	C9			ret	lein Linies			
				(poems					
				;rtdrd	y returns	s in hl the add	ress of drd	y0.	
	E3A3	21	FFB0	rtdrdy	: 1d	hl,drdy0		-	
	E3A6	C9		30 TOTAL TOTAL	ret	9.50			
				;					
				rtivt	returns	in hl the addr	ess of the	interru	ipt
					r table.				0
	E3A7	21	FE00	rtivt:		hl,sysram			020
	E3AA	C9				istatin onli			
						I/O & floppy d	isk routine	S	
					page	ian initate			

FDC-I Monitor, Release 4.0

```
I/O & floppy disk routines
                                ;gstat gets the input device status. it returns with z set
                               ;and a=0 if no data, otherwise z is reset and a=0ffh
                               ;if data is available.
  E3AB
         E5
                               gstat: push
                                              hl
         2A FF9F
  E3AC
                                       ld
                                               hl, (queout)
          3A FF9D ld a,(quein)
  E3AF
                                 sub
  E3B2
         95
                                               li ighabia
  E3B3
         E1
                                               hl
                                       pop
  E3B4
         C8
                                       ret
                                               Z
  E3B5
          3E FF Ind and to resemble and Ind
                                               a,-1
                                            .slestor teale.
  E3B7
          C9
                                       ret
                                BL. System:
                                ;statin calls gstat and returns if no data available,
                otherwise it falls thru to inpm.
                               statin: call gstat
  E3B8
          CD E3AB
  E3BB
          C8
                                       ret
                                ;inpm will input data with bit 7 reset.
          CD E3CA
  E3BC
                                inpm:
                                       call
                                               input
  E3BF
          E6 7F
                                        and
                                               7fh
                                                               ;reset bit 7
                                       ret
  E3C1
          C9
                                ; statb gets the input status of sio b. it returns with z
                                ;set and a=0 if no data otherwise z is reset and a=0ffh
                                :if data is available.
          DB 03
  E3C2
                                statb: in
                                               a, (sbc)
          E6 01
  E3C4
                                       and
                                                1
                                                               ;data available?
  E3C6
          C8
                                       ret
                                                               ;no
                                               Z
  E3C7
          3E FF
                                       ld
                                               a,-1
                                                               ;yes
  E3C9
          C9
                                        ret
                                ; input will input data from the assigned input device.
  E3CA
          CD E3AB
                                input: call
                                               gstat
  E3CD
          28 FB
                                                z,input
                                        jr
                                                               ;loop till data available
  E3CF
          E5
                                       push
                                               hl
  E3D0
          F3
                                       di
  E3D1
          2A FF9F
                                        ld
                                               hl, (queout)
  E3D4
          7E
                                        ld
                                                a,(hl)
  E3D5
          F5
                                       push
                                               af
  E3D6
          2C
                                        inc
                                               1
          3E 80
  E3D7
                                        1 d
                                                a, low quend
  E3D9
          BD
                                        CD
                                                1
  E3DA
          20 02
                                        jr
                                               nz,inpt
          2E 40
  E3DC
                                        ld
                                                1,low queue
          22 FF9F
  E3DE
                                inpt:
                                        ld
                                                (queout).hl
          FB
  E3E1
                                        ei
  E3E2
          F1
                                        pop
                                               af
  E3E3
          E1
                                               hl
                                        pop
```

MACRO-80 3.4 01-Dec-80

PAGE 1-16

```
FDC-I Monitor, Release 4.0
                         MACRO-80 3.4 01-Dec-80
                                                 PAGE 1-17
I/O & floppy disk routines
 E3E4 C9
                          ret List
                         ;sbin inputs data from the second serial port (sio b).
       DB 03
 E3E5
                         sbin: in a,(sbc)
             d ole and emidpon dua rrca a el duode:
 E3E7
       OF
       30 FB
                                                ;loop till data available
 E3E8
                              jr nc,sbin
       DB 02
 E3EA
                                   a,(sbd)
 E3EC
       C9
                              ret
      linop till ready
                         ;crlf prints a cr, lf sequence.
       3E OD
 E3ED
                         crlf: ld a.cr
 E3EF
       CD E413
                               call outch
 E3F2
       3E OA
                               ld
                                    a,lf
       18 1D see of a section of jr outch
 E3F4
                         ;rthex prints a in hex.
 E3F6
                         rthex: push af
        1F IIId goof;
 E3F7
                            rra
                               rra qua
 E3F8
        1F
 E3F9
       1F
                          rra
                                                          00 F4
 E3FA
        1F
                               rra
 E3FB
       CD E3FF
                               call
                                     rthx
             af lucti
 E3FE
       E6 OF WIJERON B SE V
                         rthx:
                               and Ofh
 E3FF
 E401
       C6 90
                               add a,90h
                               daa
 E403
        27
                                   a,40h
 E404
       CE 40
                               adc
       27 The stay:
 E406
                               daa
                         Odućq, sjr
 E407
       18 OA
                         ;rthl prints hl in hex followed by a space.
 E409
       7C
                         rthl: ld a.h
                              call rthex
 E40A
       CD E3F6
                             ld a,l
 E40D
       7D
                         ;rtas prints a in hex followed by a space.
                         rtas: call rthex
 E40E
       CD E3F6
                         ; ta goq
                         ; space prints a space.
 E411 3E 20
                         space: ld a,''
                         ;outch will output data to the current output device.
      To 0 11d Jada asauces
       21 FF9C
                         outch: push hl
 E414
                               ld
                                      hl, iobyte
                          Amy: Id bit
 E417
       CB 5E
                                      3,(h1)
                          call
       C4 E6EC
                                   nz,usout
 E419
                         dese, an bit
                                   2,(hl)
 E41C
       CB 56
       C4 E42D
                         call nz,sbout
 E41E
       CB 4E
                        Id, (Jbkn) bit
                                   1,(hl)
 E421
       C4 E438
                        call binz, saout
 E423
                             bit 0,(h1)
 E426
       CB 46
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80
                                                PAGE 1-18
I/O & floppy disk routines
        C4 E443
                               call nz, pout
 E428
 E42B
        E1
                               pop hl
 E42C = C9 car leading and ret
                         riode).s
                         sbout is the output routine for sio b.
E42D F5
                         sbout: push af
                        sb: in a,(sbc)
 E42E
       DB 03
        E6 04
                               and 4
 E430
                                                 ;loop till ready
        28 FA
                                   z,sb
 E432
                               jr
                   pop af
 E434
        F1
                           out (sbd),a
       D3 02
 E435
                           ret ret
 E437
      C9
                         :saout is the output routine for sio a.
                         saout: push af
        F5
 E438
                         sa: in a,(sac)
  E439
        DB 01
                             and 4
  E43B
        E6 04
                               jr z,sa
                                               ;loop till ready
        28 FA
 E43D
                                   af
  E43F
        F1
                               DOD
                               out (sad),a
  E440
        D3 00
  E442
        C9
                               ret
                         ; pout is the output routine for pio a.
                         it is set up to use bit 7 as a negative strobe to
                         ; connect to a "Centronics" printer.
                         pout: push af
  E443
        F5
                         pout0: ld a,(outst)
  E444
        3A FFA2
                                   a
                                                ; wait till port ready
  E447
                              or
                                   z,pout0
                           dejue jr
      - 28 FA
  E448
                               inc
  E44A
        3C
                                     a
       32 FFA2 ld (outst),a ;set status
  E44B
        F1
                             pop af
  E44E
  E44F
        F5
                           push af
                                   of 7fh
                                                ;strobe bit 7
                            and
      E6 7F
  E450
                                     (pad).a
  E452
        D3 04
                              out
        F6 80 or 80h
  E454
                           out (pad),a
       D3 04
  E456
  E458
       F1
                               pop
                                     af
        C9
                           spane ret salan segget
  E459
                         ;stsize sets the size for the 765. it sets up the
  ;data pointer and changes the clock speed. it uses
                         ;the register pair hl. it assumes that bit 0 of
                        ;pio b is jumpered to change the clock speed to the 765.
                         stsize: ld hl,fm8
  E45A
        21 E76D
                         ducau Xn or Iso a
                                                  ; check size
  E45D
        B7
                                                  ;jp if 8"
                                  nz,sts0
        20 03
                         (10) 5 jr
  E45E
                         ld hl,fm5 ;point to 5.25" data sts0: ld (rwdt),hl ;set r/w data pointer ld (drvsz),a ;and size
       21 E763
  E460
       22 FFB4
  E463
        32 FFB6
  E466
                          push
  E469
        F5
```

```
FDC-I Monitor, Release 4.0
                        MACRO-80 3.4 01-Dec-80
                                                  PAGE 1-19
I/O & floppy disk routines
 E46A
        DB 06
                                 in a,(pbd)
 E46C
        28 04
                                    z,sts1
                                 jr
 E46E CB 87 res 0,a
                                                     ;reset bit 0 for 8"
                         s, (Jose) jr
 E470
        18 02
                                     sts2
                          sts1:
 E472
        CB C7
                                 set 0,a
                                                     :set bit 0 for 5.25"
 E474
        D3 06
                          sts2:
                                 out
                                       (pbd),a
 E476 F1 a series Labora Sed pop af
 E477 C9 to the state of the ret and of bead;
 perfore cocurred, otherwise the agro flag is reset and
                          ; spec does a specify command. it expects srt/hut in d and
                          ;hut in e(bits 7-1). dma mode is always chosen.
 E478
        3E 03
                          spec: 1d de a,3
                                                    ; do a fdc specify
        CD E484
                          call fddrw
 E47A
                             ld
                                     a,d
 E47D
        7A
                            call fddrw
        CD E484
 E47E
        7B Sylab deg:
                          1d
                                     a,e
 E481
 E482
        E6 FE
                                       0feh
                                                   ; set dma mode
                          parant
                          ;fddrw outputs a to the fdc data reg.
                          fddrw: push af
 E484
        F5
                          fddr: in a,(fdcst)
 E485
        DB OC
                                 rlca
                                                     ; wait for rqm
 E487
        07
 E488
        30 FB
                                 jr
                                       nc.fddr
                                 pop af
 E48A
        F1
                            out (fdcdt),a
 E48B
        D3 0D
                                 ret
       ; seek sets the track for disk operations and a
                          ;stmode sets the fdc mode for the read/write operations.
                          :a should have the mode as follows:
                          ;bit 7 set for multi-track
                          : " 6 " " mfm operation (double density)
                          ; " 5 " " skip deleted data address mark
                          ;bits 4-0 don't care.
                          ;it uses register pairs bc, de, and hl.
                                       0e0h
                                                 :clear bits 4-0
 E48E
        E6 E0
                          stmode: and
                           inersel ld
                                    (mode),a
 E490
        32 FFB8
        2A FFB4
                            1d bas hl, (rwdt)
 E493
                                 ld de,n
 E496
        11 FFBD
                            1d bas bc,5
 E499
        01 0005
                                 bit 6,a
                                                     :mfm set?
 E49C
        CB 77
                                       z,stmu
                                                     ;no
 E49E
        28 01
                           add hl,bc
                                                     ;yes
 E4A0
        09
                          stmu: ldir
                                                     ; set up n, eot, gpl & dtl
        ED BO
 E4A1
                           wibbl ret iso
 E4A3
        C9
        ;sthdr sets the head and drive for the disk operations. 32 FFB9 sthdr: ld (hdr),a
 E4A4
        E6 04 and bed 4 about
 E4A7
                                                     ;head 1?
        28 02 z,shd
 E4A9
                                                     ;no
        3E 01 a.1
 E4AB
        32 FFBB shd: ld (hd),a
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80
                                             PAGE 1-20
 I/O & floppy disk routines
                        ret as
   E4B0 C9
                        1178.5
                        ; stsect sets the sector for the read/write operations.
   E4B1 32 FFBC
                        stsect: ld (sect),a
                           ret fee staye
   E4B4 C9
                        $ (5501 Jpb | Sade
                        ; recal is the routine that recalibrates a drive (moves the
                        ; head to track 0). the zero flag is set and a=0 if no
                        ;errors occurred, otherwise the zero flag is reset and
bas & na dun'\dam stosoms il basan; a is non-zero. A same
   E4B5 CD E559 recal: call motor
   E4B8 97
                         sub a
        32 FFBA
3E 07
CD E484
3A FFB9
                          ld (trk),a
                                          ;set track to zero
   E4B9
                           ld a,7
   E4BC
   E4BE
                         call fddrw
                                             ;get drive
                           ld a,(hdr)
   E4C1
                       - ที่ธาก
                                  persci
                             if
               and Ofeh
                                             reset bit 0
                            else
                        and Offh
   E4C4
        E6 FF
                              endif
                            call fddrw
   E4C6
         CD E484
                       jr fdedn
   E4C9
         18 3D
                        ; seek sets the track for disk operations and also seeks the
 ;track. the zero flag is set and a=0 if no errors occurred,
               ;otherwise the zero flag is reset and a is non-zero.
   E4CB
                  seek: ld (trk),a
   E4CE
         CD E559 call motor
   E4D1
         3E OF and a,15
                          call fddrw
   E4D3
         CD E484
                      ld a,(hdr)
   E4D6
         3A FFB9
                                               ;get drive
                        stmode: and - 0x08
                        s, (show) if
                                 persci
                        and Ofeh
                                               ;reset bit 0
                          else
                          and Offh
   E4D9
         E6 FF
                           endif
                        1.038.2
                         call fddrw
         CD E484
   E4DB
  E4DE 3A FFBA
                              ld a,(trk)
         CD E484
                             call fddrw
   E4E1
                              jr
   E4E4
         18 22
                                    fdcdn
  enolisasso well and not swind bis beed and a
```

;read will read from the floppy disk. it assumes that the ;mode, head/drive, track, and sector have already been set.; enter with hl= address to read data into and e= the numb; of sectors to read. it ses all the registers.; the zero flag is set and a=0 if no errors occurred,

```
FDC-I Monitor, Release 4.0
                          MACRO-80 3.4 01-Dec-80
                                                      PAGE 1-21
I/O & floppy disk routines
                            ; otherwise the zero flag is reset and a is non-zero.
 E4E6
        3E 06
                           read: 1d a,6
 E4E8
        CD E514
                                 call stfdc
                                                        ; set up fdc chip
       42 Tolone sha
 E4EB
                                       b,d
                           rdfd: ld
 E4EC
        DB 18
                           rdf:
                                in
                                       a.(wait)
 E4EE
        ED A2
                                   ini
                                                        read data from fdc
 E4F0
        20 FA
                                   jr
                                         nz,rdf
E4F2 00 1D decided by deep to decide e bases;
 E4F3 20 F6 nz,rdfd
 E4F5 sa-18 OF a bos deserted paid on jred a dote do:
                           4036m
                           ; write will write to the floppy disk. it assumes that the
                            ; mode, head/drive, track, and sector have already been set.
                            ;enter with hl= address to write data from and e= the number
                            ; of sectors to write. it uses all the registers.
                            ; the zero flag is set and a=0 if no errors occurred,
                            ; otherwise the zero flag is reset and a is non-zero.
 E4F7
        3E 05
                           write: ld
                                       a,5
 E4F9
        CD E514
                                   call
                                          stfdc
                                                        ; set up fdc chip
                   wtfd: ald b,d wh;
 E4FC
        42
 E4FD
        DB 18
                           wtf: in a,(wait)
 E4FF
        ED A3
                                outi
                                                        ;write data to fdc
                              ir nz.wtf
 E501
        20 FA
                            (aba) dec
       1Dib baed Jen!
 E503
                              jr nz,wtfd
 E504
        20 F6
 E506
        DB 14
                           dote: in
                                        a.(tc)
                                                        ;do a terminal count
                            ; fdcdn checks the error code after a fdc operation. if a=0
                           ;no errors occurred. this routine is executed after every
                            ;fdc interrupt unless the interrupt cause was a change of
                            ; state in the ready line. see the fdcint routine for more
                          details.
 E508 3A FFB7 fdcdn: 1d a,(fdone)
 E50B
        B7
                                  or a a a
 E50C
        28 FA
                                  jr
                                       z,fdedn
                                                       ; jp if not done
                          s, (enobi)ld
 E50E 3A FFC2
                                        a,(st0)
                           (Errysb) = and
 E511
        E6 C0
                                       0c0h
                                                        ;normal termination?
        C9 sylab talm;
 E513
                                 ret
                           ;stfdc sets up the upd765 chip for a read or write
                           ; operation. enter with a equal 5 for write or equal 6 for
                           ; read. on exit d= sector size, b= 0 and c= fde dma port.
        E5 ne muden;
 E514
                           stfdc: push hl
 E515
        21 FFB8
                                  ld hl, mode
 E518
        R6
                                  or
                                         (hl)
        CD E484
                               call fddrw
 E519
      CD E559
                           call motor
 E51C
                            (bdq), 1d
 E51F
        06 08
                                        b.8
                                       hl
 E521
        23
                           stf1: inc
                                                        coutput rest of data
 E522
                                 ld
        7E
                                       a,(hl)
                                call fddrw
 E523
        CD E484
```

```
FDC-I Monitor, Release 4.0
                        MACRO-80 3.4 01-Dec-80
                                              PAGE 1-22
  I/O & floppy disk routines
   E526 10 F9 djnz stf1
   E528
                            ld
                                               ;dma port
                                  c,dma
   E52A
       23
                          inc hl
                           ld
                                  d,(h1)
   E52B
         56
                                               :d= sector size
   E52C
        E1
                        pop hl
   E52D C9
                              ret
                        ; The se
                        readid reads the first correct id information on a track.
                        ;the zero flag is set and a=0 if no errors occurred,
                        otherwise the zero flag is reset and a is non-zero.
   E52E CD E559
                        readid: call
                                   motor
   E531 3A FFB8 ld a.(mode)
   E534 E6 40 and 40h
                                               get mf bit from mode
   E536 F6 OA Oah or Oah
                                               ; and or in command
   E538 CD E484 call fddrw
   E53B 3A FFB9 ld a,(hdr)
   E53E CD E484 call fddrw
                           jr fdedn
   E541
         18 C5
                        :dryst returns the status a drive.
   E543
         CD E559
                        drvst: call motor
   E546 3E 04
                              ld a,4
                                               :sense drive status cmd
                          call fddrw
         CD E484
   E548
         3A FFB9
   E54B
                              ld a,(hdr)
                                               ;get head/drive
   E54E
         CD E484
                         call fddrw
   E551 DB OC
                        dst: in a,(fdcst)
   E553
       07
                              rlca
                                               ;wait for rqm
E554 30 FB jr nc,dst
   E556 DB OD in a,(fdcdt)
                                               :get st3
 E558 C9 ret
e in the ready line | see the Edgint rough har some
                        ; motor is the routine that turns on the dc motor on mini-
                        ;floppy drives. /mc is the motor control line. located
                        ;on pio b, bit 2.
       AF TOR THE ST.
                        motor: xor
   E559
                                  (fdone),a
   E55A
                         (O)s) ald
         32 FFB7
                                               ;reset fdc done flag
   E55D 3A FFB6
                           noold
                                 a,(drvsz)
   E560
        B7
                                 a
                              or
                                               ;mini drive?
      edited to been a sol gire damage if persci or tandon
 consequent of a single sequence of the series of sequences
                                               :ignore drive size
   the sab aby we bus 0 ed .exts deless telse no bears
   E561
                             ret
                                               ;return on 8"
                         endif
   E562
         3E 1E
                          ld a,30
                                               ;set timer
   E564
         32 FFA7
                          notes ld (mtm),a
                                               ;for 30 seconds
                                 a,(pbd)
   E567
         DB 06
                            in
        CB 57
                                               motor already on?
   E569
                              bit
                                 2,a
         C8
   E56B
                          ret z
                                               ;yes
   E56C
         CB 97
                          res 2,a
                                               ;no,
```

FDC-I Monitor, Release 4.0		3.4 0.00	-Dec-80	PAGE 1-23		
E56E D3 06 E570 3A FFA7 E573 FE 1C	w2sec: lo	l a	obd),a (mtm)	;turn motor ;and wait 2	on	
E575 20 F9 28 84861 E577 C9	cr jr re	n	w2sec	73 9998 1		
			-board int	errupt routines		
		ige 🔠				
			1000		1	\$56B £56B
				30		
					18:	
couly if ar						
eulais/iza Jacon;			40			
						EARS
	a, 22h					
	- tool				20	2348
						ESAF
				SEAS		
reset counter						
and save pointer						
reserved name orner						0008
	qs, (qsst)					
special receive cond						

	nitor, Release 4.0 interrupt routines	MACRO-8	0 3.4	01-Dec-80	PAGE 1-24
		: (mdml			
				tine for sio b.	
E578	ED 73 FF98	srcb:		(tssp),sp	;save sp
E57C	31 FF98	SI'CD.			, save sp
E57F	F5 zaniduon aguan			sp,intsp	;special receive condition
E580	3E 30		ld	a,30h	;reset error
E582	D3 03		out	(sbc),a	, reset error
E584	C3 E60C			ioret	
E304	C3 E00C		jp	Torec	
		intenn	unt nou	tines for sio a.	
E587	ED 73 FF98	rcaa:	ld	(tssp),sp	;save sp
E58B	31 FF98	reaa.	ld		, save sp
E58E	F5			sp,intsp af	;receive char available
E58F			push		, receive char available
	3A FF9C		ld	a,(iobyte)	;i/o assigned yet?
E592 E593	B7 28 06		or jr	a z,ios?	;no
E595	CB 6F		bit	5,a	,110
	DB 00				
E597	18 58		in	a,(sad)	
E599		0 .	jr	filque?	tenniam i/o to nio o?
E59B	DB 00	ios?:	in	a,(sad) 7fh	;assign i/o to sio a?
E59D	E6 7F		and		;only if cr
E59F	FE OD		cp	cr	, only if er
E5A1	20 OB		jr	nz,chgbd	;reset ext/status
E5A3	3E 10		ld	a,10h	; reset ext/status
E5A5	D3 01		out	(sac),a	regains i/o to gio o
E5A7	3E 22		ld	a,22h	;assign i/o to sio a
E5A9	32 FF9C	aio:	ld	(iobyte),a	
E5AC	18 5E	a babala	jr	ioret	; change baud rate
E5AE	C5	chgbd:	push	bc	; change badd rate
E5AF	E5		push	hl hl bots	
E5B0	21 FFA5		ld	hl,bctr	.decrement country
E5B3	35 20 OD		dec	(hl) nz,chgb	;decrement counter
E5B4			jr		;reset counter
E5B6	36 02		ld	(hl),2	; reset counter
E5B8	01 0208		ld	bc,2*256+ctc0	;get pointer,
E5BB	2A FFA3		ld	hl,(bptr)	; change baud rate,
E5BE	ED B3		otir	(h-4-1 h)	
E5C0	22 FFA3	o bab.	ld	(bptr),hl	;and save pointer
E5C3	E1	chgb:	pop	hl	
E5C4	C1		pop	be	
E5C5	18 45		jr	ioret	
E5C7	ED 73 FF98	; srca:	ld	(tssp),sp	;save sp
E5CB	31 FF98	sica.	ld	sp,intsp	, save sp
					tancoin receive cond
E5CE	F5		push	af	;special receive cond
E5CF	3E 30		ld	a,30h	;reset error
E5D1	D3 01		out	(sac),a	
E5D3	18 37		jr	ioret	
		;			

```
FDC-I Monitor, Release 4 0 MACRO-80 3.4 01-Dec-80
                                             PAGE 1-25
 On-board interrupt routines
   In the la sol square rees an a kbdin is the interrupt routine for the keyboard (pio a).
  E5D5 ED 73 FF98 kbdin: ld (tssp),sp ;save sp
E5D9 31 FF98 sp. intsp
E5DC F5 push af
   E5DD
       3A FF9C and a ld a, (iobyte)
        B7 or a second or a 20 0C or nz,kbin
   E5E0
                                               ;i/o assigned yet?
  E5E1 20 0C
   E5E3
       DB 04
                            in a a, (pad)
                                             ;assign i/o to keyboard
   E5E5
       E6 7F
                           and 7fh
        FE OD
   E5E7
                        was, id ep bl er
   E5E9 20 21
                        in in nz, ioret
       3E 18
                            ld a,18h
                                             ;assign i/o to
                        jr aio
kbin: bit 4,a
  E5ED 18 BA
                                             ;keyboard & video
   E5EF CB 67
                      in a,(pad)
filque?: ;fill the input queue?
        DB 04
   E5F1
 E5F3
   E5F3
        28 17
                         as jr z,ioret ;no
   E5F5
        E5
                        push hl
                                               ;yes
      2A FF9D
   E5F6
                            ld hl, (quein)
                         (la) = ld _b( (hl),a
   E5F9 77
                                                       31 . 0232
        2C
3E 80
BD
   E5FA
                            inc 1
                         a,low quend
   E5FB
   E5FD
                           cp cen l
   E5FE
        20 02
                          nz,flque
       2E 40
   E600
                          ld ld l.low queue
   E602 3A FF9F
                        flque: 1d a, (queout)
   E605
        BD
                          (In) cp 99 1
                                               ; queue full?
                        fall on jr at z, fque
   E606
        28 03
                                              ;yes TE OF
   E608
                        of Id ld (quein),hl
        22 FF9D
                                               ;no
                       fque: pop hl
ioret: pop af
   E60B
        E1
      timerement from
   E60C
        ED 7B FF98
                        ld sp,(tssp) ;restore sp
   E60D
   E611
        FB
                        jret: ei
   E612
        ED 4D
                        reti
                         ; FE, E 10 bt
                        ;pint is the interrupt routine when pio a is an output port.
   E614 ED 73 FF98
                        pint: ld (tssp),sp ;save sp 38
                        and and sp,intsp
   E618
       31 FF98
                         push M af ld neug a,-1
   E61B
        F5
        3E FF
   E61C
        32 FFA2
                            ob ld daug (outst),a ;reset status
   E61E
                            Id jr bad ioret
   E621
        18 E9
                         ; dd ont
                      timer is the routine that keeps the real time clock. the
                        ; time is kept in binary and is a 24 hour clock. one option
                         ; is provided for the user if he wants to implement it:
                      ;ustime, this routine is for printing the time (or any other
                        ; function that the user desires). upon entry, hl points to
```

; sec in the system ram. this routine is called only if the ; time display flag (tdf) is set in the system ram. the user

E65E

E662

23

MACRO-80 3.4 01-Dec-80 PAGE 1-26 FDC-I Monitor, Release 4.0 On-board interrupt routines (a olg) brandles and and and smust save any registers he uses except for af and hl. ;also, only 16 bytes of stack is available. timer also keeps a date calender. it will update the day, month and : year whenever the time rolls over the 24 hours. it does ;not keep track of leap year nor centuries. It timer: ld (tssp),sp ;save sp E623 ED 73 FF98 sp,intsp E627 31 FF98 ld ;set up interrupt stack F5 E62A push af push hl E62B E5 ld hl.mtm E62C 21 FFA7 demol, in ld a,(hl) ;get motor time E62F 7E B7 or a E630 ;already zero? ola jr 28 09 z,tim0 ;yes, don't do anything E631 E633 dec (hl) ;decrement time 35 in jr E634 20 06 nz.tim0 in a,(pbd) DB 06 ;if zero, turn off motor E636 set E638 CB D7 2,a ;reset /mc D3 06 E63A out (pbd),a E63C 23 tim0: inc hl 7E ld E63D a,(hl) ;get user time-out E63E B7 or a E63F 28 01 busing wolls jr z,tim1 (hl) E641 35 dec a,59 E642 3E 3B tim1: ld inc inc hl E644 23 E645 34 (hl) ;increment seconds inc inc (hl) E646 BE cp E647 30 37 nc,tim4 puo jr E649 (hl),0 36 00 M. Carego ld inc hl E64B 23 E64C 34 ine (hl) ;increment minutes пева ср (hl) E64D BE 30 30 nc,tim4 E64E jr ld (h1),0 E650 36 00 a.23 E652 3E 17 ld E654 inc h1 23 E655 1134 sets many englace gardine (hl) ;increment hours E656 BE de aves de desage op (hl) E657 30 27 jr h nc.tim4 ld (hl),0 E659 36 00 push be E65B push de E65C D5 E65D 23 inc hl

hl

inc

E65F 3A FFAE a, (month)

E663 06 00 ld b,0 E665 11 E776 ld de,dpm-1

 E668
 EB
 ex
 de,hl

 E669
 09
 add
 hl,bc

 E66A
 EB
 ex
 de,hl

4F a mood #S a set one yeard ald god c,a 11

;point to day

;point to day/month table

; get month

FDC-I Monitor		MACRO-8	0 3.4	01-Dec-80	PAGE 1-27
On-board inte	rrupt routines				izoch igunsini basol-su
E66B 1A					FR 8049
			ld	a,(de)	; get number of days
			ine	(hl)	;increment day
E66D BE			ср	(hl)	;next month?
E66E 30 (jr	nc,tim3	;no
	01 43 8 8 8		1d	(hl),1	;yes, day=1
E672 23			inc	hl	14 0S 110S
	Jaum , on;		inc	(hl)	;increment month
E674 3E (ld	a,12	
			ср	(hl)	;next year?
E677 30 0			jr	nc,tim3	:no
E679 36 (Olo Eviab:		ld	(hl),1	:ves. month=1
E67B 2B			dec	hl	, you , morron- r
E67C 2B			dec	hl	10 02 7000
E67D 34			inc	(hl)	;year= year+1
E67E D1		tim3:	pop	de	, year = year + r
E67F C1		J.Ling.	pop	bc	
	FFA9	tim4:	ld	hl,sec	thought to see 1 - shad
	FA6	orni	ld		; point to sec
E686 B7	. 110			a,(tdf)	
E687 C4 E	6F0		or	a	
E68A E1	3010		call	nz,ustime	
E68B C3 E	26.00		pop	hl	
_ CO GOOD	2000		jp	ioret	
		, 0 ,			
E68E ED 7	'3 FF98				e for the upd765 chip.
E692 E3	3 1190	fdcint:		(tssp),sp	; save sp
	7704		ex	(sp),hl	
			ld	(tshl),hl	
E696 31 F	198		ld	sp,intsp	;set up interrupt stack
E699 F5			push	af	
E69A C5	1700		push	be	
E69B 21 F			ld	hl,st0	
E69E 01 0			ld	bc,8*256+fdcdt	; b=08, c=0d
E6A1 DB C			in	a,(fdcst)	
E6A3 E6 4			and	40h	;dio=1?
E6A5 20 0			jr	nz,fdci2	; yes
E6A7 ED 4			out	(c),b	; do sense interrupt status
E6A9 DB O	OC .	fdci1:	in	a,(fdcst)	;get st0,st1,st2,c,h,r & n
E6AB 07			rlca	took digestate team	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
E6AC 30 F	B		jr	nc,fdci1	;wait for rqm
E6AE 07			rlca		,
E6AF 30 0	4		jr	nc,fdci3	
E6B1 ED A		fdci2:	ini	110,14015	
E6B3 18 F			jr	fdci1	
E6B5 10 1	_	fdci3:	djnz	fdci6	in if some int
E6B7 CD E			call	drvst	; jp if sense int was exec
E6BA 3E F			ld		;to set seek/rw on 765
E6BC 32 F			ld	a,-1	and the days the
E6BF 21 E				(fdone),a	;set fdc done flag
E6C2 C1		122 Part P. 9750 122 110 11	ld	hl,fdcdn	;make fdcdn return addr
E6C3 F1			pop	bc	
	B FF98		pop	af	
1004 100	D 111 90		ld	sp,(tssp)	;restore stack

On-board	l interrupt routine	es			
E6C8	E3		ex	(sp),hl	;& return address
E6C9	FB		ei		
E6CA	ED 4D		reti		
E6CC	3A FFC2	fdci6:	ld	a,(st0)	; sense int was executed
E6CF	CB 6F		bit	5,a	;seek end?
E6D1	20 E7		jr	nz,fdci4	;yes
E6D3	E6 03		and	3	;no, must be change in the
E6D5	4F		ld	c,a	;ready line
E6D6	06 00		ld	b,0	;bc= drive
E6D8	3A FFC2		ld	a,(st0)	
E6DB	CB 5F		bit	3,a	;drive ready?
E6DD	3E 00		ld	a,0	
E6DF	20 01		jr	nz,fdci7	;no
E6E1	2F		cpl		;yes
E6E2	21 FFB0	fdci7:	ld	hl,drdy0	;point to appropiate
E6E5	09		add	hl,bc	;drive ready flag
E6E6	7.7		ld	(hl),a	;and (re)set it
E6E7	2A FF9A		ld	hl,(tshl)	;get return addr
E6EA	18 D6		jr	fdci5	
			subttl	Optional user	routines
			page		

FDC-I Monitor, Release 4.0 Optional user routines

MACRO-80 3.4 01-Dec-80

PAGE 1-29

E6EC C9

E6ED C3 FFFF

E6F0

E6F1 C3 FFFF

the following routine may be implemented by programing a ;nop (00) instead of the ret and the address of the routine ;instead of the n\$i (ffff) address.

; usout is a user output routine. it is called whenever the ;output routine is called (outch) and bit 3 of the iobyte is ; set. this bit is set if upon initialization a cr is ; received from the parallel port (pio a) or by the user ;through a command or the asio routine.

usout: ret

;user output routine (n\$i)

jp n\$i

;ustime is a user time routine. it is called if tdf is set ; from the timer routine. see the timer routine. ustime: ret :user time routine (n\$i)

jp n\$i subttl Initialization & I/O data page

		Release 4.0 & I/O data	MACRO-8	3.4	01-De	ec-80	PAGE 1-30 House 1-30
			;				
E6F4			-		3		• • • • • • • • • • • • • • • • • • • •
E6F5	F8		pidt:		Of8h		;interrupt vector
E6F6	4F			db	4fh		;input
E6F7							;enable int's
			170				
E6F8							
E6F9	21						No. Assess
				db	4 : 10		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
E6FB	FA				0fah		;interrupt vector
E6FC	FF			db	Offh		;mode 3
					88h		control word
E6FE			routine.	db			;no interrupts
			;	3-4-	for the		
00117			Charles and the Control of the Contr		for etc	0-3.	counter
0047					47h		timer
0007 E6FF	0.2		tm	equ db	7		; cimer
	03				of Oh		interpunt weeten
E700	FO			db			;interrupt vector ;ch 0: no int's, counter
E701	47			db	ct		;ch 0 time const (9600 1)
E702	0D 02			db db	13 2		;en o time const (9000 1)
E703 E704	07			db			;ch 1: no int's ,timer (/16)
					tm 52		;ch 0 time const (300 baud)
E705 E706	34 02			db db	2		;en o time const (300 badd)
E707	27			db	27h		;ch 2: no int's, timer(/256)
E707	7D			db	7dh		;ch 2 time const
E709	.02			db	2		, en 2 time const
E709	C7			db	0e7h		;ch 3: int's & counter
E70B	7D			db	7dh		;ch 3 time const
EIOD	(1)			ub	/ dii		, ch 5 time const
			·set_un	data	for sio	a .	
E70C	09		, 300-up	db	9	α.	
E70D	18			db	18h		;reset chan
E70E	14			db	14h		ext stat
E70F	4C			db	4ch		;x16, 2 stop, no parity
E710	03			db	3		, x 10, 2 3 top, no partog
E711	E1			db	0e1h		;8 bits, rx ena, auto ena
E712	05			db	5		, o bits, ix ena, auto ena
E713	EA			db	0eah		;8 bits, dtr, rts, tx ena
E714	11			db	11h		reset ext stat
E715	18			db	18h		;int rx, no tx or ext int
2113	, 0		:	45	1011		jame and the on or one and
			:set-un	data	for sio	b.	
E716	OB		,000 wp	db	11	-	
E717	18			db	18h		reset chan
E718	02			db	2		

```
TDC-I Monitor, Release 4.0
                          MACRO-80 3.4 01-Dec-80
                                                       PAGE 1-31
initialization & I/O data
                                        0e0h
 E719
        E0
                              db
                                                         ;interrupt vector
 E71A
                                        14h
        14
                             db
                                                         ;reset ext stat
 E71B
        UC.
                             db
                                          4ch
                                                         ;x16, 2 stop, no parity
 E71C
        03
                                   db
                                          3
 E71D
        E 1
                                       0e1h
             db etc a as an output port.
                                                         :8 bits, rx enable
 E71E
        05
                               db
                                          5
                                        0eah
 E71F
                                db
        EA
                                                         :8 bits, dtr, rts, tx ena
 E720 11 11 mg addans;
                                db
                                        11h
                                                         :reset ext stat
 E721
        04
                                   db
                                          04h
                                                         ;no rx/tx int, stat affects
             not-up dated for 5.25° detyes.
                            ;interrupt service routine vector table. the vectors
                            ;pointing to "jret" just return from interrupt, they are
                            ;not normally used in the fdc-i monitor.
 E722
        E611
                            ivt: dw
                                        jret
                                                         ;sio b, tx buffer empty
 E724
        E611
                                        jret
                                dw
                                                         : " b. ext/status change
 E726
        E611
                                   dw
                                        jret
                                                         : " b, receive char avail
 E728
        E578
                                        srcb
                                 dw
                                                         : " b, special receive cond
 E72A
        E611
                                 dw
                                                         :sio a. tx buffer empty
                                        iret
 E72C
        E611
                                 dw
                                                         : " . ext/status change
                                        iret
 E72E
        E587
                                                              , receive char avail
                         des bam Basdw
                                        rcaa
 E730
        E5C7
                                                              , special receive cond
                                   dw
                                          srca
 E732
        E611
                www. data to By drives
                                                         ;ctc0
                                        jret
 E734 E611
                                   dw
                                        jret
                                                         ;ctc1
 E736
        E611
                                        jret
                                                         ;ctc2, real-time clock
                                 dw
 E738
        E623
                                                        :ete3. " " "
                                   dw
                                        timer
 E73A
        E5D5
                                dw
                                        kbdin
                                                        ;pio a, input (keyboard)
 E73C
        E611
                                dw
                                        jret
                                                         :pio b
 E73E
        E614
                                   dw
                                        pint
                                                         ;pio a, output (centronics)
        FF
 E740
                                        de-1
                                 db
                                                        ;adjust for upd765 interrupt
        E68E
                                        fdcint
 E741
                                 dw
                                                         :upd765
 0021
                                        $-ivt
                                 egu
                            itl
                         BACK HOW RIPE
                            ;set-up data to initialize the system ram.
 E743
        00 dance were seen a srdat: db -- 0 -- --
                                                        :no i/o assigned
 E744
        FF40
                                 dw
                                                        :queue in =
                                        queue
 E746
        FF40
                                 dw
                                        queue
                                                         ; queue out
 E748
        00
                                 db
                                        0
                                                         ;no inp data avail, sio b
 E749
        FF
                                 db
                                        dB-1
                                                         ;pio a output ready
 E74A
        E752
                                 dw
                                        bdtb
                                                         ; baud rate pointer
 E74C
        02
                                        2
                                                         ; " change counter
                                 db
 E74D
        00
                                        - 0
                                 db
                                                         ; reset time display
 E74E
                                        0
        00
                                 db
                                                         ;reset mini-disk motor time
                                        30
 E74F
        1E
                                 db
                                                         ;30 sec for user time-out
                                        $-srdat
 000D
                                 equ
                            srl
                            ; baud rate table
        47 OD
 E750
                      baudtb: db ct,13
                                                        ;9600 baud
 E752
        47 1A
                            bdtb:
                                       ct,26
                                                         :4800 "
                                   db
 E754
        47 34
                                                        :2400
                                   db
                                          ct.52
 E756
        47 68
                                          ct, 104
                                   db
                                                        :1200
 E758
        47 DO
                                   db
                                          ct,208
                                                         : 600
```

		r, Release 4.0 on & I/O data	MACRO-80 3.4	01-Dec-80	PAGE	1-32		
PZEA	07	34	80e0 ac	db + 50	* 300 #			
E75A			db	tm,52	, 500			
E75C		68 8E	db	tm, 104	, 150			
E75E	07	8E	db	tm, 142	; 110 "			
			;	V-9				
			;set-up data	- 2000년 [12] [12]				
E760	FC		podt: db	Ofch	;interru	pt vect	or	
E761	OF		db	Ofh	;output	.80		
E762	87		db	87h	;enable	interru	pt	
			; gau					
				et-up data for				
E763	00		fm5: db	0	;single	density	n	
E764	12		db	18	* II	11	eot	
E765	05		db	5	. 11	11	gpl	
E766	80	F X2 , d (01.0)	db	128	. 11	11	dtl	
E767	80		db	128	; 11	11 03	sector	size
E768	01		db	w51	double	11 68	n dsva	
E769	12		d b	wb 18	. 11	99	eot	
E76A	OA		db	WE 10	; n	11 03	gpl	
E76B	FF		db	bb -1	. 11	11	dtl	
E76C	00		db	256 mod 256	: 11	11000	sector	size
e eviece			: B018	rib	,	TOP 1		
			:read/write s	et-up data for	8" drives.			
E76D	00		fm8: db	0	;single	density	n 4514	
E76E	1 A		db	26	• 11	II de	eot	
E76F	07		db	7	• 11	H S	gpl	
E770	80		db db	128	. 11	11 123	dtl	
E771	80		db	128	, 11	m 188	sector	9170
E772	01		db	120	;double	Bern		3126
E773	1A		db	26	, doubte	11	n	
E774	0E		db	14	• 11	n 882		
	FF			ope_1 Di	y	91	gpl dtl	
E775	00				• 11	11		
E776	00		db.	256 mod 256	, ··	"	sector	size
			,	11		00		
D777			15 A	the number of	7 7	th.		
E777	1F		dpm: db	31	; january			
E778	1C		db	28	;febuary			
E779	1F		db	31	;march			
E77A	1E	adquo s old:	db	30	;april			
E77B	1F		db	31	;may			
E77C	1E		db	30	; june			
E77D	1F		db	31	;july			
E77E	1F		db	31	;august			
E77F	1E		db	30	; septembe	er		
E780	1F		db	DP=31 Ine	;october			
E781	1E		db	30	;november			
E782	1F		db	e:31 bosd:	; december			
				l Monitor messa	The state of the s		e 0213	
			page					
			et,52					

FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80

PAGE 1-33

```
Monitor messages and command table
                            : winsy
                          ;monitor messages:
 E783
        OD OA 46 44
                          som: db cr,lf, 'FDC-I'
 E787
        43 2D 49 20 25 5000 54814161451
                                       rls/10+'0','.'
 E78B
        34 2E
                          db
      30 61
 E78D
                        dc ' Monitor'
        20 4D 6F 6E
 E78F
      69 74 6F F2
 E793
 E797
        OD OA
                           prmt: db dell cr,lf
      3E AO
                                  de desb. '> '
 E799
      20 5E D8
                          emsg: de ' ^X'
 E79B
 E79E
      41 64 64 72 addr: dc 'Addr'
 E7A2
        AO
 E7A3
      26 20 23 20
                                         '& # of sctr''s '
                                  de
       6F 66 20 73
 E7A7
      63 74 72 27
 E7AB
        73 AO
 E7AF
                            :monitor command table:
                           emdtb: db 2*'B'+'T'
 E7B1
        D8
 E7B2
        EOBO
                                  dw
                                         boot
                                         2* 'D'+ 'A'
 E7B4
        C9
                                  db
 E7B5
        E1CO
                                  dw
                                         da
                                         2*'D'+'S'
 E7B7
        DB
                                  db
 E7B8
        E1F2
                                  dw
                                         drst
 E7BA
                                         2*'E'+' '
        AA
                                  db
 E7BB
        E1FE
                                  dw
                                         em
 E7BD
      AC
                                         2# 'F'+' '
                                  db
 E7BE
      E241
                                  dw
                                         fill
 E7C0
      AE
                                         2# 1G 1+1 1
                                  db
 E7C1
        E25E
                                  dw
                                         go
 E7C3
        B2
                                  db
                                         2*'I'+' '
 E7C4
        E263
                                  dw
                                         inp
                                         2# 'M '+ 1 1
 E7C6
        BA
                                  db
 E7C7
        E274
                                  dw
                                         move
 E7C9
                                         2 * 10 1+1 1
        BE
                                  db
 E7CA
        E2BD
                                  dw
                                         out
 E7CC
                                         2* 1P1+1 1
        CO
                                  db
 E7CD
        E2CC
                                  dw
                                         prog
 E7CF
        E7
                                         2* 'R'+ 'C'
                                  db
 E7D0
        E2E6
                                  dw
 E7D2
        E8
                                  db
                                         2* 'R'+ 'D'
 E7D3
        E2F6
                                  dw
                                         rdatd
 E7D5
        F7
                                  db
                                         2* 'R'+ 'S'
 E7D6
        E2FA
                                  dw
                                         rdats
                                         2# 'S'+ 'D'
 E7D8
        EA
                                  db
 E7D9
        E334
                                   dw
                                         sd
                                         2* 'S'+ 'S'
 E7DB
        F9
                                  db
 E7DC
        E346
                                   dw
                                         stsp
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80
                                            PAGE 1-34
Monitor messages and command table
                                     Monitor messages and command table
 E7DE
       CC
                                  2#1V1+1 1
                             db
 E7DF
       E282
                             dw
                                  verfy
 E7E1
       F2
                           db 2*'W'+'D'
                  I-DUN , IL TO dw
                                wdatd a AA AA AA
 E7E2
       E357
                                   (2*'W'+'S') mod 256 5 00 05 E
 E7E4
       01
                             db
              w pristing the training
 E7E5
       E35B
                                 wdats
             nocmd equ ($-cmdtb)/3 ;no. of commands
 0012
                     ingthrold !
 07E7
                       mlen equ $-mon
                                          ;monitor length
                                               A0 00
                         Time .list ob dang
                         .dephase
                             . a opiiase
                        subttl System RAM Definition
                             page
```

```
FDC-I Monitor, Release 4.0 MACRO-80 3.4 01-Dec-80
                                                       PAGE 1-35
   System RAM Definition
                                    .phase stack
     FF40
                                          64
                                                         :64 character input queue
                               queue: ds
(mag s FF80 s rest) T de la se
                                          $
                                                          ;queue end
                               quend equ
     FF80
                                          24
                                    ds
                                                          ;interrupt stack space
     FF98
                               intsp equ $
                                                          ; " pointer
     FF98
                               tssp: ds 2
                                                           ;tempo storage for sp
     FF9A
                                                          ; " " hl
                               tshl: ds 2
     FF9C
                          iobyte: ds
                                                          ;monitor i/o byte
                               : Lido et allugo
     FF9D
                               quein: ds 2
                                                          ; queue in pointer
     FF9F
                            queout: ds 2
                                                          :queue out pointer
     FFA1
                               instb: ds
                                                          ;input status sio b
     FFA2
                               outst: ds 1
                                                          ;output status pio a
     FFA3
                               bptr:
                                     ds
                                                          ; baud rate pointer
     FFA5
                                            1
                                                          : " change counter
                               betr: ds
     FFA3
                               cptr
                                     equ
                                            bptr
                                                          ; conv routine pointer
     FFA5
                               vent
                                     eau
                                            betr
                                                          verify errors count
     FFA6
                               tdf:
                                     ds
                                                          :time display flag
     FFA7
                               mtm:
                                     ds
                                            1
                                                          ;mini-floppy motor time
     FFA8
                               ustm:
                                     ds
                                            1
                                                          :user time-out
     FFA9
                                            1
                               sec:
                                     ds
                                                          ;real-time clock, seconds
     FFAA
                                                          ; " " , minutes
                               min:
                                     ds
                                            1
                                                                   11
                                                                 11
     FFAB
                                                                        , hours
                                     ds
                                            1
                               hour:
                                                                   11
                                                                 9.9
     FFAC
                                     ds
                                            1
                               vear:
                                                                        , year
     FFAD
                                                                 11
                                     ds
                                            1
                               day:
                                                                        , day
     FFAE
                                                               11
                                                                        , month
                               month: ds
     FFAF
                               indtb: ds
                                                          ;input sio b data
     FFBO
                               drdy0:
                                                          ;fdc, drive 0 ready flag
                                    ds
                                            1
                                                          ; " , " 1 " "
     FFB1
                               drdy1: ds
                                            1
                                                                 11
                                                                        88
     FFB2
                                                                    2
                               drdv2:
                                    ds
                                            1
                                                          ; ",
                                                               11 3 11
     FFB3
                               drdv3: ds
                                            1
     FFB4
                               rwdt:
                                            2
                                                          ; " , read/write data ptr
                                     ds
     FFB6
                               drvsz: ds
                                            1
                                                          ; " , drive size
                                                          ; 11
                                                              , done flag
     FFB7
                               fdone: ds
     FFB8
                                                          ; " , mode
                                            1
                               mode:
                                     ds
                                                          ; " , head/drive
     FFB9
                               hdr:
                                     ds
                                            1
                                                          : " , track no (c)
     FFBA
                               trk:
                                     ds
                                            1.
     FFBB
                                                          ; " , head (h)
                               hd:
                                     ds
                                            1
     FFBC
                                                          ; " , sector no (r)
                               sect:
                                     ds
     FFBD
                                                          : " . bytes/sector (n)
                               n:
                                     ds
```

```
FDC-I Monitor, Release 4.0
                       MACRO-80 3.4 01-Dec-80 PAGE 1-36
System RAM Definition
                                                     , end of track
 FFBE
                         eot:
                               ds
                                     1
 FFBF
                                                     , gap length
                         gpl:
                               ds
 FFC0
                         dtl: ds 1
                                                     , data length
                                                  ; " , sector size
 FFC1
                         rsz:
                               ds
 FFC2
                                   DB 1 1 edition.
                                                  : " . st 0
                         st0:
                               ds
                                                 ; 11
 FFC3
                              ds
                                  ups 1 basas
                                                     , st 1 (can also be pcn)
                         st1:
                                                 ; " , st 2
 FFC4
                         st2:
                               ds
 FFC5
                             ds
                                   1
                                                  : " . result phase c
                         re:
                                                  ; ",
 FFC6
                                                        n n h
                                  sps 1 gedet
                              ds
                         rh:
                                                  ; 11
 FFC7
                                                              " r
                         rr:
                              ds
                                   eb1 tgeed
 FFC8
                                                       11
                                                            n n
                                                  ; ",
                         rn:
                              ds
                                   ab 1 - b (ring)
 0037 and and nedlines:
                         cbl
                              equ sysram+512-$ ; command buffer length
 FFC9
                         cbuff: ds
                                     cbl
                              .dephase
                               subttl Symbol Table
                               end
```

١			Release	4.0.	MACRO-8	30 3.4	01-Dec-	-80	PAGE	S
	Symbol	Table							2 2 47	
	Maanaaa					50000				
	Macros:									
	Symbole									
	Symbols ADDR	E79E	AIO	E5A9	ASHEX	E17B	ASHX0	E181		
	ASHX1	E198	ASIO	E37C	ASPO	E38F	ASPA	E380		
	AUTO	0000	BAUDTB	E750	BCTR	FFA5	BDTB	E752		
	BKLEN	E24F	BOOT	EOBO	BPTR	FFA3	BS	0008		
	BTO	EOBB	CAN	0018	CANCEL	E167		00037		
	CBUFF	FFC9	CHGB		CHGBD	E5AE	CBL CMD 1	EOFC		
	CMD2	E109	CMD3	E5C3 E119	CMDTB	E7B1				
	CNCL						CMSG	E79B		
	CONVE	E172	CONV	E195	CONV 1	E19D	CONV2	E 1AC		
		E1B2	CPTR	FFA3	CR	000D	CRLF	E3ED		
	CT DA4	0047	CTCO	0008	DA	E1CO	DAO	E1C4		BECE .
	DA 1	E1CA	DA2	E 1D4	DAY	FFAD	DEL .	007F	FERV	
	DMA	0010	DOTC	E506	DPM	E777	DRDYO	FFB0	TATE	
	DRDY1	FFB1	DRDY2	FFB2	DRDY3	FFB3	DRST	E1F2		
	DRVST	E543	DRVSZ	FFB6	DST	E551	DTL	FFC0		
	EIGHT	FFFF	EM	E 1FE	EM1	E201	EM4	E22E		
	EM5	E233	EM6	E238	EOT	FFBE	FALSE	0000		
	FDCDN	E508	FDCDT	000D	FDCI1	E6A9	FDCI2	E6B1		Η,
	FDCI3	E6B5	FDCI4	E6BA	FDCI5	E6C2	FDCI6	E6CC		
	FDCI7	E6E2	FDCINT	E68E	FDCST	000C	FDDR	E485		
١	FDDRW	E484	FDONE	FFB7	FIL.	E247	FILL	E241		
	FILQUE	E5F3	FIVT	FEEO	FLQUE	E602	FM5	E763		
	FM8	E76D	FQUE	E60B	GO	E25E	GPL,	FFBF		
	GSTAT	E3AB	GTDAT	E31B	HD	FFBB	HDR	FFB9		
	HOUR	FFAB	IN	E267	INCMD	EOE6	INDTB	FFAF		
	INIT	EO5D	INIT1	E064	INIT2	E070	INIT3	EOAO		
	INP	E263	INPM	E3BC	INPT	E3DE	INPUT	E3CA		
	INST1	E12E	INST2	E135	INST3	E152	INST4	E157		
	INST5	E15D	INST6	E164	INSTB	FFA1	INSTR	E121		
	INTSP	FF98.	IOBYTE	FF9C	IORET	E60C	IOS?	E59B		
	ITI.	0021	IV	FFFE	IVT	E722	JRET	E611		
	KBDIN	E5D5	KBIN	E5EF	LDSP	EOEO	L.F	A000		
	MIN	FFAA	MLEN	07E7	MODE	FFB8	MON	E000		
	MONTH	FFAE	MOTOR	E559	MOVE	E274	MTM	FFA7		
	N	FFBD	N\$I	FFFF	NOCMD	0012	TO	E2C2		
	OUT	E2BD	OUTCH	E413	OUTST	FFA2	PAC	0005		
	PAD	0004	PBD	0006	PERSCI	0000	PIDT	E6F5		
	PINT	E614	PIOTB	E6F4	PODT	E760	POUT	E443		
	POUTO	E444	PRINT	E1E1	PRMT	E797	PROG	E2CC		
	PROG1	E2D4	PSTR	E1B7	QUEIN	FF9D	QUEND	FF80		
	QUEOUT	FF9F	QUEUE	FF40	RC	FFC5	RCAA	E587		
	RDAT	E2FB	RDATD	E2F6	RDATS	E2FA	RDF	E4EC		
	RDFD	E4EB	READ	E4E6	READID	E52E	REC	E2E6		
	RECAL.	E4B5	RH	FFC6	RLS	0028	RN	FFC8		
	RR	FFC7	RSZ	FFC1	RTAS	E40E	RTDE	E23B		
	RTDRDY	E3A3	RTHEX	E3F6	RTHI,	E409	RTHX	E3FF		
1	RTIVT	E3A7	RTR	E313	RTRES	E30B	RTSEC	E39F		
	RTSTO	E39B	RWDT	FFB4	SA	E439	SAC	0001		
	SAD	0000	SAOUT	E438	SB	E42E	SBC	0003		
	SBD	0002	SBIN	E3E5	SBOUT	E42D	SD	E334		

	. Table	Release	4.0	MACRO-	80 3.4	01-Dec-	-80	PAGE		
CDDU	F005	0.00	77.0							
SDRV	E337	SEC	FFA9	SECT	FFBC	SEEK	E4CB			
SHD	E4AD	SKIP	E 1 DF	SOM	E783	SPACE	E411			
SPEC	E478	SRCA	E5C7	SRCB	E578	SRDAT	E743			
ST2	OOOD FFC4	SRTDF	E397	STO	FFC2	ST1	FFC3			
STF1	E521	STACK	FF40	STATE	E3C2	STATIN	E3B8	OIRA		
STMU	E4A1	STSO	E514 E463	STHDR STS1	E4A4	STMODE	E48E			
STSECT		STSIZE	E45A	STSP	E472 E346	STS2 STSSP	E474			
SYSRAM		TANDON	0000	TC	0014	TDF	E34B FFA6			
TIMO	E63C	TIM1	E642	TIM3	E67E	TIM4	E680			
TIMER	E623	TM	0007	TRK	FFBA	TRUE	FFFF			
TSHL	FF9A	TSSP	FF98	USOUT	E6EC	USR	FFFF			
USTIME		USTM	FFA8	VCNT	FFA5	VERO	E289			
VER1	E28B	VER2	E28E	VER3	E2AC	VERF	E288		ASER	FAG
VERFY	E282	VRSN	0061	W2SEC	E570	WAIT	0018			
WARM	EODA	WDAT	E35C	WDATD	E357	WDATS	E35B			
WDT1	E36F	WDT2	E375	WRITE	E4F7	WTF	E4FD			
WTFD	E4FC	WTIO	EOD4	XCMD	E261	YEAR	FFAC			
									80PE	
									caná.	FD013
No Fa	tal erro	r(s)								
	х.									
										TRITE