### **OPERATIONS MANUAL**

## **ExpandoRAM II**



#### LIMITED WARRANTY

This unit is warranted for a period of ninety (90) days from the date of purchase to be free from material or workmanship defects. Should the product fail to perform to specifications retain a repaid to SD Systems and it will, at our option, are a replaced free of charge, provided the at a replaced during the warranty period. This warranty is invalid if product has been misused or modified. Warranty is limited to replacement of defective parts and no responsibility is assumed for damage to other equipment.

THERE ARE NO UNDERSTANDINGS, AGREEMENTS, REPRESENTATIONS, OR WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING ANY REGARDING FITNESS FOR A PARTICULAR PURPOSE, NOT SPECIFIED IN THE WARRANTY.

## OPERATIONS MANUAL

# EXPANDORAM II EXPANDABLE RANDOM ACCESS MEMORY

COPYRIGHT © 1979

BY SD SYSTEMS

JULY 1979

#### TABLE OF CONTENTS

SECTION	DESCRIPTION	PAGE
I 1-1 1-2	INTRODUCTION GENERAL DESCRIPTION PHYSICAL	1 1 2
II	FUNCTIONAL DESCRIPTION	4,5
III 3-1 3-2	CONSTRUCTION ASSEMBLY PROCEDURE CHECK OUT PROCEDURE	6 6,7 7-10
IV 4-1 4-2 4-3	UTILIZATION 16K OR 64K DEVICE SELECTION JUMPERS PROM INFORMATION SWITCH SETTINGS	11 11 11 11,12
	APPENDICES	
A B C D E	MEMORY DIAGNOSTIC SOFTWARE LISTING EXPANDORAM II TIMING DIAGRAM EXPANDORAM II PARTS PLACEMENT DRAWING EXPANDORAM II SCHEMATIC EXPANDORAM II PARTS LIST	

#### SECTION I

#### 1-0 INTRODUCTION

The EXPANDORAM II board provides a low cost means for expanding Random Access Memory capability for computers utilizing the S-100 bus structure.

The EXPANDORAM II is optimized for operation with SD Systems' SBC-100/200. The EXPANDORAM II uses the Z-80 refresh signal and will operate at 4 MHZ if sufficiently fast rams are used.

#### 1-1 GENERAL DESCRIPTION

The EXPANDORAM II board is a high performance dynamic RAM board using state-of-the-art MOS dynamic memory devices. The EXPANDORAM II may be configured to have a memory capacity of 16K, 32K, 48K, or 64K bytes of memory using the MK 4116 (16,384X1 MOS dynamic RAM) or 64K, 128K, 192K, or 256K bytes of memory using the MK4164 (65,536X1 MOS dynamic RAM) memories. Other notable features of the EXPANDORAM II board include:

- (1) Phantom output disable or manual switch selectable output disable.
- (2) Typical power dissipation of 5 watts
- (3) 4 MHZ operation
- (4) Port Addressable board select for multi-user system
- (5) With 4164's, 4-64K banks are available

#### 1-2 PHYSICAL

The EXPANDORAM II board is implemented on a single 5.25" x 10.0" x 0.65" Printed Circuit board. The board requires three DC voltages at levels of +7V to +10V, +14V to +18V, and -14V to -18V. The EXPANDORAM II board is interfaced to the system by connector J-1. Table 1-1 lists the overall specifications for the EXPANDORAM II board.

### TABLE 1-1

SPECIFICATIONS

Memory Capacity

Up to 65,536 bytes (16K RAM) Up to 262,144 bytes (64K RAM)

Memory Access

200 ns max.

Memory Cycle

375 ns min.

Interface Levels

TTL Compatible

Power (2 us memory cycle)

+7V to +10V @ 400mA (max) +14V to +2-V @ 200mA (max) -14V to -20V @ 30mA (max)

Physical Dimensions

5.25" x 10.0" x .65"

Operating Temperature

0 degree C to 50 degree C

### TABLE 1-2 CONNECTOR J1 PIN OUT FOR 32K/64K EXPANDORAM II

PIN #	SIGNAL NAME	DIRECTION	DESCRIPTION
1,51 2 52 25 27 79,80,81,	+8V to 10V +14V to 20V -14V to -20V #1 P WAIT	Input Input	Power Power Power Phase 1 clock Wait
31,30,29, 82,83 84,34,37,	A0-A7	Input	Address bus bits 0-7
87,33,85, 86,32 36,35,88,	A8-A15	Input	Address bus bits 8-15
89,38,39, 40,90 95,94,41, 42,91,92,	D0-0 to D0-7	Input	Data bus in
73,43 44 47 66 68 72 78	DI-0 to DI-7 SM1 MEMR RFSH MEMW PRDY PDBIN	Output Input Input Input Input Output Input	Data bus out Machine cycle one Memory read Refresh (Z80 CPU card) Memory write Ready Data bus in
100,50 45 99 67	GROUND SOUT POC PHANTOM	Input Input Input	Port Output Power on Clear Phantom Disable

#### SECTION 2

#### 2-0 FUNCTIONAL DESCRIPTION

The major functions of the EXPANDORAM II board are shown in figure 2-1. The following functions make up the memory interface: memory array, memory decode and control, address multiplexer, and data buffer.

Memory Array - The memory array consists of up to 32 (16K or 64K) dynamic random access memory elements. Each 16K has a 16,384 x 1 bit capacity, while the 64K has a 65,536 x 1 bit capacity. The 32 (16K or 64K) RAMS are organized into four banks of eight RAMS each. The eight RAMS each contribute one bit to an addressable location. The total storage capacity of the EXPANDORAM II is 64,536 or 262,144 bytes, depending on the type of memory device used (16K or 64K).


Memory Decode and Control - The memory decode and control section is responsible for generating the timing signals for the memory array, address multiplexer, and data buffer. Timing within the memory decode and control section is generated by a TTL compatible delay line. An 82S130 PROM is used to select the proper banks according to the address lines, board select switches, and the board select latch. Two versions of this prom are available.

Version 1 is for use with memory swapping applications. Version 2 is to allow the board to work in a standard manner.

Address Multiplexer - The address multiplexer is responsibile for taking the address bits from the address bus buffers and multiplexing the proper row and column address into the memory array under control of the memory decode and control section.

Data Buffers - The data buffers, controlled by the memory decode and control section, isolate the memory array from the data bus.

Port FF Board Select - The port FF board select decodes port FF and latches the output data on the board.



#### SECTION 3

#### 3-0 CONSTRUCTION

The EXPANDORAM II board kit is intended for those persons who have had some prior experience with kit building and digital electronics. If you do not fall into this category, it is highly recommended that you find an experienced person to help you assemble and check out the board.

Appendix F shows the parts list for the EXPANDORAM II board. Double check all parts against the parts list.

#### 3-1 ASSEMBLY PROCEDURE

- $\searrow$  (1) Install the IC sockets in their proper locations. NOTE: No sockets for U2 or DIP switch S3.
  - (2) Install the resistors as follows:
    - (N) R1, R4 33 Ohm (Orange, Orange, Black)
    - 🔪) R2, R6, R8 1K Ohm (Brown, Black, Red)
    - 🔪) R3 3.3K Ohm (Orange, Orange, Red)
    - 🔪) R5 150 Ohm (Brown, Green, Brown)
    - (N) R7 10K Ohm (Brown, Black, Orange)
    - (V) R9 470 Ohm (Yellow, Violet, Brown)
    - 📐) R10 200 Ohm (Red, Black, Brown)
    - (N) Resistor packs: RP1 3, 4, 5 10 Pin SIP 3.3K RP2 6 Pin SIP - 3.3K

NOTE: Pin 1 of each SIP is designated by a notch or a dot on one end of the package.

- (3) Install Diodes CR1, and CR2 with the banded end as shown on the PC board.
  - (v) CR1 1N751
  - (A) CR2 1N914/1N4148
- (4) Install the capacitors as follows:
  - (Note Polarity)
  - (a) C2,C4,C6,C7,C9,C10,C13,C17-64 .1MF MICA
  - (V) C15,C3 200PF MICA
- (5) Install the two voltage regulators with the heat sink, using the 6-32 hardware supplies. NOTE: There are two types of voltage regulators, a +5V and a +12V. Be sure that the regulators are installed as shown on the PC board.
  - (V) VR1 +5V 7805/LM 340-5
  - (4) VR2 +12V 7812/LM 340-12
- (6) Install the wire wrap pins. <u>NOTE</u>: It is not necessary to install the wire wrap pins if the board is to be set up for only one type of microprocessor. The wire wrap pins are for those who will be reconfiguring the board frequently.
  - (7) Install DIP switches.
    - (The ON side should be toward the top of the board)
  - (8) Double check all solder connections for cold solder joints, unsoldered connections, or shorted connections.

### 3-2 CHECK OUT PROCEDURE

(1) Install the board in the computer and measure the output of the

+5V and +12V regulators, VR1 and VR2, VR1 = 5 volts( ) VR2 = 12 voltsMeasure the power supply voltages in the memory array. (Any of the memory array IC sockets can be used.) Pin 1 U29 = -5V( ) Pin 8 U29 = +12V( ) Pin 9 U29 = +5V( )DO NOT PROCEED WITH BOARD CHECK-OUT UNTIL ALL POWER SUPPLY NOTE: VOLTAGES ARE CORRECT. The TTL logic and MOS memories can be permanently damaged if improper voltages are applied. Install the IC's in their sockets observing the Pin 1 designation (3) on each socket on the PC board. 74LS244 ( ) U1 74LSØØ ( ) U14 33 Ohm DIP Delay Line ( ) U15 ( ) U2 74LS162 ( ) U3 741S1Ø ( ) U16 ( ) U17 74LSØØ ( ) U4 74LS2Ø ( ) U18 74LS14 ( ) U5 74LSØØ ( ) U6 74LS74 ( ) U19 74LS30 ( ) U20 74LS373 ( ) U7 74LSØ2 ( ) U21 74LS74 ( ) U8 **82S130** 74LS393 ( ) U22 74LS14 ( ) U9 74LS244 ( ) U10 74LSØØ ( ) U23

( ) U24

( ) U25

74LS244

74LS244

( ) U26 - 57 - RAMS

( ) U11 74LS368

( ) U12 74LS14

( ) U13 74LS174

- \*() U26-33 (Bank 0)
  - ( ) U34-41 (Bank 1)
  - () U42-49 (Bank 2)
  - () U50-57 (Bank 3)

\*NOTE: If less than 64K is being installed on the board then refer to Section IV under ADDRESSING SWITCH to determine in which Bank the memory should be installed.

- (4) Double check all IC's for proper orientation and location.
- (5) Refer to UTILIZATION SECTION for proper configuration of jumper options, and connect jumper options as required.
- (6) Install board into computer and turn on power.
- (7) By using front panel or monitor program, deposit data into a memory location that falls within the boundaries of the EXPANDORAM II board. Now examine the same location in which data was deposited. If the proper data is not read back, power the system down and double check the following:
  - (1) Check ADDRESSING DIP Switch and board Select Dip Switch for the correct settings.
  - (2) Check jumper options.
- (8) Reinstall the board and once again try to write and read data from the EXPANDORAM II board by the use of a front panel or monitor program. If some of the data bits appear to be stuck, power down the board and examine the memory array for bent pins, or a defective

memory device. If the board does not respond in any way to write or read data, then examine the TTL IC's for bent pins or improper insertions into the socket.

- (9) If the read/write test is successful, verify that memory on the EXPANDORAM II can be accessed in every bank of memory that is installed on the board.
- (10) If all banks can be written to and read back properly, complete check-out of the board by loading the memory test that is shown in Appendix A. Execute the test and verify that all locations within the memory array are functional.

NOTE: When executing the memory diagnostic, it is recommended that the memory board <u>not</u> be on an extender card. Use of an extender card may introduce external noise into the board.

#### SECTION 4

#### 4-0 UTILIZATION

This section will explain the various options for the EXPANDORAM II memory card.

### 4-1 16K or 64K DEVICE SELECTION JUMPERS

Two types of RAMS may be used with the EXPANDORAM II. These are the 16K RAM (4116) and the 64K RAM (4164). The board comes in a standard configuration that uses 16K RAMS. In order to use the 64K RAMS the following cuts and connections must be made:

- A. Cut etch between E1 and E2
- B. Cut etch between E4 and E5
- C. Cut etch between E6 and E8
- D. Connect E2 to E3
- E. Connect E6 to E7

#### 4-2 PROM INFORMATION


There are two proms available for use with the EXPANDORAM II. These proms perform memory decoding. One is for use with 16K RAMS and the other for use with 64K RAMS. There are also proms for use with a multi-user system.

#### 4-3 SWITCH SETTINGS

The information for the switch settings of S3 for the EXPANDORAM II is given in Figure 4-1.

#### 4-3 SWITCH SETTINGS

Port FF is used to select the Memory page (64K) to be accessed by the CPU. Up to 8 pages (0-7) may be in a system simultaneously, by using either 8 Expandoram II boards populated with 16K RAMS or 2 Expandoram II boards populated with 64K RAMS. The pages are accessed by outputting the page number to port FF.



# APPENDIX A MEMORY DIAGNOSTIC SOFTWARE LISTING


```
ST # SOURCE STATEMENT
ADDR
      OBJECT
                    0001 ;TRANSLATED FROM DEC 1976 INTERFACE MAGAZINE
                    0002 ;
                    0003 ; THIS IS A MODIFIED ADDRESS STORAGE TEST WITH
                    0004 : AN INCREMENTING PATTERN
                    0005 ;
                    0006 ;256 PASSES MUST BE EXECUTED BEFORE THE MEMORY
                    0007 ; IS COMPLETELY TESTED
                    0008;
                    0009 ; IF AN ERROR OCCURS, THE PATTERN WILL BE STORED
                    0010 ;AT LOCATION '002C'H AND THE ADDRESS OF THE
                    0011 ; ERROR LOCATION WILL BE STORED AT '002D'H
                    0012 ; AND '002E'H.
                    0013 ;
                    0014 : THE CONTENTS OF LOCATIONS '000C'H AND'001D'H
                    0015 ; SHOULD BE SELECTED ACCORDING TO THE FOLLOWING
                    0016 ; MEMORY SIZE TESTED
                    0017 :
                    0018 ; TOP OF MEMORY TO
                    0019 ;BE TESTED
                                                            VALUE OF EPAGE
                    0020 ;
                    0021 ;
                                                                   H'01'
                                4 K
                    0022 ;
                                                                   '20'H
                                8K
                    0023;
                               16K
                                                                   '40 'B
                    0024 ;
                                                                   '80'H
                               32K
                    0025;
                                                                   'CO'H
                               48K
                    0026 ;
                                                                   'FF'H
                               64K
                    0027 :
                    0028 : THE PROGRAM IS SET UP TO START TESTING AT
                    0029 ;LOCATION '002F'H. THE STARTING ADDRESS FOR THE
                    0030 ; TEST CAN BE MODIFIED BY CHANGING LOCATIONS
                    0031 ;'0003'H-'0004'H AND '0011'H-'0012'H.
                    0032 ;
                    0033 :TEST TIME FOR A 16K BY 8 MEMORY IS APPROX. 4 MIN
                    0034 ;
                    0035;
                                  PSECT
                                          ABS
>0000
                    0036;
                                  ORG
                                          H0000
                   0037 ;
0000
     0600
                                 LD
                                          B,0
                                                    :CLEAR B PATRN MODIFIER
                    0038 ;LOAD UP MEMORY
0002
     212F00
                    0039 LOOP:
                                 LD
                                          HL, START ; GET STARTING ADDR
0005
     7D
                    0040 FILL:
                                                    ;LOW BYTE TO ACCM
                                  LD
                                          A,L
0006
     AC
                    0041
                                 XOR
                                          H
                                                    :XOR WITH HIGH BYTE
0007
     8A
                    0042
                                 XOR
                                                    :XOR WITH PATTERN
8000
     77
                    0043
                                 LD
                                          (HL),A
                                                    ;STORE IN ADDR
0009
     23
                    0044
                                  INC
                                          ^{
m HL}
                                                    ; INCREMENT ADDR
A000
     7C
                    0045
                                 LD
                                          A,H
                                                    ;LOAD HIGH BYTE OF ADDR
000B
     FE10
                                                    ; COMPARE WITH STOP ADDR
                    0045
                                  CP
                                          EPAGE
000D
     C20500
                    0047
                                  JΡ
                                          NZ, FILL ; NOT DONE, GO BACK
                    0048 ; READ AND CHECK TEST DATA
0010
     212F00
                    0049
                                 LD
                                          HL, START ; GET START ADDR
0013
     7D
                    0050 TEST;
                                  LD
                                          A,L
                                                    :LOAD LOW BYTE
0014
     AC
                    0051
                                  XOR
                                                    :XOR WITH HIGH BYTE
                                          H
0015
     AB
                    0052
                                  XOR
                                          В
                                                    :XOR WITH MODIFIER
0016
     BE
                    0053
                                          (HL)
                                  CP
                                                    COMPARE WITH MEMORY LOC
0017
                                          NZ, EXIT ; ERROR EXIT
     C225000
                    0054
                                  \mathbf{JP}
PIA
IB
     23
                    0055
                                  INC
                                          HL
                                                    ;UPDATE MEMORY ADDR
     7C
                    0056
                                  LD
                                          A,H
                                                    ;LOAD HIGH BYTE
                                                    ; COMPARE WITH STOP ADDR
001C
     FE10
                    0057
                                  CP
                                          EPAGE
001E
     C21300
                   0058
                                                    :LOOP BACK
                                  JΡ
                                          NZ, TEST
0021
                                                    ;UPDATE MODIFIER
     04
                    0059
                                  INC
                                          В
     C30200
0022
                                          LOOP
                                                    ;RST WITH NEW MODIFIER
                    0060
                                  JP
```

0025 0028 002B	222D00 322C00 76		;ERROR EXIT	EXIT LD LD HALT		;SAVE ERROR ADDRESS ;SAVE BAD PATTERN ;FLAG OPERATOR
>002C		0065	PATRN:	DEFS	1	
>002D		0066	BYTE:	DEFS	2	
002F	2F00	0067	START:	DEFW	\$	
0031	3100	8 200		DEFW	\$	; PLACE FOR FIRST ADDR
>0010		0069 0070	EPAGE:	EQU END	10н	;SET UP FOR 4K TEST


# APPENDIX B EXPANDORAM II TIMING DIAGRAM

#### INSTRUCTION OF CODE FETCH






#### MEMORY READ OR WRITE CYCLES




# APPENDIX C EXPANDORAM II PARTS PLACEMENT DRAWING



),

*,* .

# APPENDIX D EXPANDORAM II SCHEMATIC



# APPENDIX E EXPANDORAM II PARTS LIST

## SD Systems

P.O. Box 28810 • Dallas, Texas 75228 214-271-4667

### **BILL OF MATERIALS**

Tirle:	EXPANDORAM II OIC				Rev.				
<u> </u>	<u></u>		KAI				O	0160	<u> </u>
Date	Relec	ised:		Approved:				Sheet 2	of 2
Item no	Qty	SD-P/N		Description				Unit Cost	Extension
25		7020073	IKA	5% 4 Watt Res. F	72, RO	, R 8			
26				16 Pin Dip Resister					
27				( N 6 Pin Sip Resiste			i		
28				(A 10 PINSIP Resistor 1			- 1		
29				1		P4+5			
30		7010366	Delo	14 Line DDU-4-51	25 <b>0</b>	u2			
31	١			osition Dip Switch			3		
<u>3λ</u>				at SINK 6106-13					
<b>73</b>	2	7130006	6-3	32×318 Screw Pl	nilli po	5 Head			
34				32 Nut					
35		7040003	1N	151-5v Zener Di	ode 1	CR1			
36	1	7160001	78	05 5 Volt Regul	ar V	<u>R1</u>			
37	1	7160003		12 12 Volt Regula					
3 <u>8</u>			<u> </u>						
39	1	7020097	IOK	2 590 Y4 Watt Res	istor	R7			
40	1	7040001	1 N	914 CR2	·				
41				on 5% 14 Watt Res					
42	1	70,20085	3.3	Kr 5% 4 Watt Ro	sistor	R3,	11		
			ļ						
	<u> </u>								
	ļ				<u> </u>				
<b>/</b> _	<del> </del>		<u> </u>						
	<del> </del>		<u> </u>						

## SD Systems

P.O. Box 28810 • Dallas, Texas 75228 214-271-4667

### **BILL OF MATERIALS**

Title:		EXPAN	DORAM II , OIOO		Rev.
Date	Relea		Approved: Low Ring	Sheet	o1 2
Item no	Qty	SD-P/N	Description	Unit Cost	Extension
		7000012	P.C.B. Board 0100162		<u> </u>
2	4	7010160	741500 UI, U7, U5, U10		
3		7010162	74L502 U7		
4	)	7010168	74L510 U3		<u> </u>
5	3	2010172	74L514 WIZ. UZZ, U18		
ھ		7010174	74L620 U4		
7	1_	7010180	74L530 U19		
8	જો	7010195	741574 46, 421		
9	-	701 <b>037</b> 0	825130 U8		
10	1_	7010232	74L5162 U16		
11.		7010241	74LS174 W13		
12	Ų	7010264	74L5244 U23, U24 U25, U14		
13		7010303	74L5368 UI		
14	1	7010304	74LS373 U20		
15		701031R	74L5393 U9		
	7-		14 Pin Solderfail Dip Sockets		
		1	16 Pin Soldertail Dip Sockets		
			20 Pin Soldertail Dip Sockets		
19	56	7030007	.1MF Mica Capacitor 17 thru 64		
20			200PF Mica Capacitor C15, C3		
21	1	, I	10MF Tantalum Capacitor C1.5,8 12,14,16		
22	2	7020037	33 2 5% 1/4 Watt Resistor R4 R1	ļ	
23	1	7020056	2002 5% 4 Watt Res. RIO		
24	1		4702 5% 1/4 Watt Res. R9		