# VIDEO TERMINAL INTERFACE MANUAL

Copyright 1976 IPC

# **POLYMORPHIC SYSTEMS**

737 South Kellogg Avenue Goleta, California 93017

		·		
			•	

# PolyMorphic Systems Video Terminal Interface Assembly and Operation

			т	able of C	ontents		Page
1.	Asse	mbly In	structi	ons			1-1
	1.1	Check	compone	nts			1-1
	1.2	Instal	linteg	rated cir	cuits		1-5
	1.3	Instal	l discr	ete compo	nents		1-8
	1.4	Select	line l	ength			1-10
	1.5	Select	addres	s locatio	n		1-11
	1.6	Interf	ace TV	monitor o	r receiver		1-12
	1.7	Connec	t keybo	ard			1-13
		1.7.1	connec	tor confi	guration		1-14
		1.7.2	keypre	ss strobe	:		1-15
		1.7.3	option	al voltag	e regulato	r	1-17
	1.8	Instal	loptio	nal on-bo	ard clock		1-17
2.	Theo	ry of 0	peratio	n			2-1
	2.1	Block	<b>dia</b> gram				2-1
	2.2	Schema	tic dia	gram			2-3
		2.2.1	charac	ter gener	ation		2-4
		2.2.2	raster	and timi	ng .		2-5
		2.2.3	charac	ter and r	aster sync	hronization	2-7
		2.2.4	externa	al bus an	d keyboard	interfacing	2-9
3.	Trou	b Teshoo	ting				3-1
	3.1	Power	nains				3-2
	3.2	Signal	tracing	g			3-3
		3.2.1	video	interface			3-5

## Table of Contents, Continued

				Page
		3.2.2	localizing on the video path	3-5
		3.2.3	localizing on the EOC (end of character) path	3-8
		3.2.4	localizing on the dot clock path	3-9
		3.2.5	localizing on the horizontal blanking path	3-10
		3.2.6	sweep and symbol relates counter patterns	3-12
	3.3	Diagno	stic aids	3-15
		3.3.1	time calibration	3-16
4.	Soft	ware		4 - 1
	4.1	Video	terminal software	4-1
	4.2	Granhi	cs software	4 ~ 8

# Appendixes

- A. ASCII Character Set
- B. Character Fonts
- C. Chip Pincuts
- D. Graphics Character Set

Introducing the PolyMorphic Systems Video Terminal Interface Here is your PolyMorphic Systems video terminal interface (VTI). With it, you can display 16 lines of 32 or 64 characters (dependint on options) on a TV monitor or slightly modified TV receiver. The character-forming dot matrix projected onto the TV screen is seven dots wide by nine dots high, embedded in a ten-by-fifteen field, for distinct, natural-looking, easily readable symbols. The VTI will display upper and lower case letters, punctuation, numbers, a special set of symbols representing the ASCII control characters, plus another special set of 64 graphics plotting characters. The special graphics capability allows you to display a plotting grid with up to 48 by 128 cells in addition to any other characters. Board circuitry includes an input port for an ASCII keyboard, making it a complete interface between keyboard, computer, and TV. If you have purchased an assembled unit, proceed to section 1.5.

- Assembly Instructions
- 1.1 Component check

The video terminal interface kit contains several bags of parts. The standard kit, which produces lines of 32 characters on the video screen, consists of 3 bags of parts, number Ø through 2. The memory option (for a 64-character line), if ordered, is in the bag numbered 3. A complete socket set, also optional, is in the bag numbered 4. Check the kit to be sure you received

PolyMorphic Systems Video Rev 0.0 Page 1-2 the correct bags. Check each bag according to the parts list on the following page to see that the parts are all present. If the parts or their equivalents are not provided as listed, see the warranty information sheet.

#### VIDEO TERMINAL INTERFACE PARTS LIST

#### Bag #Ø Integrated circuits

```
Oty.
         P/N
         AM9111A or P2111A-1 or AM91L11A
1
         MCM6571A or MCM6574 or MCM6576
1
         8212 or SN74S412 or MCM 6575
         N8274
1
        DM8131
1
        74LS00
2
1
        74LS02
1
        7407
        74LS20
1
        74LS74
2
1
        74123 or 74LS123
2
        74LS138
2
        74150 or 74LS150
5
        74LS157
3
        74161 or 74LS161
3
        DM8097 or N8T97 or SN74367
74273 or 74LS273
1
        SN74393
2
1
        745124
        24 pin socket (for IC #36)
14 pin socket (for keyboard plug)
1
1
1
        74LS132
BAG #1
1/
        82 ohm 뉳W 10% (grey-brown-black)
        150 ohm ½W 10% (brown-green-brown)
220 ohm ¼W 10% (red-red-brown)
470 ohm ¼W 10% (yellow-violet-brown)
1
20
        10K ohm trimpot
1
        1N5225B 3.0 V Zener
        1N759 12.0 V Zener
1
        LM340T 5.0 or MC7805P
1
        1000 ohm ¼W 10% (brown-black-red)
3
2 /
        4700 ohm &W 10% (yellow-violet-red)
        0.0047 F + 10% CW 15 472K
1
1 ~
        2N5449 transistor
1
        27 PF capacitor
        22 PF capacitor 39 PF capacitor
1
1
5
        10 F capacitor
```

### VIDEO TERMINAL INTERFACE PARTS LIST

#### BAG #2

```
Qty. P/N
       2200 ohm ¼W 10%
         (red-red-red)
       .1 F capacitor
6106B-14 heat sink
6-32 X 3/8 machine
21
1
1
        screw
        #6 hex nut
1
        #6 lockwasher
```

solder, wire, sleeving

#### BAG #3 Memory option

AM91L11A .I F capacitor

#### BAG #4 Socket kit


3			socket socket
8			
0 17			socket
			socket
10			socket
1	14	pın	dip switch

1 circuit board

#### 1.2 Install integrated circuits


Load all components from the TOP of the board, which is viewed when the 100 pin bus connector is pointing down and the large etched word "VIDEO" is legible at the upper right. If you have purchased the socket option, insert the appropriate sockets as indicated by the column giving the number of pins on each device. Insert the dual-in-line packages into the board by referring to the order of installation on page and to figure 1-1 for each device location and orientation. For the 32 character line, IC's 22, 23, 24, and 25 are omitted, as these chips comprise the memory option. Solder all pins on each device from the bottom of the board, being careful not to create solder bridges to adjacent pins or traces. If you are not familiar with DIP insertion and soldering techniques, refer to the enclosed sheet on DIP handling.

>



( ) The last integrated circuit, IC42, is a 7805 or LM340-5.0 5 volt regulator. It is not in a dual-in-line package but has a metal tab and three leads. Place the hole in the metal tab over the hole in the large heat sink area on the upper left of the circuit board. Orient the three leads downward over the three

<sup>\*</sup> The polarity may be ambiguous; the oblong groove indicates the device orientation.



holes shown in figure 1-1, and note where to bend them to go through. Bend them with small pliers, and check to see that when the three leads go through the board the mounting holes line up. Then insert the 6-32 screw from the bottom of the board, place the heat sink over the screw from the top, and insert the regulator leads into the board while the tab slips over the machine screw. Use the lockwasher and nut to secure the regulator and heat sink to the board. Solder the three leads and trim them.

#### 1.3 Install discrete components

- ( Insert .1 F ceramic disc bypass capacitors C1 through C10 and C15 through C23 as shown in figure 1-1. If you have purchased the 64 character option, insert capacitors Cl1 through Cl4 adjacent to the optional memory chips.
- (V) Insert 2200 ½W resistors (red-red-red) RI through R6, R8, R10, R11, and R13.
- Insert 1K ¼W resistors (brown-black-red) R7, R9, and R19.
- Insert 4.7 K &W resistors (yellow-violet-red) R12 and
- Insert 82 W (gray-red-black) resistor R15.
- Insert 220 ¼W (red-red-brown) resistors R16 and R18.\*
- Insert 470 ¼W (yellow-violet-brown) resistor R 17.
- Insert 150 %Watt resistor R20. This may need to be installed vertically over the right-hand pad.
- Insert 3 volt zener diode Z1 as shown in figure 1-1. Note the polarity of the diode as indicated on the board. (1N5255)

<sup>\*</sup> For details on how to install resistor R18, see next page.

- ( ) Insert 12 volt zener diode Z2 as shown. Note the polarity as indicated on the board. (1N759)
- Insert 10 F tantalum capacitors C24, C27, C28, C29 and C31. Note the polarity marked on the board and indicated by a + or dot on each capacitor. C24 is oriented with the positive side nearest the edge connector.
- ( V) Insert .I F ceramic disc capacitors C30 and C32 as as shown in figure 1-1.
- ( of Insert 4700 pF capacitor C25.
- ( ) Insert 27 pF capacitor C33
- ( ) Insert 10K trim potentiometers R21 and R22.
- (C) Cut a piece of teflon tubing about 5/8" long. Insert jumper in area adjacent to IC34 as shown in Fig. 1-1
- ( Insert 2N5449 transistor C E Q1 as shown. Bottom view
- Insert capacitor C26. If you have the 32 character option the value is 39 PF. If you have the 64 character option the value is 22 PF.

Solder all components on the back of the board and trim the leads.

Resistor R18 is installed at a point in the circuitry that is also convenient to use as a troubleshooting test point, as described in Section 4. Troubleshooting requires disconnecting the right side of R18. To make disconnection easy, insert a bit of trimmed-off component lead into the right-side mounting hole of R18 (immediately adjacent to pin 7 of IC 30) and solder it to the board. Then attach the right lead of R18 to this bit of wire.





Figure 1-2

#### 1.4 Select line length

Several jumper pads on the board must be connected to allow the memory addresses to be scanned in 32-character lines or 64-character lines. Near the center of the board is a region resembling that depicted in figure 1-3. On the lower right is a region similar to figure 1-4.






Figure 1-4

Make connections between the pads as shown in the following table. Use short lengths of the uninsulated wire provided, except for the long connection between F and G.

32-character line			. <u>64</u>	64-character line		
Α	no	connection	А	to	В	
В	to	C	С	to	D	
D	to	E	Ε	to	F	
F	to	G (use sleev	ed wire G	to	Н	
	to	I provi	ded) I	to	J	
J	to	K	K	no	connection	

In addition, there are three jumper pads at the top of IC17 (adjacent to pins 1 and 14). For a 32-character line, jumper from the center pad to the pad nearest pin 1. To get a 64-character line, jumper from the center pad to the pad nearest pin 14 of IC 17.





Figure 1-5

#### 1.5 Select address location

The video terminal interface interacts with the Altair bus as a block of memory and an input port. The block of memory (½K or 1K bytes, depending on the line length option) can be located at any address from Ø to 63K in 1K increments. Location is determined by comparing the 6 most significant bits of the memory address with 6 jumper selected bits. To reduce the complexity of the circuitry, the memory block selection also determines the address of the input port. The 6 most significant bits of \* Software written for this product will generally locate it at hexadecimal address 8800.

the one byte address for the input port must match the six jumper selected bits. The two least significant bits are not compared for the input address, so their state is arbitrary.

The address selection jumper area is located in the lower left hand region of the board, adjacent to IC5. Each of the six most significant bits of the address is tied with a resistor to +5V, so that they are normally in the binary state 1. Any or all of them may be jumpered to ground to put them in the binary state Ø. Note the two rows of pads to the left of IC5 (see Fig. 106). These pads are a dual-in-line spacing so that a DIP switch may be used for address selection, if desired. Normally the address line on the right may be jumpered or switched directly to the grounded pads on the left, to produce a logical zero, with the bit sequence as shown in Figure 1-6.



#### 1.6 Interface TV monitor or receiver

As it stands now, your unit should work if connected via coaxial cable to a video monitor or modified television set.\* Because of rigid FCC requirements, the circuit has been designed to be

<sup>\*</sup> If random characters do not appear on "power up," some adjustment of the horizontal frequency on the back of the receiver or monitor may be required.

connected directly to the video input circuit of a television set. The video board's output must be connected to the input of the television's video amplifier, which is located between the last video IF stage and the video output circuit. When you break the circuit right at the input to the video amplifier, you will probably have to provide a DC bias circuit for the stage, since in most cases it is supplied by the now-disconnected video IF amplifier. The best interface circuit will vary from set to set, but frequently a capacitive coupling to a resistive bias circuit is adequate. The coupling capacitor is typically a 1-5 f tantalum, oriented with the positive side connected to the video input amplifier. IMPORTANT: Check to see that the chassis of your TV is isolated by a transformer from the 110 VAC line. If the chassis is not so isolated, but rather a polarized plug has been used on the line cord, FATAL INJURY COULD RESULT from possible electrical shock. If you must use this type of set, either isolate it with a transformer or isolate the video signal with an opto-isolator between the video terminal interface and the video input connection to the TV set. Under no circumstances should the polarized plug be trusted to maintain the isolation from the line voltage.

#### 1.7 Connect keyboard

At the upper right hand corner of the video terminal interface board is the keyboard input port. This port provides a latched 8 bit parallel input capability which completely interfaces with many ASCII keyboards. Keyboards usually indicate a keystrike to the computer via a strobe line, in addition to the eight parallel input lines. The signal on this line changes state -- from high to low or from low to high -- to indicate a keystrike. Hookup varies according to whether the stroke on your keyboard is "positive going" (rising in voltage to indicate keystrike) or "negative going" (dropping to indicate keystrike).

#### 1.7.1 Connector configuration

The parallel input from the keyboard is designed to come in over a ribbon cable terminated by a dual-in-line header. This header plugs into the 14 pin DIP socket at the extreme upper right hand corner of the board. The 8 parallel input lines are connected to pins 1 through 8 of this socket, with 1 being the least significant bit. Pin 9 carries the strobe, which may be "positive going" or "negative going," as discussed in the next section. Pins 10, 11, and 12 are grounded. Pin 13 is the output from the optional\* negative voltage regulator, as discussed in section 2.3.3. Pin 14 carries +5 volts as the primary supply for most keyboards.

Figure 1.7

Keyboard Input Connector

DATA IN 1

DATA IN 2

DATA IN 3

DATA IN 4

DATA IN 5

DATA	IN	Ø	ī	14	+5 VOLTS
DATA	IN	1.	2	13	NEG REG
DATA	IN	211	3	12	
DATA	IN	3	4	11	GND
DATA	IN	4	5	10	
DATA	IN	5 -	6	9	KEY STROBE
DATA	IN	6	7	8	DATA IN 7

<sup>\*</sup> Used when the keyboard requires a negative supply. The user should select and obtain the components suited to his keyboard.

#### 1.7.2 keypress strobe

and

When the processor accesses the video terminal interface with an input instruction, the state of the keyboard input latch is transferred to the accumulator. However, proper use of the keyboard requires that the processor establish two conditions before using the input data. It must establish that


- 1) a key has been pressed
  - 2) this particular key depression has not been previously serviced.

These functions are accomplished by making the keypress strobe information available to the processor.

The keypress strobe line is an additional keyboard output line running in parallel with the data lines. This line signals every key depression by a pulse. This pulse can be used in two ways to inform the processor that the necessary input conditions are met. The pulse can be used to

- interrupt the processor by setting an interrupt service latch contained on the input buffer,
- or 2) indicate the keyboard state via the most significant data bit. This is possible since the ASCII character set can be encoded in 7 bits.

The jumper connections which allow the strobe line to be used on an interrupt or a status bit basis are shown in figure 1-8.






Figure 1-8


#### 1.7.3 optional voltage regulator

Provision has been made for the optional negative voltage regulator required by a number of keyboards. The pads and traces for this voltage supply are located adjacent to the keyboard input socket, just above the large etched work "VIDEO." The supply regulates the -16V line by means of a resistor and zener diode stabilized by two capacitors. The four components are laid out in parallel, with the resistor nearest the socket, then the disc capacitor, the zener, and the tantalum capacitor in order below that. The choice of resistor and zener values depends on the voltage and current requirements of the keyboard.

#### 1.8 Install optional on-board clock

Do not perform this step unless you are interfacing with a system that does not provide a clock.

The timing circuitry of the video terminal interface is synchronized to the 2 MHZ Altair system clock, which then determines the horizontal and vertical retrace rates. If the VTI is connected to some system other than an Altair-compatible bus, a 2MHZ clock may not be available. For this reason, provision has been made for an on-board clock.



Shown in Figure 1-9 is a region of the board adjacent to IC 28.

By inserting a 2MHZ crystal (i.e., as close to 1.9445 as possible for maximum stability of image) in the location shown,

a 2MHZ TTL compatible clock will appear on pin 10 of IC 28. This can be jumpered to the bus clock input as shown. Since the on-board clock will then be driving the bus connector pin (pin 49), a board configured in this way should never be plugged into an Altair system, since opposing clocks will fight each other (to the death?). If the on-board clock is used and one wishes to be able to plug in to the Altair bus, simply cut the trace from edge connector pin #49 to the jumper pad adjacent to IC 3.


#### 2. Theory of Operation

#### 2.1 Block diagram

The principal functional blocks which form the video terminal interface are shown in figure 2-1. The on-board memory is connected in parallel with the keyboard input port to an array of I/O buffers driving the Altair data bus. This allows the transfer of information between the memory and the data bus or between the keyboard and the data bus. These data transfers are controlled by logic driven from the address and control lines. For example, the processor can read or write a location in memory just as it would with any main memory--it outputs the memory address (16 bits) while signaling a read or a write by the state of the control bus. The six most significant address bits are compared to the jumper selected bits (as discussed in section 22). If these bits match, then the remaining 10 address bits are gated through to select the memory location. At this time the

PolyMorphic Systems

appropriate bus drivers are enabled to read from or write into memory, according to the control bus command. If the control bus signals neither a memory read nor a memory write, but rather an input instruction, then the keyboard buffer is enabled instead of the memory. Note that the input port address (8 bits) is the same as the most significant byte of the 16 bit memory address. When the processor is not accessing the video terminal interface with an input or memory instruction, then the video refresh circuitry takes control of the memory. The memory locations are scanned by the control and sync generator, with the memory data being fed into a character ROM. This read-only memory stores the video dot pattern of each ASCII character. The character font is a 7 X 9 matrix, so that each ASCII character has 9 memory blocks 7 bits wide in the ROM. Thus each line of characters on the TV screen results from many sequential scans through a line of memory locations. Each scan increments a counter so that the ROM reads off the next line of the dot matrix. Each clock of 7 bits read from the character ROM is loaded in parallel into a shift register and shifted out serially. This signal is then mixed with the video sync signals to form the composite video output.



#### Schematic diagram

A more detailed view of the board circuitry is shown in the schematic diagram, Figure 2-2 (at end of volume). We are now going to examine the board in some detail to see how it performs its various functions. The level of complexity is fairly high; not all readers will find it useful.

Look at the schematic and note that all the on-board memory, data latches, and bus drivers are connected to a common on-board data bus. This bus can be driven by, or can drive, the Altair's own data bus. We will be referring to the video terminal interface (VTI) data bus as the on-board bus, and the Altair bus as the external bus.

Another point of terminology is sweep vs line. Each character on the TV screen consists of a selection of dots in a dot matrix that is seven dots wide by nine high, embedded in a field of ten

by fifteen dots (to provide space between characters). So the TV picture tube must sweep fifteen times to produce one line of characters.

The following discussion applies equally to the 32-character line and the 64-character line options.

#### 2.2.1 symbol generation

With a low on the OE (output enable) line from IClO to the RAM (random access memory) pins 9, the addressed portion of the RAM is continuously sent to the internal data bus in the refresh Eight-bit display data on the internal data bus is sampled and held in the latch IC39 whenever there is coincidence (in IC29) of a dot pulse from the dot clock IC28 and an "end of character" (EOC) signal (tenth dot carry) from the "dot counter" IC14. In the absence of a one in the MSB (most significant bit) from the latch, MUX's (multiplexors) IC32 and IC35 pass the seven-dot conversion pattern of this display data from the charactergenerating ROM (read-only memory) IC36 to the 7 LSB (least significant bits) of the output shift register IC34. When the eighth bit specifies that graphics are being generated, these MUX's switch to select all ten bits of the data for the shift register from IC37 and IC38. IC37 and IC38 are, in effect, the graphics generation ROM.

In the case of non-graphics characters, the first three dots of every character space are always low to create spaces between letters. Note that, while the latched data for the nth

character position of the sweep is identical for fifteen consecutive sweeps, the ROM output may vary in each sweep, according to the additional addressing from the sweep counter half of ICl6a. The sweep counter is self-resetting after every fifteenth sweep, and this resetting action is accumulated in the line counter half of ICl6b.

In similar fashion, the dot counter IC14 is self-resetting every tenth dot, and its output is accumulated in the symbol counter IC17. The combination of line and symbol counter outputs determine the address of each individual character stored in the memory (IC's 20 through 27). Since all of these counters (dot and character, sweep, and line) are reset by appropriate relationships to the horizontal and vertical sync (respectively) of the TV raster, the lowest memory address will always contain the record for the top left corner of the TV display. Corresponding relationships are similarly maintained between other addresses in memory and positions in the display field.

#### 2.2.2 raster & timing

Horizontal sync, vertical sync, and vertical blanking are timed by subcounting the absolute frequency system clock. Horizontal blanking is initiated at the end of sweep by subcounting the variable frequency dot clock IC28, and blanking is maintained by a variable-duration one-shot IC33a. Varying the "pos" pot changes the one-shot delay and thus the position in the next sweep where the display is again unblanked. Varying the dot clock

frequency ("width" pot) changes the rapidity with which the full line character count will accumulate to initiate horizontal blanking and therefore the distance across the screen that is used for display.

The system clock is divided by nine in IC2 and again by thirteen in ICl. This division by 117 of a 2 mhz clock produces a carry from the presettable binary counter IC1 every 58½ microseconds (17.094 khz). This carry on exit from the highest (16th) state (all four output bits = I, or binary 15) is used to preload a binary 3 into the same ICI so that it may again divide by 13. This binary 3 at the ICl outputs will therefore last for onethirteenth of the period between carries and is passed through IC4a to the TV for horizontal sync. The same carry triggers the horizontal blanking one-shot. The carry is also used to clock the 4-bit binary sweep counter (ICl6a) which is used both to address the character generation ROM and to signal the line counter IC16b every fifteen sweeps that a new display line is being addressed.

When 16 line counts (16 X 15 = 240 sweeps) have accumulated in IC16b, the carry resulting from the transition from its binary 15 state to its binary zero state is inverted by IC12 to set the vertical blanking flip-flop IC3. In addition to blanking the screen, IC3 also enables the 1 of 8 decoder IC13. After eight blanked sweeps have been counted by the sweep counter IC16, Pin 14 of IC13 will go low, producing a vertical sync pulse.

This vertical sync lasts the seven more lines until ICl6a resets itself and advances the line counter. IC4 ANDs this vertical sync with the horizontal sync carry, so that the interruptions in the wide vertical sync pulse maintain horizontal sync.

Further subcounts of the sweep and advances of the line counter accumulate in IC16 a & b until IC13 decodes the 37th blanked sweep to trigger the pulse stretcher IC33b. (Line counter = 2 and sweep counter = 7.) IC33b is a very short duration one-shot which terminates the vertical blanking (disabling IC13) and also resets the sweep and line counters for top of the page addressing. The subsequent termination of horizontal blanking has the character counter IC17 reset to prepare all addressing from the top left of page as described below.

#### 2.2.3 symbol and raster synchronization

Termination of the horizontal blanking one-shot IC33a reenables the dot clock oscillator IC28a but does not unblank the screen. At this time, symbol count addresses are set to zero, but the data latch IC39 contains unrelated data sampled with some previous address. Similarly, the shift register IC34 contains old data. The screen has been darkened by the dot blank flipflops of IC31 which have been held set by the horizontal blanking. The symbol counter IC17 MSB is presenting a zero to the D input of flip-flop IC31a, however. After the first ten dots from the dot clock, the shift register (which is shift-clocked by dots) is emptied and the EOC (end-of-character)

signal from the dot counter IC14 sends load signals gated through IC29 to both the data latch and the shift register. Since propagation time through the ROM's and MUX's is not zero, the latch now contains beginning-of-line data, but the register is loaded with different but still useless data. The same end-of-character pulses, however, have advanced the symbol address in IC17 by l and have also propagated the zero at the input of the first D Blk (dot blank) flip-flop to the second flip-flop. The ROM and MUX paths present valid first symbol data to the shift register so that the second EOC pulse loads first symbol dots into the shift register and second symbol data into the latch. They also propagate the zero through the second dot blank flip-flop so that the screen is unblanked for the first symbol data shifted out of the register by the subsequent ten dots.

When the 32nd (or 64th) end-of-character pulse accumulates in the character counter, it loads the data latch with the 32nd (or 64th) character and the register with the next-to-last character. Simultaneously, the MSB of the symbol counter presents a 1 to the dot blank flip-flops, and the next 20 dots shift the last two symbols out to the video, and the 1 through the flip-flops to blank the screen in the 33rd (or 65th) character position. The dot clock runs, and the dot and symbol counters keep accumulating, but the MSB of the character counter maintains its 1 input to the dot blank flip-flops until either double the number of symbols is

Clocked by the sweep counter reset, the line counter will increment every fifteen sweeps until the vertical blanking process described above resets the MSB's of the addressing system.

2.2.4 external bus and keyboard interfacing

The comparator IC5 compares the 6 MSB's of the external address bus with the jumper pattern selected for display memory addressing. If these agree at the time IC12d finds coincidence between system, sync (pin 76) and  $\emptyset$ 1 of the system clock (pin 25), the board strobe (BS-) is output to enable the data bus line drivers and to switch the address MUX's (IC's 10, 18, and 19). Ιn the switched condition. RAM address is determined by the ten LSB's on the external address bus instead of by the combination of line and symbol counters used in the display refresh mode. The BS-strobe also enables the line drivers that put internal data bus information onto the external data bus. If INP+ (pin 46) is also true, keyboard data latched in IC40 will be sent to the CPU via the line drivers. 'The MEMR+ signal, if present, similarly enables the memory output to the on-board If MWR+ (pin 68) is high with BS~, the line receivers are enabled by IC9c to transfer the external data bus to the internal data bus and write it into the onboard RAM.

way, CPU data can be written into display addresses, keyboard data can be input to the CPU, or memory can be read from the display RAM addresses into the CPU. Keyboard data can be latched into IC40 in response to "key pressed" strobes of jumper selected polarity. Jumper provisions are made to copy this strobe on bit 8 of the keyboard input. A jumper pattern to pin 4 of the external bus permits sending an interrupt request

Video Rev 0.0

Page 3-1

to the CPU when the latch IC40 is updated by a "key pressed"

#### 3.0 Troubleshooting

PolyMorphic Systems

This discussion is intended to help the hobbyist who has some electronics troubleshooting experience. Those with no experience should not attempt troubleshooting. If a synchronized array of characters cannot be achieved by adjustments of sync controls on the CRT (or TV), check first for the more obvious and frequently encountered problems. Most typical will be such items

as:

strobe.

- 1. Loose connections to system or to display.
- Improper interfacing to display's video input (biasing, etc.).
- 3. Omission or improper installation of components on the board (reversed diode or chip orientation).
- 4. Soldering problems of unsoldered contact or solderbridge shorts.
- Omitted or wrongly selected jumper patterns (line length, address selection, etc.).

The discussion below follows one of many possible logically sequenced procedures to localize problems and is written for

those without access to an oscilloscope.

Start with a good visual inspection of connections and of the board itself. Progress through checks on the power supply busses and video output to electrical test patterns of the signals on the board. In using the elctrical test patterns, work from end results backwards towards those parts of the circuit which contribute to the end results. For example: if the proper raster sync signals are doing their job, all further measurements concerning these circuits involved can be omitted in favor of checking contributions to character presentation.

#### 3.1 Power mains

- 3.1.1. If visual inspection looks good, see if the power mains are proper. There should be  $+5.0 \pm 0.2$  VDC on the VCC bus. Convenient clip lead points include:
- A. <u>Ground reference</u>: the metallized board area under the voltage regulator heat sink at the top left is a good one. The board has been designed with a blank area on the reverse side so that the other jaw of a clip cannot short any signals there. (Watch out for this at other locations!)
- B. <u>5 volt bus</u>: the right leg of the LM340T regulator. A voltage below tolerance here may indicate either a heavy current load from a misconnection or a reverse-oriented IC or that your power main feeding the board has less than 7 volts available.

PolyMorphic Systems

Zero volts at this point probably indicates missing power to the board (a cold regulator) or a dead short on the board in which case the regulator will be very hot to touch. (Don't panic. You will be amazed at its recuperative capability when the short is cleared.)

- C. VDD bus for the character generating ROM IC36: Measure +12V+ 10% at the junction of R20/C29.
- D. VBB bus for IC36: Measure -3y + 10% at junction Z1/C30. (This is the only negative voltage.)
- 3.1.2 If power bus shorts are suspected, ohmmeter verification involves considerations of the polarity of the test leads. The board will not suffer from checks where the ohmmeter leads apply the polarity expected from the power supply and an open circuit voltage not exceeding the power supply value. The non-linearity of the load prevents us from predicting what an unknown ohmmeter will read on a normal board, but readings below an ohm mean that you should look for a short or an inverted IC. Reverse polarity from ohmmeter leads can be damaging unless the current is limited to low values. Most series-connected 50 micro-amp movement VOM's are safe when only the 1.5 volt battery is used on the scale selected.

#### 3.2 Signal tracing

Unsolder the right end of the 200 ohm R18 (junction with pins 2, 4, 6, & 8 of IC30) and attach a clip lead to the free end of the resistor for use as a scope probe. (Keeping a wire in the hole

what is missing. If, in the "normal" connection (i.e: lead clipped to where R18 should be soldered), there is an array of bright and dark spots on the display, chances are that video is being generated and that you will be chasing sync or blanking troubles. With only video coming through, most CRTs will at least partially sync on the video itself, and patient tinkering with the sync controls on the display and the two pots on the video board should give at least some torn-up version of what is trying to be a display. If you have sophisticated your power-up sequence to program a blank display, either alter the sequence until troubles are cured or remove programming to the board. Random states in the board RAM at power-up will produce some interpretable static pattern. But maintain the system clock connection. Horizontal sync is derived from that clock. (The board is testable with nothing more than proper power supplies and a 2 mhz clock for inputs.)

Page

3-4

PolyMorphic Systems Video Rev 0.0

No video pattern? Let us see if it is shifting out of the register IC34-6 (pin 6 of IC34). Got it? Then the path through IC30 is not passing it. Check for it at the input pin 9 and output pin 8 of IC30. Following the path should reveal a gap in signal passage that is correctable. This is the concept of signal tracing that will be assumed throughout the remaining discussion.

No video shifting out of IC34-6? Well, is there data on the input pins to be loaded for shifting - or a load signal to load it - or a dot clocking to shift it out?

for the right end of R18 makes an easy way to remake the "normal" connection with the clip lead.)

DC voltages would normally read 1.6 V at this junction, but, when open, the clip lead will read about 4.5 and the IC30 pins less than 0.1 V. This produces DC levels at the 2N5449 emitter of about 2V normally (average of normal waveform) and near 4V with an open test lead. 27% of these values should be found on the cable to the CRT. (If you have D.C. coupled into your CRT video, check that your design is proper for these values.)

Those users owning oscilloscopes probably have sufficient technical background to interpret the following discussion into equivalent scope presentations. This discussion assumes that the only signal tracing display available is the TV or CRT intended for computer display use. Therefore, the first checks are that the output stage is functioning and that its responses are visible on the CRT. If NOGO on these, check your cable and CRT input arrangement.

#### 3.2.1 video interface

Grounding the probe lead should pull the output emitter down to around a volt, and opening it should give a rise to around 4v.

This transition should couple through the AC coupling to your

CRT and be apparent as momentary brightening as the lead opens.

Ĺ

#### 3.2.2 localizing on the video path

If logic levels applied to the clip lead are modulating the display brightness, but you are having to troubleshoot, let us consider

First the dot clock on IC34-9: This should show as a raster IC34-9 full of tiny white dots. Depending on the setting of the "width" pot, there should be from 100 or so to almost 900 on each raster sweep, but several factors influence this. Sync and blanking, if they are working, keep many dots out of the visible area. Also, the bankwidth of this setup may not permit you to discern dots at the higher frequency settings of the dot clock. Best to view this at the minimum frequency (ccw) setting of the "width" pot (pot at top left). Do not bother counting dots. Their presence is all that is necessary to show register shift clocking input. Since this signal is negative true, a brighter presentation may be found at the inverted form IC29-8 on IC29-8. Absence of sync should not prevent this display from being recognizable.

EOC (end-of-character) loading signals on IC34-7 should show as IC34-7 dark (negative true) vertical bars every tenth dot (except for a portion of the screen where horizontal blanking normally disables the dot clock). Their presence proves the dot clock (and dot counter) whether we check IC34-9 or not. The number of bars visible is variable by the dot clock frequency ("width" pot) and by the "pos" pot control of sweep blanking. Although the blanking path is broken by lifting R18, the composite sync path is not. Therefore, if a strong sync is at work, some of the display, such as the area unbroken by vertical bars, may be sync'd into times not visible on the screen. This point about

to 5 & 11 to 14

sync must be borne in mind as you check many of the waveforms particularly in the sync path itself.

Assuming that shift (dot) clocking and its subcount, EOC load clocking, are available, is there video data on the input pins to be loaded? Each of pins 1 through 5 and 11 through 14 should IC34~1 show a screen pattern of white and dark states as wide as the distance between the vertical bars seen on pins carrying the EOC or shift loading pulses. So too should input and output pins of the MUX's IC32 and IC35. Also the outputs the ROM IC36 and the graphics generators IC37 and IC38.

The patterns associated with outputs from IC37 and IC38 have a right to change every 5 sweeps. At the IC39 inputs to the display generators IC36, 37, & 38, however, the sweep patterns should not change more frequently than every fifteenth sweep. These last patterns show what the memory is requesting for each character position of ten dots by fifteen sweeps. Counting these dimensions is generally not necessary. Merely noting that the fineness of detail is less at the input to generators than at the output is usually sufficient for trouble locallizing. Subcounting is discussed under 3.2.3 and 3.2.5.

The screen pattern for any significant bit input to the generators IC39 should be traceable back through corresponding pins of the data bus sampling latch IC39 to the same significant bit of the internal data bus. But remember, the nth character in memory is held

shooting without sync, anyway.

In like fashion, grounding pin one of IC32 forces MUX's IC32 IC35 and IC35 to select only graphic symbols from IC37 and IC38. This change is most apparent with a sync'd display, but some shift should usually be discernible in the pattern for any shift register input pin. The degree of change will depend on how frequently the MSB is a one in the RAM. Correspondingly, the display probe on IC32-1 will show which memory locations contain graphics or non-graphics characters. An MSB in memory is inverted in the latch to select graphics.

3.2.3 localizing on the EOC (end of character) path

If you had dot clock input to shift register IC34-9 but no

stobe (IC34-7) to load the register, you will want to check back

to where the EOC is generated by counting every tenth dot in

IC14. In fact, failure of IC29 or other problems can permit it

to count by other than ten, with some weird results in displays.

Clock dots are discernible at the input IC14-2. Slowing the dot

clock (CCW on the "width" pot) makes these countable by eye. A

piece of paper on the screen or a millimeter scale may help.

Sync helps here but should not be necessary to array the pattern of dots into vertical bars. IC14-I4 has half as many vertical bars but of double width. Pin 13 has narrow vertical white bars equal to twice the width of the bars on pin I4. The total pattern of pin I3 is repetitions of black, white, black, white, white vertical bars. The last two whites show as a double width white as the carry preloads a 6 into this 4 bit binary counter. This preload makes it produce a carry every tenth dot. If pin 13 looks right, chances are that all the rest is okay.

The tenth dot carry on IC14-15 is the EOC (end of character) IC14-15 signal. It should appear at the input to the symbol counter IC17-13. An inverse (negative true) of this pattern should be IC17-13 found as loading signals n latch IC39-11 and shift register IC39-11 IC34-9. Of course, if there is no dot clock, none of this IC39-9 paragraph is working properly. On the other hand, presence of dots anywhere does not leave much room for problems in the dot clock.

### 3.2.4 localizing on the dot clock path

If either the shift register or the dot counter is getting dots, you are in for some detail checks of solder bridges to ground, a single NAND gate in IC29, or some such, because the clock is present at the other end of these places. If neither is present (and of course no EOC signals), then look for dots at the clock IC28-7 IC28-7. Using a voltmeter, check its "width" pot for the ability

to vary IC28-2 from zero to 5 volts. Check also for the enabling portion of the horizontal blanking signal on IC28-6. This may be hard to see as a broad vertical bar in the presence of strong horizontal sync, but if desyncing gives you a torn version of it, it is probably okay. A voltmeter reading on IC28-6 of 5 VDC would be a continuous disable signal. Under proper conditions, the average of the horizontal blanking waveform reads typically 0.9 to 2.3 YDC on a meter at IC28-6. The value is under control of the "pos" pot which varies the time delay (and thus the average DC value) of the blanking monostable.

3.2.5 localizing on the horizontal blanking path Under the most ideal conditions of sync and blanking, events occurring during flyback, retrace, or blanking should not be Note that opening R18 does not open the composite visible. sync path at IC30-10. Therefore, sync, if operating, will reach the CRT sync circuits - regardless of what is done with the probe lead. Remember, even without sync working, most CRT's or TV's will find in many of the test signals something repetitious enough to sync on. There is usually a way to view sync-hidden signals by misadjusting the horizontal hold control of the CRT to force a "tear" in the picture. Then if the sweep rate is calibrated in time units, the signal can be measured in the torn portion. An example of this is horizontal blanking. Forcing a torn but stable pattern reveals a dark space in each sweep when looking at IC2 IC28-6. Varying the "pos" pot changes the width of the space.

PolyMorphic Systems Video Rev 0.0 Page 3-11

Typical values from stop to stop on the pot are about 10 or 20 microseconds (see section 3.3.1 on time calibration) but, if you can change it, it is working. Perhaps easier to see is its IC33-5 inverse - a logic high on IC33-5. For this, you should not have to force the tear. Horizontal blanking that is high logic will appear as a bright vertical bar at one or both sides depending on where the CRT is syncing. For most IC's, if Q is working,  $\overline{\mathbb{Q}}$  probably is also. Take the easiest way down the locallizing path first and back up to the harder ones only when necessary.

No horizontal blanking? How about the horizontal sync which triggers the IC33 monostable multi-vibrator to stretch the sync into a wider blanking? The carry out of counter IC1-15 should IC1-15 have its inverse on IC33-9. This is a 4½ microsecond pulse IC33-9 every 58½ microseconds if your system clock is 2.0 mhz. Actual horizontal sync is the same width, but 4½ microseconds later, and can be seen on IC4-13. Its inverse is on IC4-1 but is also IC4-13 mixed with vertical sync. Observation of a once-per-sweep, narrow vertical bar is probably sufficient to eliminate further details up this path, but if things are not clearing up, you may want to calibrate time as in 3.3.1.

If these are NOGO, is the system clock on edge pin 49 and is it reaching IC2-2? The leading edges of the white bars are  $\frac{1}{2}$  IC2-2 microsecond apart for a 2.0 mhz clock at IC2-2 and  $4\frac{1}{2}$  microsecond spart at the carry on IC2-15. Or is it dividing by nine? clock

IC2-14

IC16-

You can use your piece of paper or plastic millimeter scale to ratio the distance between leading edges of the bars. However, if the vertical bar pattern on IC2-14 is repetitions of black, white, black, white, black, white, black, white, white, then the binary 7 is apparently preloading on every carry and division is probably okay. (Compare this with the discussion of the dot counter in 3.2.3.)

Counting bars will only tell you how many of the 58½ microseconds per sweep are visible on your CRT and usually does not contribute to trouble anlysis.

IC1-2 has an inverted form of IC2-15 showing a dark bar every IC1-2 4½ microseconds, but division by 13 is difficult to ratio unless you have a rare CRT that has a horizontal width control that permits shrinking the picture sufficiently to see both ends of IC1-1 the sweep. But then - if any of IC1-11, IC1-12, IC1-15, or IC4-13 have an observable once-per-sweep bar, horizontal sync seems to be doing its job.

3.2.6 sweep and symbol related counter patterns:

Verification of <u>sweep counter</u> test patterns is difficult in the absence of horizontal sync. Since the sweep counter is counting the carries from the same counter that generates horizontal sync, the presence of one signal without the other would indicate that the integrity of any missing path should be reestablished before proceeding. The clocking input IC16-1 is a once-per-sweep pulse which may not be in the visible portion

of the sweep unless a tear is forced in the horizontal hold.

All other patterns are stretched by the sweep into horizontal IC16-2 bar patterns with the exception of the reset IC16-2. The reset is like the clock on IC16-1, except a) it occurs every 15th sweep; b) it is a 4½ microsecond darkening instead of a brightening; and c) it occurs 4½ microseconds later (to the right) on the screen. It is therefore probably visible only under torn conditions.

Correct patterns for pins 3, 4, 5, and 6 of IC16 can be inferred from the timing diagrams. A quick check of proper operations and counting by fifteen can be made on pin 4. The pattern for IC16-4 is: every other pair of sweeps is wite (2nd, 4th, and 6th IC16-4 pairs) followed by the single white 15th sweep during which the counter is reset. Symbol lines are perhaps better defined by IC16-14 the double black sweeps visible on IC16-13. These occur because of the adjacency of the first and last sweeps, which are both dark, while all even numbered sweeps including those during retrace are bright.

As further subcounting is done in the <u>line counter</u>, IC16-11 IC16-11 shows every other line (group of 15 sweeps) as dark or bright. Forcing a tear in the horizontal sync can permit staggering the gap caused in each sweep. This can permit an alternate form of checking division by 15 (sweeps per line) in the sweep counter.

The MSB in the line count is white in the bottom half of the display. After the bottom bright trace of IC16-8, IC3-9 IC16-8

PolyMorphic Systems Video Rev 0.0 Page 3-14 shows the bright inverse of 8 sweeps of vertical blanking at IC3-9 the bottom of the screen and the later sweeps normally hidden by the vertical blanking at the top of the screen.

Patterns for the <u>symbol counter</u> IC17 can be directly inferred from the theory discussion and the pin outs of the 74393. The EOC pulses described in 3.2.3 are seen as a vertical bar per symbol IC17-1. space on IC17-13. Successive divisions by 2 on pins 11, 10, 9, 8, 3, 4, and (if 64 symbol option, pin 5) are seen as fewer, wider bars. Reset will appear on pins 12 and 2 as it does at IC33-5. (Refer to Section 3.2.5.)

The functions of IC13 and IC33b are not directly observable in the presence of sync. If no sync at all is reaching the raster, IC33-normal operation of IC33-13 can be noted as small (on the order of 30 nanosecond) specks scattered in regular fashion throughout the raster. If sync is working, operation may be inferred by noting rapid regular jumping of vertical sync when IC33-1 is held to ground.

The combination of IC33b and IC13 can be checked by grounding IC13 pins 4 and 5 of IC13. Under this condition, the normal output connection to the display will show repetitions of seven darkened sweeps of vertical blank followed by thirty visible sweeps of retrace allowance. Also, placement of the test clip on IC13-12 will show continuous repetitions of seven dark sweeps, eight white sweeps, seven dark, fifteen white.

The outputs of the symbol and line counters should show obvious : 2 relationships for ascending orders of bits. These patterns should be traceable through the MUX's IC's 18, 19, and 10 and decoder ICll to the associated RAM address input pins.

IC18,19 10.11

Normal events on the dot blank flip-flops IC31-2, 4, 5, and 8 produce vertical bars on a once per sweep basis. Position and width of the bars is variable by both "pos" and "width" pots. The waveform average of these waveforms read on a DC meter will also vary under control of these pots. If sync prevents visual observation of these pulses, DC voltage variations by the pots can be taken as proof that the variable width dot blank is reaching the right places.

## 3.3 Diagnostic aids

Viewing the display in normal conditions gives information on where to start troubleshooting. A blank screen directs attention to sections 3.2.1 through 3.2.5, which look for dynamically changing patterns originating in a sequentially scanned memory, being translated in the ROM's and being shifted out of the register. In the process, dot clocking and EOC signals are investigated as necessary.

A dynamic but useless display in normal conditions, on the other hand, directs attention to the subcounters and decoders which control memory address, the blanking of the display borders, and the orderliness of symbol element display.

Thoughtfully examining the display can give valuable clues for trouble locallizing. Torn-up symbols logically relate to the sweep counter and its derivatives in the line counter and vertical blanking. Wrong symbol displays indicate a need to also verify dynamic signal paths between symbol and line counters, or the ability to load memory properly. Since many of these are interrelated in unpredictable syndromes, it is impractical to anticipate all combinations here. Problems relating to data exchanges between the memory and/or keyboard and the system CPU are not peculiar to the video display and should be approached in whatever is your standard method for handling problems with memory or peripherals.

### 3.3.1 time calibration

In verifying the timing diagrams related to horizontal sweep rates, the 4½ microsecond wide bars on IC2-14 give a quick idea of how much of the timing diagram will show on your TV. A 50 microsecond block is indicated on most of the timing diagrams, but a typical TV might show five white and give black bars on IC2-14 for a total display of 45 microseconds. Remember also that horizontal sync may permissibly vary widely, so that your picture may start at a different point in comparison to the arbitrary marks on the diagrams.

Calibration of the vertical dimension or vertical sweep time base is perhaps easiest by looking at IC16-3. The leading edges (measuring top to bottom) of the groups of white sweeps are

IC2-14

15 sweeps or 877 microseconds apart. A 16 line (240 sweep) visible raster is 14.04 milliseconds, and vertical sync recurs every 277 sweeps or 16.205 milliseconds.

Occasionally, an integrated circuit is itself defective. You can sometimes determine this by swapping ICs from one location on the board to another -- i.e., ICs that are used in more than one location (like memory). If you find that you were supplied with a defective chip, it will be replaced free (see the warranty information sheet included herein).

### 4. Software

### 4.1 Video terminal software

Both the input to and the output from a computer is ordinarily a string of characters, whether it be characters typed in from a typewriter-like keyboard or output from the computer to a printer. Not all of these "characters," however, strictly correspond to a printed symbol, like a letter. Consider the output to a printer. Some "characters" will cause the printer to perform some function other than a keystrike -- such as carriage return or backspace.

The VTI is essentially a block of memory, and at the hardware level does not distinguish between characters and other functions. Without an intervening program, the VTI would send a "carriage return" on to the screen as a character, rather than returning to the beginning of the line.

We include here a program that accepts a string of ASCII characters and causes them to appear on the screen exactly as

the characters would be printed by a printer. "Carriage return" causes the cursor to return to the beginner of the line, "line feed" causes it to move down one line, and so forth.

The program includes a keyboard input routine, which puts the characters you type on the keyboard directly onto the scren, with proper carriage return, line feed, and other functions. Load the program as written. To use the computer as a "TV typewriter," connect the keyboard to the parallel input port provided on the video board, using the Altair interrupt. (See Section 1.7.2.)

This program when executed at address ZERO causes characters typed in at the keyboard to appear on the screen as they would be printed by a printer.

The principal usefulness of the program is to interpret the output of another program which would ordinarily be sent on to a printer, so as to put the appropriate visual display on the screen.

Programs ordinarily send a character from the accumulator to a serial output port in response to the instruction "out". The following program includes a subroutine called "out," located at hexidecimal address. IDØØ. When called, this subroutine interprets the character in the accumulator as required to put it on the screen. In converting a program to run with the VTI, substitute "call out" for the output instruction.

Hexi Addr		ima	1 Op Code		Mnemonic Instruction	Comments
on the courts			code	64.66	SCRN EQU 8800H	*VIDEO SCREEN ADDRESS
0000 0000					STR EQU 1CFFH	*STORAGE FOR SYMBOL UNDER CURSOR
9999					STS EQU 1CFEH	*STORE OUTPUT MODE
9999					CURS EQU 1CFCH	*STORE RELATIVE CURSOR LOCATION
8888					SEND EQU SCH	*1ST BYTE OF SCREEN END
8888					LINE EQU 64	*LINE LENGTH
9999				0160	CS EQU OFFH	*CURSOR SYMBOL (RUB OUT)
0000				0170	LT EQU 3FH	*LINE TERMINATION CHARACTER
0000				0180	KBD EQU 88H	*KEYBOARD PORT ON VTI
9999				0190	ORG 0000	
		ØØ		0200	LXI H.O	
8883	22	FC	10	0210	SHLD CURS	
	7D			0220	MOV A.L	
9997				0230	STA STS	*SET UP WITH CLEAR SCREEN
		11	00	9240	LXI H, LOOP	*AND CURSOR AT UPPER RIGHT
999D			4.5	0250	PUSH H	*USER MUST DEFINE OWN STACK AREA
999E		65	10	0260	JMP FF	
0011		4.4	99	0310	LOOP EI JMP LOOP	
0012	كررا	11	ស្ស	0330	ORG 38H	*RESTART 7
0015 0038	ND.	88		0330 0340	IN IN KBD	*INTERRUPT DRIVEN KEYBOARD
003A		80 80		0345	ORI SOH	*INTERROFT DRIVEN RETBURKD
883C		80 80		0350	ORI SØH	
803E				0360	MOV BOA	
003F			10	0370	CALL OUT	
0042				0380	MOV A, BC	
0043				0400	RET	
0944				0500	ORG 1000H	
- 1000		FĈ	10		OUT LHLD CURS	
1003				1010	хсне	*PUT RELATIVE CURSOR IN D
1004		ØØ	88	1020	LXI H/SCRN	*PUT SCREEN BLOCK ADDRESS IN H
1007				1030	DAD D	*GET ABS CURSOR LOCATION
1008		~ ~		1040	MOV 8,A	
1009		44	10	1050	LDA STR MOV M.A	ABUT BOOK CHOO HURED OURGON
1000 1000				1070		*PUT BACK CHAR UNDER CURSOR *CHECK*
1000 100E					CPI 88H	*CTL H FOR HOME
1010					JZ HOME	TOTE IN FOR HONE
1D13					CPI 85H	*CTL E FOR ERASE
1015			10		JZ FF	TOTAL TON ENTIRE
1018					CPI 92H	*CTL R FOR RIGHT
101A			10	1150	JZ HT	
101D				1160	CPI 95H	*CTL U FOR UP
101F			10		JZ VT	
1022					CPI SCH	*CTL L FOR LEFT
1024			1D		JZ BS	
1027					CPI 84H	*CTL D FOR DOWN
1029					JZ LF	
1020					CPI 98H	*CTL X (DELETE CHAR)
102E	UH	99	10	1210	JZ RO	

1031				1220		*CTL I FOR INSERT (SET I/D)
			10			
1036				1240		*CTL T FOR TEXT (X I/D)
			10			
1D3B				1260		*CTL F FOR FEED (SET ALF)
1030	CA	BC	<b>1</b> D	1270	JZ SALF	
1D40	FΕ	8E		1271	CPI SEH	*CTL N FOR NORMAL TTY (X ALF)
1042	CA	07	10	1272	JZ RALF	
1045	FE	93		1280	CPI 93H	*CTL S FOR SCROLL (SET SCRL)
1047	CA	02	1D	1290	JZ SSC	
1D48	FE	90		1300	CPI 90H	*CTL P FOR PAGE (X SCRL)
1040	CB	DĐ	1D	1310	JZ RSC	
1D4F				1320		*LINE FEED
			10			
1054					CPI 8DH	*CARRIAGE RETURN
1056					JZ CR	
1059						*ANY OTHER CHARACTER
1050					HOME LXI H, 0	
105F					SHLD CURS	THORE GONDON
1062					JMP OUT1	
					FF LXI H, SCRN	*EUDM ECEV
						*LINE TERMINATION CHAR 7FH
					INX H	TIME TERMINATION CHAR THA
1068 1068	20				MOV A, H	
						ACCOUNT ENDO
					CPI SEND	*SCREEN END?
106E					JNZ WIPE	ACLEON OF HOME
		50	10		JMP HOME	
1074					HT INX D	*CORSOR RIGHT
1075					XCHG	
1076			10	2130	SHLD CURS	
1079					JMP OUT1	
1070		ÇÑ	FF		VT EXI H. 0-LINE	*CURSOR UP
107F					DAD D	
					SHLD CURS	
					JMP OUT1	
1086					SID LDA STS	*SET I/D MODE .
1089					ORI 01H	*RIGHT BIT =1
					STA STS	
1D8E	03	6F	1E	2220	JMP OUT1	
1091	1B			2230	BS DCX D	*CURSOR LEFT
1092	EΒ			2240	XCHG	
1093	22	FC	10	2250	SHLD CURS	
1096	03	6F	1E	2260	JMP OUT1	
1099	38	FE	10	2270	RO LDA STS	*RUB OUT IF I/D SET
1090				2280	RAR	
					JNC BS	
1080						*DEL CHAR, SWAP LINE IN
					MOV A, M	
					669 H	
					MOV M.A	
10A4					INX H	
1DA5					MOV A, L	
					ANI 3FH	
7000	E-0	1 د		2300	2111	

```
1E18 E1 2860 POP H
1E1C 11 CO FF 2862 LXI D.O-LINE
                                     *GET BACK REL CURSOR
161F 19
1620 09
               2864 DAD D
                                    *MOVE UP ONE LINE
               2870 RET
1E20 C9
1E21 3A FE 1C 2890 CR LDA STS
1E24 1F 2900 RAR
                                     *CARRIAGE RETURN
*INSERT/DELETE? IF SO, DON'T
             2930 INX H
2940 MVI A,3FH *MAKE 1FH FOR 32 CHAR LINE
1E2A 23
1628 36 3F
1620 A5
1E2D A5 2950 ANA L
1E2E C2 28 1E 2960 JNZ SLOP
1E31 2B 2970 DCX H
1E32 3E CO 2980 BACK MVI A, OCOH *GO TO BEGINNING OF LINE
1E34 A3
1E35 5F
               2990 ANA E
1E34 H3
1E35 5F 3000 MOV E, A
1E36 3A FE 1C 3020 LDA STS
1E39 17 3030 RAL
1E3A 17 3040 RAL
1E3B DA E8 1D 3050 JC LF
1E3E EB 3052 XCHG
                                    *CHECK AUTO LINE FEED
163F 22 FC 1C 3055 SHLD CURS
1642 C3 6F 1E 3060 JMP OUT1
1645 3A FE 1C 4000 DEF LDA STS *DEFAULT ROUTINE, CHECK I/D
               4010 RAR
1E48 1F
*INSERT IF NOTED
                                    *STUFF CHARACTER
*INCREMENT CURSOR
                                    *UPDATE CURSOR
1650 E5
1650 76
              4200 INSR PUSH H
                                     *MAKE SPACE FOR INSERT
              4210 MOV A.M
4250 MOV C, M

1E64 77 4260 MOV M, A

1E65 3E 3F 4270 MVI A, 3FH

1E67 A5 4280 ANA L

1E68 79 4290 MOV 7

1E69 02 40 T
1E6C 77
              4320 POP H
1E6D E1
1E6E £9
              4330 RET
1E73 E6 03 8020 ANI 3
```

1E75 67 1E76 22 FC 10		MOV H,A SHLD CURS	
1E79 11 00 88	8060	LXI D.SCRN	*INDEX BY SCREEN ADDRESS
1E7C 19	8070	DAD D	
1E7D 7E	ଞ୍ଚନ୍ତ	MOV AUM	*STORE CHAR UNDER CURSOR
1E7E 32 FF 10	8090	STA STR	
1E81 36 FF	8100	MVI MJOS	*STUFF NEW CURSOR SYMBOL
1E83 09	9110	PFT	

Rev 0.0 Page 4-8


## 4.2 Graphics

The PolyMorphics VTI includes full graphics capability. Any or all character locations on the screen can be used in a graphics display.


When a screen location is part of a graphics display, it is subdivided into six parts, thus:

5	2
4	1
3	Ø

(NOTE: Graphics display uses the entire screen location, including the border area that is kept dark to provide space around other characters). Each of the six "cells" of the screen location corresponds to one bit in the byte stored in the screen location. The "zero bit" corresponds to cell 0, etc.:



Ø is "on" or "bright," l "off" or "dark." Thus, storing Ø1101010B (6AH) at a screen location produced this graphic at that location:



The following "game" program, called LIFE, originally invented by John Conway and popularized by Martin Gardiner in his "Mathematical Games" Section of <u>Scientific American</u> in 1970, illustrates the power of the graphics capability.

LIFE depicts the birth, growth, and death of a culture of cells. When a cell has one neighbor or no neighbors in the eight cells adjacent to it, it dies of loneliness. When it has four or more neighbors in the eight adjacent cells, it dies of overcrowding. It survives into the next generation whenever it has two or three neighbors. So a cell may live for just one generation, or may live for as long as the culture lives (or anything in between). A cell is born whenever an empty cell location has exactly three neighbors. (Cells are trisexual.)

The game begins with an initial entry, or Divine Creation, of a seed organism (group of cells). The initial entry can be as simple or complex as you like. The life cycle of the resulting culture arises entirely from the nature of the initial entry given the rules of LIFE.

The following program executes the rules of LIFE on the video screen in graphics. Load the program at the address indicated.

```
### WAND GET NEXT BIT IN BYTE
### BOOK C3 6F 90 1356 JMP BIT ### BOOK BACK TO BYTE
### BOOK C9 09 1376 DAD B ### THATT WE'RE MORKING ON
### BOOK DATE OF THAT BIT IN BYTE
### BOOK DACK TO BYTE
### BOOK C7 BYTE
#
```

00EA C8	40 19	40 DW	4008H	*IN 3X3 MATRIX OF
00EC AC	00 19	50 DW	<b>OCCACH</b>	*NEIGHBOR BYTES
00EE 30	50 19	50 DW	5030H	*NEXT THREE BITS CODE
00F0 B0	34 19	70 DW	3480H	*CELL WHOSE NEIGHBORS
00F2 54	74 19	80 DW	7454H	*WE ARE COUNTING, IN
00F4 94	D4 19:	90 DW	0D494H	*REVERSE ORDER
00F6 58	78 200	90 DW	7858H	*REMAINING THREE BITS
00F8 B8	31 20:	LØ DW	3188H	*CODE MASK FOR NEIGHBOR
00FA 50	34 203	20 DW	3450H	*IN SAME FORMAT
00FC 54	74 200	30 DW	7454H	
00FE 58	78 20-	10 DW	7858H	,
0100 8F	2D 205	50 DW	2D8FH	
0102 8C	38 206	20 DM	388CH	
0104 98	39 207	70 DM	3998H	
0106 FF	208	80 DB	0FFH	

# Screen clearing routine

## ASSM(CLEAR) 0F00

øFøø	21	00	88	1000	LXI	H,8800H
0F03	36	7F		1010	LOOP	MVI MUZEH
0F05	23			1020	INX	Н
0F06	70			1030	MOM	A) H
0F07	FE	80		1040	CPI	8CH
0F09	02	03	ØF	1050	JNZ	LOOP
0F00	76			1060	HLT	

b7		_				000	0 1	0	0,	100	101	110	1,
Bits	b₄ ↓	Ь <sub>3</sub>	Ь <sub>2</sub>	Ь	ROW 1	0	1	2	3	4	5	6	7
	0	0	0	0	0	NUL	DLE	SP	0	@	Р	,	Р
	0	0	0	1	ì	SOH	DC1	!	1	Α	Q	a	q
	0	0	1	0	2	STX	DC2	10	2	В	R	Ь	r
	0	0	1	1	3	ETX	DC3	#	3	С	S	С	s
	0	1	0	0	4	EOT	DC4	\$	4	D	Т	d	t
	0	1	0	1	5	ENQ	NAK	%	5	E	υ	e	υ
	0	1	1	0	6	ACK	SYN	&	6	F	٧	f	٧
	0	1	1	1	7	BEL	ETB	,	7	G	W	g	w
	1	0	0	0	8	B\$	CAN	(	8	Н	Х	h	×
	1	0	0	1	9	HT	EM	)	9	Į.	Y	i	У
	1	0	1	0	10	LF	SUB	*	:	J	Z	j	z
	1	0	1	1	11	VT	ESC	+	;	K	E	k	{
	1	ì	0	0	12	FF	FS	,	<	L	\		
,	1	1	0	1	13	CR	GS	_	=	М	§	Е	}
	1	1	1	0	14	SO	RS	•	>	И	^	n	~_
	1	ì	1	1	15	SI	US	/	?	0		0	DEL

FIGURE 15 - MCM6571A PATTERN

<u>_</u>	. 40	Other	6081	(ED10)	90+1	61WD	6181	81 to	6171	1908	1001	1010	1971	1100	1101	1710	1117
0 . M	_	On 94	00 00	94 DM	04 04	04 04	00 00	04 64	CH CHE	06 09	Cala Cap	00 00	D4 04	O4 94	04 98	04. 80	00 00
***		230 000 000 000 000 000 000 000 000 000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000 3000 00000 00000 00000 00000 00000 00000 0000		00000000000000000000000000000000000000	OGBORNO ONCORPO OGBORNO GRANDO	0000000 0000000 0000000 0000000 0000000	00 00000 0000000 0000000 0000000 0000000	0000000 0000000 000000 000000 000000 0000	0000000 600000 600000 600000 6000000 6000000	0000000 000000 000000 000000 000000 0000	00000000 0000000 00000000 0000000 000000	00000000 00000000 00000000 00000000 0000	00000000000000000000000000000000000000	G000000 000000 000000 0010000 000000 000000	0000000 000000 000000 000000 000000 0000
-		00 0000 00 0000 00 0000 00 0000 00 0000 00 0000	0000000 0000000 0000000 0000000 0000000	Oran Compa	0000000 0000000 0000000 000000 000000 0000	0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000	2004024 2404024 2404024 2404024 2404024 2404024 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504424 2504	0000000 0000000 000000 000000 000000 0000	00000000000000000000000000000000000000	DOGG0000 DOGG0000 DOGG0000 DOGG000 DOGG000 DOGG000 DOGG000 DOGG000 DOGG000 DOGG000	0000000	0000000 000000 000000 000000 000000 0000	00000000000000000000000000000000000000	0000000	00000000000000000000000000000000000000	000000 90000 90000 90000 90000 90000
D10	*	0000000 0000000 0000000 0000000 0000000	00000000 00000000 0000000 0000000 000000	90 90 90 90 90 90 90 90 90 90 90 90 90 9	00#0#00 00#0#0 00#0#0 00#0#0 00#0	UUSBORD 2000000 0000000 0000000 0000000 0000000	0000000	Caseuda enginedo Denedoca Dene	00000000000000000000000000000000000000		046-9004 6-00 6-00 6-00 6-00 6-00 6-00 6-00 6	dumuqq = 000 cq = 0000 cq = 0000 cq = 0000 cq = 0000 cq = 0000 cq = 0000 cq =	DUDOGOO GREENICO COMPONIO CONIO COMPONIO COMPONIO COMPONIO COMPONIO COMPONIO COMPONIO COMPONI	G000000	0000000 0000003 0000003 0000000	30 000 30 000 30 000 30 000	000000000000000000000000000000000000000
gnt	~		000 000 000 000 000 000 000 000 000 000 000 000	00000000000000000000000000000000000000	0000000 0000000 0000000 0000000 0000000	Deconcad Deconc	000000 000000 000000 000000 000000	0000000 0000000 0000000	ennuoli paragrafia deportata deportata one deporta no endero deportata no endero deportata no endero no endero e	0000000 0000000 0000000 0000000 0000000		0000000 0000000 0000000 0000000 0000000		2000-00 2	0000000 000000 000000 000000 0000000	00000000 0000000 0000000 0000000 000000	000000 000000 000000 000000 000000 00000
150	10 :		20000 00000 00000 00000		2488883 2488883	0 00000 0 00000 0 00000 0 00000 0 00000 0 00000	000000 000000 000000 000000 000000 00000	000000 000000 000000 000000 000000	COMMAND	000000 000000 000000	GGL-9000 301-9000 901-9000 901-900 900 901-900 900 900 900 900 900 900 900 900 900	00000000 0000000 0000000 0000000 000000	• 000000 • 000000 • 00000 • 00000 • 00000 • 00000 • 00000 • 00000 • 00000 • 00000	0000000 0000000 0000000 0000000 0000000	9707000 3000 3000 3000 383889 383889	#00000# #0#000# #0#000# #0#000# #0000# #0000# #0000#	00 0000 30000 900000 900000 900000 900000 900000
101	*	000000	7000000 9000000 9000000 9000000 9000000 9100000 9100000 9100000	control of	0000000 00000000 00000000	007 = 000 000 = 000 000 = 000 000 = 000		COCOCO COCCO	onogue andigue nogue andie andie andie andie andie	#000000 000000 0000000 0000000 0000000 0000	eoococe entrices deditord character	000000 000000 000000 000000 000000 00000		0000000 0400000 0400000 0000000 0000000 000000	G6 900 CD G0 00 CD G0 CD G0 00 CD G0 CD G0 00 CD G0 00 CD G0 00 CD G0 00 CD G0 CD	00000000000000000000000000000000000000	00000000000000000000000000000000000000
170	~*	00000000 00000000000000000000000000000	COCOCO SOURCE	Jocanna Jocanna Jocanna Joseph	000000 0000000	0.000000000000000000000000000000000000	917000000	onelogen previous pre	(0000000 00000000000000000000000000000	000000 000000 000000 000000 000000 00000	00000000000000000000000000000000000000		000000 000000 000000 000000 000000 00000	00000000000000000000000000000000000000	00000000 00000000 00000000 0000000 00000	0000000 000000000000000000000000000000	00000000000000000000000000000000000000
711	~	#04###################################	7 0	COORDING COO	00000000000000000000000000000000000000	Consenses	DOMESTICS OF THE PROPERTY OF T	200 20 200 20	mannous Occupant Occu	00000000 00000000000000000000000000000	0000 0 0000 0 0000 0	Soppos Since	000 000 000 000 000 000 000 000 000 000 000 000 000 000		00000000000000000000000000000000000000	700 Maga 700	######################################

FIGURE 18 - MCM65/4 PATTERN


<b>43</b>	. 40	0000	0001	2010	0011	0100	4107	9110	9117	1000	1907	t <b>016</b>	1611	1100	7161	1110	1111
10 44	<b>`</b>	04 DP	G0 00	24 24	36 36	94 00	04 00	94 00	94 50	GA 40	04 (4	òs grà	D4 D4	00 50	04 00	34 00	04 94
D(38)	7.1	00000000000000000000000000000000000000	00000000000000000000000000000000000000	00000000000000000000000000000000000000	000000 000000 0000000 0000000000000000				100000 100000 100000 100000 100000	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	30000000000000000000000000000000000000	2003043 2013043 2013083	00000000000000000000000000000000000000			100 000 000 000 000 000	
501	*6	60000 60000 60000			309			A STANSON OF THE STAN			20000000000000000000000000000000000000		20000000000000000000000000000000000000		0100000 0100000 0100000 010000 010000 010000		
910	~	000000000000000000000000000000000000000	325	00000000000000000000000000000000000000		Carried Control of Con	DESCRIPTION OF THE PROPERTY OF		OCCUPACION DESCRIPTION OCCUPACION DESCRIPT	Capacida (Capacida Capacida Ca	DISCRIPTION OF THE PROPERTY OF	0000000 000000 000000 000000 000000 0000	00000000000000000000000000000000000000	ACCOMPANY OF THE PROPERTY OF T	2020000	DOCUMENTO DE COMPOSITO DE COMPO	00000000000000000000000000000000000000
011			20 20 20 20 20 20 20 20 20 20 20 20 20 2		AND COLOR OF THE PROPERTY OF T	00000000000000000000000000000000000000		Un				0000000 0000000 0000000 0000000 0000000	97 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000000000000000000000000000000000	00 000 00 000 00 000 00 000 00 000 00 000 00 000	00000000000000000000000000000000000000	00000000000000000000000000000000000000
100		0.000 Per Bandan (1.000 Per Ba	07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		CARCOCKATA	CONTROL OF THE PROPERTY OF THE	PANESTER PAN		20 80 95 8 20 80 95 8 20 80 95 8 20 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	20000 18281 20001 20011 20011 20012		00000000000000000000000000000000000000	100000 100000 100000 100000 100000 100000	905003	20306 840 9 960 960 9 960 960 9 960 960 9 960 960 9 960 960 9 960 9 90 9 9	00000 10000 10000 10000 10000 10000	000000000000000000000000000000000000000
10-1		2000 CO	110000000000000000000000000000000000000			00000000000000000000000000000000000000		Lucators Bounderborn Bounderborn Bounderborn Comments Bounderborn Bounderborn					000000000000000000000000000000000000000		000000000000000000000000000000000000000	0018630 0000000 00000000 00000000 00000000 0000	
114	**	000000000000000000000000000000000000000		30000 20000	220000 220000 200000 200000	000000	2000 000 0000 000 0000 000 0000 000 0000 000			0000	3000000 3000	00000000000000000000000000000000000000	000000 000000 000000	2000		0.000000	0000000
111		900000000000000000000000000000000000000	00000000000000000000000000000000000000	50000000000000000000000000000000000000		00000000000000000000000000000000000000	00000000000000000000000000000000000000	0000000 0000000 00000000 00000000 000000		00000000000000000000000000000000000000	00000 and 00000 100 00000	93.59.59 63.59.65 63.59.66 63.59.66 63.59.66				DECORPORATE OF THE PROPERTY OF	


FIGURE 19 - MCM6575 PATTERN

<b>*</b>	*9	2000	0001	3019	301)	9136	2107	01 t0	0131	1004	1001	14 10	1011	1100	1101	1110	1111
44	$\geq$	\$4 39	39 pm	54 50	24 (4)	24 20	36 36	04 00	26 06	00 00	24 20	20 0d	24 00	04 94	24 24	99 34	30 J
aos		00000000000000000000000000000000000000									000 000 000 000 000 000 000 000 000 00						00000000000000000000000000000000000000
391	***		00000000000000000000000000000000000000	**************************************	00000000000000000000000000000000000000		THE STATE OF THE S	00000000000000000000000000000000000000	200000 200000 200000 200000 200000		10000000000000000000000000000000000000		DIAMEST OF THE PROPERTY OF THE	OCCUPANTA OCCUPANTA	20000000000000000000000000000000000000	00000 00000 00000 00000 00000 00000 0000	
na		UKACHATIO BIOCHATIO BIOCHATANID BIOCHATANI	000000000000000000000000000000000000000				00000000000000000000000000000000000000		CONTROLOGICO CONTR	20000000000000000000000000000000000000	DOMONOCO DE CONTROLO DE CONTRO		Octobra popul Octobra popul Oc	00000000000000000000000000000000000000	00000000000000000000000000000000000000	00000000000000000000000000000000000000	Une 100000nt Control Collin Control Collin Collin Collin Collin Collin Collin Collin Collin Collin Collin Collin Collin C
,,,			0000000000 000000000000000000000000000		CHARLES OF THE CONTROL OF THE CONTRO		A CONTRACTOR OF	9000000 9000000 9000000	POR COLOR DE LA CO		20094	TIANOTHANTO TENTO PERENT TENTO PERENT TENTO PERENT DESCRIPTIONS DESCRI	10000000000000000000000000000000000000	DOSCHER HAR	000 - 1000 000 - 1000	DOMESTICATION OF THE PROPERTY	# (2) # (2)
100	**	200 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0	0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		00000000000000000000000000000000000000	0.000000000000000000000000000000000000		0300000 000000000000000000000000000000		000000 000000 000000		Controlled				C CONTROL OF THE CONT	000000000000000000000000000000000000000
-01	**	0200000 02000000 020000000000000000000						000000000000000000000000000000000000000				00000000000000000000000000000000000000		25 2000 26 200		100 000 000 000 000 000 000 000 000 000	02000 000000 000000 000000 000000
10			0000000 0000000 0000000 0000000 0000000	1000000 10000000 100000000 10000000000		0000000	0000000 0000000 0000000 0000000 0000000	00000000000000000000000000000000000000		0.00000 0.00000 0.00000 0.00000 0.00000 0.00000	00000000000000000000000000000000000000				2000000 03037 00 76 66 37 98	00000000000000000000000000000000000000	00000
,,		10000000000000000000000000000000000000		202222 2022 20222	225×38			00000000000000000000000000000000000000	0.000.00 0.000.00 0.000.00			000000000000000000000000000000000000000	200000	01 00000000000000000000000000000000000	200 200 200 200 200 200 200 200 200 200		

FIGURE 20 - MCM6676 PATTERN

ν.	40	2000	9001	001¢	0017	20016	9161	9119	0111	1,000	10001	1010	1911	1100	191	1119	1111
44	_	34 De -	Da 50	94 94	O4 040	04 04	24 24	00 90	ps \$4	04 90	D4 04	CH CH	30 30	pa ee	04 54	54 50	34 3
100		######################################	DESCRIPTION OF THE PROPERTY OF					STATE OF THE STATE		DEN STORMAN							
101	~	1000 1000 1000 1000 1000 1000 1000 100			20 040			12000000000000000000000000000000000000	10 4191 201111 201111 201111 201111 2000000	COLOR DE LA COLOR	CONTROLLOR CONTROLLOR	CALCOCOMPOSITION OF THE PROPERTY OF THE PROPER			300	15566 25565 26155 56155	100
ne	, ,	DOMESTICAL DESCRIPTION OF THE PROPERTY OF THE	CONTRACTOR OF THE PROPERTY OF	OCKNERATE OCKNER					CHOCOLOGIC GUARANTO CO GUARANTO CO GUARANT	SHENDOGOLLI DOZNOSONO UMBARINA UMBARINA UMBARINA UMBARINA UMBARINA UMBARINA UMBARINA	Christopopul Dran-main Mayacaba Mayacaba Mayacaba Gran-drana		PERSONAL PROPERTY OF THE PERSONAL PROPERTY OF			100000017 100000017 100000017 100000017	20000000000000000000000000000000000000
17.	17		Octobrocou Concentration Conce		A CONTRACTOR OF THE PROPERTY O		TANDER NO.		COCKEDIA TRACESTO TRA	Control of the contro			A CONTRACTOR OF THE PARTY OF TH	DUAL MARKET CORP. NAMED CORP. NAMED CORP. NAMED CORP. NAMED		CONTROL OF THE PROPERTY OF THE	DUCCHEROS DUCCHE
00	40		00 44 D2 36 702 6 1207 0 1207					HANDON K		0.000 2.0000 2.0000 2.0000 2.000 2.000 2.000 2.0000 2.000 2.000 2.000 2.000 2.000 2.0000 2.0000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000 2.000	CONTROL I	THE ADDRESS OF THE AD			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0.000000000000000000000000000000000000	
<b>01</b>	-			100 100 100 100 100 100 100 100 100 100		10000000000000000000000000000000000000	00000000000000000000000000000000000000				POSTERONA POSTERONALIA SUPERIORIANA SUPERIOR	DODGEN NEDORON NESORON	THE WASHINGTON		TOPODORNIA TOPODORNIA	000000000000000000000000000000000000000	000000000000000000000000000000000000000
14	70	00000000000000000000000000000000000000					2002000	NAME OF STREET	A STATE OF THE STA	00000 mm max 0000 0000 0000 0000 0000 00	CHARACTORION  CH	CICERCIANAL DOMESTICAL DESCRIPTION DESCRIP		OVERNORMAN CONTROLLAR		CONTRACTOR OF THE PROPERTY OF	000000000000000000000000000000000000000
2.0	-	DESCRIPTION TO DESCRI	CICANON AND AND AND AND AND AND AND AND AND AN	DIAMINATOR DO COMMINATOR DO CO		DOWNWANTED IN COLUMN TO THE PROPERTY OF THE PR	OCHOCA POLICE CONTROL	Office model		PODDOCKIO PODGOCKO PO	CONSTRUCTOR OF THE PROPERTY OF		ONE PRODUCED OF THE PRODUCED O	DINAMADORDA DINAMA	DENDERGRADO PERMITADO TENENTRADO TOTAL MANAGEMENTO TOTAL PERMITANA	OCCUPATION OF THE PROPERTY OF	Company of the compan





Appendix D Graphics character set


Hex Graphic (white bright, black dark)

, ,	,		
00	08	10	18
01	09	11	19
02	OA	12	1A
03	ОВ	13	1B
04	ос	14	10
05	OD	15	1 D
06	0 E	16	1 E
07	OF	17	1F

....

. .

----




# VIDEO TERMINAL SOFTWARE - COMMAND SUMMARY

	Control Character	Function
Cursor Controls	H R L U D E X	Home Cursor Cursor Right Cursor Left. Cursor Up Cursor Down Erase Screen delete character
Mode Commands	I T F N S	Insert/delete mode set  Text (reset I/D mode) auto line Feed mode set  Normal TTY (reset ALF mode) Scroll mode set  Page (reset scroll mode)

Line feed advances cursor one line, exception last line in scroll mode; then cursor fixed, and page scrolls.

Carriage return retreats cursor to beginning of line, blanking line from end unless I/D mode set.



### PLEASE NOTE

This manual has been carefully checked for accuracy, but no warranty is made as to the correctness of this document or the suitability of this product for any particular purpose. No liability is assumed for any damages, consequential or otherwise, that result from the use or misuse of this product.

### WARRANTY

KIT: Defective parts will be replaced free of charge if returned to the factory within ten (10) days of receipt of delivery or upon written statement by purchaser that the unit was unassembled or untested for some longer period due to circumstances beyond his control. Completed units returned under similar circumstances will be repaired at a labor cost of \$20/hr., with defective parts replaced free.

THE WARRANTY IS VOID IF THE KIT IS SOLDERED WITH CORROSIVE FLUX.

ASSEMBLED: The assembled units are fully warranted to be free of defects for ninety (90) days from the time of shipment. If they are found to be defective in this period they may be returned to the factory for repair or replacement free of charge (including return shipping).

POLYMORPHIC SYSTEMS 737 SOUTH KELLOGG AVENUE GOLETA, CALIFORNIA 93017

### LOADING DIP (DUAL IN-LINE PACKAGE) DEVICES

Most DIP devices have their leads spread so that they can not be dropped straight into the board. They must be "walked in" using the following procedure:

- (1) Orient the device properly. Pin 1 is indicated by a small embossed dot on the top surface of the device at one corner. Pins are numbered counterclockwise from pin 1.
- (2) Insert the pins on one side of the device into their holes on the printed circuit card. Do not press the pins all the way in, but stop when they are just starting to emerge from the opposite side of the card.
- (3) Exert a sideways pressure on the pins at the other side of the device by pressing against them where they are still wide below the bend. Bring this row of pins into alignment with its holes in the printed circuit card and insert them an equal distance, until they begin to emerge.
- (4) Press the device straight down until it seats on the points where the pins widen.
- (5) Turn the card over and select two pins at opposite corners of the device. Using a fingernail or a pair of long-nose pliers, push these pins outwards until they are bent at a 45 degree angle to the surface of the card. This will secure the device until it is soldered.

