

## 4.0 FLOPPY DISK DRIVE CONTROLLER BOARD

### GENERAL INFORMATION

The Nabu Floppy Disk Drive Controller Board (AFC-1100), can operate any combination of up to four full-size (8") or mini (5.25") floppy disk drives simultaneously on the S-100 bus. This controller is compatible with Shugart, Remex, Memorex, Pertec, and most other disk drives.

The AFC-1100 is interrupt driven and assigned the highest interrupt priority. It accommodates both single-density (IBM 3740) and double-density (IBM System 34) formats, with soft sector compatibility. Recording can be done on both sides of a diskette, thus allowing up to 1 Megabyte of formatted data to be stored on a 2-sided, double-density diskette.

Western Digital's FD1793, along with two other supporting chips, form the heart of the AFC-1100 controller. As well, phase lock loop (PLL) techniques are used in the controller to increase the reliability of data recovery.

## SPECIFIC FEATURES

### FD1793 Floppy Disk Formatter/Controller

The FD1793 floppy disk formatter/controller, (U11), is a powerful LSI chip which provides all required interface signals to a floppy disk drive. The eleven instructions which the FD1793 performs, enhance system throughput and minimize support from the processor.

A few supporting chips are also required by the FD1793 to complete the working floppy disk system. One of these is the phase lock loop data recovery circuit, which includes part of U5 (WD1691), a VCO, and a low pass filter. As mentioned, the use of the PLL technique enhances the reliability of the data recovery process. As well, any speed variations or track to track variations can also be handled better with a PLL.

Another supporting chip is the write precompensation circuit, which contains the remaining part of U5 and a WD2143 (U6). The precompensation applies only when the current track number on a double-density diskette is greater than 43.

Detailed information regarding the uses of the FD1793, WD1691, and WD2143 can be obtained from the manufacturer's data sheets included.

### Device Addressing

The address decoder is designed such that the board's internal registers are located at port addresses F3H to F7H. The function of each port is as follows:


<u>Port Address</u>	<u>Data Read</u>	<u>Data Write</u>
F3H	Drive status	Drive command
F4H	Status register	Command register
F5H	Track register	Track register
F6H	Sector register	Sector register
F7H	Data register	Data register

Ports F4H to F7H correspond to the internal registers of the 1793 floppy controller chip. The meaning of the data bits is explained in the enclosed data sheet for the 1793 integrated circuit. Port F3H relates to disk drive parameters. The functions of the data bits are summarized as follows:

	<u>Data Bit</u>	<u>Designation</u>	<u>Function</u>
Drive Status	D0	DRSEL1	Drive 0 (A) selected
	D1	DRSEL2	Drive 1 (B) selected
	D2	DRSEL3	Drive 2 (C) selected
	D3	DRSEL4	Drive 3 (D) selected
	D4	SIDE 1	Side 1 of drive selected
	D5	-	5.25" drive selected
	D6	$\overline{\text{DDEN}}$	Single density selected
	D7	$\overline{\text{2-SIDED}}$	Single sided diskette in drive
Drive Command	D0	DRSEL1	Selects drive 0 (A)
	D1	DRSEL2	Selects drive 1 (B)
	D2	DRSEL3	Selects drive 2 (C)
	D3	DRSEL4	Selects drive 3 (D)
	D4	SIDE 1	Selects side 1 of drive
	D5	-	Selects 5.25" drive
	D6	$\overline{\text{DDEN}}$	Selects single density
	D7	-	Enables wait states

### Jumper Connections

The interrupt vector jumper area is located in the upper right-hand corner of the board. The address is set to 0036H for the Nabu 1100 System. (With jumper means logic one).



The jumper selection labelled 'A', near the middle of the board, enables the user to select disk size (8" or 5.25") either by hardwired logic, or by software control. The Nabu 1100 System uses software selection.

Hardwire selection :

8" : Jumper 2 and 3

5.25" : No jumper

Software selection : Jumper 1 and 2

### Timing Adjustments

The data recovery circuit is implemented by phase lock loop techniques. Therefore, input DC voltage and output clock frequency adjustments must be performed on the VCO (U7). Also, the four phase clock generator (U6) for the precompensation circuit, must be adjusted for proper operation.

The adjustments are performed on RR1, RR2, RR3, and RR4, which are located in the bottom left-hand corner of the board. Normally, these potentiometers are factory adjusted. Should any adjustments be required, they should be performed by qualified service personnel.

### Connection of the Disk Drives

The 50-pin header strip (J2), connects all large (8") drives to the board; and the 34-pin header strip (J1 if it exists), connects all mini (5.25") drives to the board.

Only the even numbered pins (bottom row) are used for connection to the drives, while the odd numbered pins (top row) are grounded. The pins are numbered from right to left.

The 2-pin header on the right-hand side of J2, is used for interrupt priority connection. These pins are left open for the Nabu 1100 single user system. For a multi-user system, the input pin should be left open (highest interrupt priority) while the output pin should be connected to the board with next highest priority.

**NABU AFC-1100 FLOPPY DISK DRIVE CONTROLLER BOARD**  
**PARTS LIST**

**Integrated Circuits:**

U1	7805	5 V positive voltage regulator
U2	7812	12 V positive voltage regulator
U3, U29	74LS367	Hex bus driver
U4, U16	74LS123	Dual retriggerable monostable multi-vibrator with clear
U5	WD1691	Floppy support logic (Western Digital)
U6	WD2143	Four phase clock generator (Western Digital)
U7	74S124	Dual voltage-controlled oscillator
U8	74LS20	Dual 4-input NAND
U9, U10	7406	Hex inverter
U11	FD1793B	Floppy disk controller chip (Western Digital)
U12	74LS157	Quadruple 2-line-to-1-line multiplexer
U13, U20, U24, U25	74LS244	Octal buffer/line-driver with 3-state outputs
U14	74LS138	3-to-8-line decoder/demultiplexer
U15	74LS273	Octal D-type flip-flop
U17	74LS02	Quadruple 2-input NOR
U18, U21	74LS00	Quadruple 2-input NAND
U19	74LS04	Hex inverter
U22, U23, U26	74LS74	Dual D-type positive-edge-triggered flip-flop with preset and clear
U27, U28	74LS10	Triple 3-input NAND

**Diodes:**

D1, D2	1N914A	Silicon switching diode
--------	--------	-------------------------

**Capacitors:**

C1, C16	68 pF
C2, C4, C5	10 $\mu$ F, 35 V tantalum electrolytic
C6, C7	0.1 $\mu$ F
C3, C8-C9, C12, C14-C15, C17-C22	.33 $\mu$ F stacked film capacitor
C10	82 pF
C11	47~51pF
C13	

**Resistors:**


R1-R6	150 $\Omega$
R7	12 k $\Omega$
R8,	5.1 k $\Omega$
R9	3.6 k $\Omega$

R10	4.7 k $\Omega$
R11-R13	47 k $\Omega$
R14-R16	10 k $\Omega$
R17	6.2 k $\Omega$
R18	4.7 k $\Omega$
R19	1 k $\Omega$
RR1	10 k $\Omega$
RR2	100 k $\Omega$
RR3, RR4	50 k $\Omega$
RN1	1 k $\Omega$

Quantity

Description

12	14 pin IC socket
7	16 pin IC socket
1	18 pin IC socket
6	20 pin IC socket
1	40 pin IC socket
1	50 pin right angle pin connector
1	2 pin right angle pin connector
2	TO-220 heat-sink
2	#6-32 x 3/8" machine screw
2	#6-32 nuts
1	p.c. board



- 1. PULL UP RESISTOR TO Vcc (1K OHM).
- 2. SEE TABLE FOR RESISTOR VALUES.
- 3. ALL CAPACITORS ARE 0.1μF EXCEPT FOR THE ONES LISTED IN TABLE.
- 4. SEE TABLE FOR RR VALUES.
- 5. J1 50 PINS CONNECTOR.
- 6. J2 34 PINS CONNECTOR.
- 7. J3 7 PINS CONNECTOR.

- 8. EACH IC'S SUPPLY CONNECTIONS ARE NOT SHOWN.
- 9. TP- TEST POINT.
- 10. JP- JUMPER WIRE.
- 11. RR3 AND C11 ARE OPTIONAL.

S-100 BUS

RR1	10 KOHM	C1, C16	68pf
RR2	100 KOHM	C2, C4, C5	10μf
RR3	50 KOHM	C6, C7	100pf
RR4	50 KOHM	C10	.33μf
D1, D2	1N914A	C11	82pf
		C13	47.5μf

R1-R6	150 OHM
R7	12 KOHM
R8, R10	5.1 KOHM
R9	36 KOHM
R11-R13	47 KOHM
R14-R16	10 KOHM
R17	62 KOHM
R18	47 KOHM
R19	1 KOHM

**ANDICOM CORPORATION**  
**TITLE: FLOPPY DISK**  
**CONTROLLER AFC1100**  
 DRAWING NO. AC1100-00  
 DRAWN BY: KENNY TAM  
 CHECKED BY: WILLIAM LEUNG  
 JUNE 1981

FIGURE 10. SCHEMATIC DIAGRAM OF FLOPPY DISK CONTROLLER BOARD





## FD179X Application Notes

### INTRODUCTION

Over the past several years, the Floppy Disk Drive has become the most popular on-line storage device for mini and microcomputer systems. Its fast access time, reliability and low cost-per-bit ratio enables the Floppy Disk Drive to be the solution in mass storage for microprocessor systems. The drive interface to the Host system is standardized, allowing the OEM to substitute one drive for another with minimum hardware/ software modifications.

Since Floppy Disk Data is stored and retrieved as a self-clocking serial data stream, some means of separating the clock from the data and assembling this data in parallel form must be accomplished. Data is stored on individual Tracks of the media, requiring control of a stepper motor to move the Read/Write head to a predetermined Track. Byte synchronization must also be accomplished to insure that the parallel data is properly assembled. After all the design considerations are met, the final controller can consist of 40 or more TTL packages.

To alleviate the burden of Floppy Disk Controller design, Western Digital has developed a Family of LSI Floppy Disk controller devices. Through its own set of macro commands, the FD179X Controller Family will perform all the functions necessary to read and write data to the drive. Both the 8" standard and 5¼" mini-floppy are supported with single or double density recording techniques. The FD179X is compatible with the IBM 3740 (FM) data format, or the System 34 (MFM) standards. Provisions for non-standard formats and variable sector lengths have been included to provide more storage capability per track. Requiring standard +5, +12 power supplies the FD179X is available in a standard 40 pin dual-in-line package.

The FD179X Family consists of 6 devices. The differences between these devices is summarized in Figure 1. The 1792 and 1794 are "single density only" devices, with the Double Density Enable pin (DDEN) left open by the user. Both True and inverted Data bus devices are available. Since the 179X can only drive one TTL Load, a true data bus system may use the 1791 with external inverting buffers to arrive at a true bus scheme. The 1795 and 1797 are identical to the 1791 and 1793, except a side select output has been added that is controlled through the Command Register.

### SYSTEM DESIGN

The first consideration in Floppy Disk Design is to determine which type of drive to use. The choice ranges from single-density single sided mini-floppy to the 8" double-density double-sided drive. Figure 2 illustrates the various drive and data capacities associated with each type. Although the 8" double-density drive offers twice as much storage, a more complex data separator and the addition of Write Precompensation circuits are mandatory for reliable data transfers. Whether to go with 8" double-density or not is dependent upon PC board space and the additional circuitry needed to accurately recover data with extreme bit shifts. The byte transfer time defines the nominal time required to transfer one byte of data from the drive. If the CPU used cannot service a byte in this time, then a DMA scheme will probably be required. The 179X also needs a few microseconds for overhead, which is subtracted from the transfer time. Figure 3 shows the actual service times that the CPU must provide on a byte-by-byte basis. If these times are not met, bytes of data will be lost during a read or write operation. For each byte transferred, the 179X generates a DRQ (Data Request) signal on Pin 38. A bit is provided in the status register which is also set upon receipt of a byte from the Disk. The user has the option of reading the status register through program control or using the DRQ Line with DMA or interrupt schemes. When the data register is read, both the status register DRQ bit and the DRQ Line are automatically reset. The next full byte will again set the DRQ and the process continues until the sector(s) are read. The Write operation works exactly the same way, except a WRITE to the Data Register causes a reset of both DRQ's.

### RECORDING FORMATS

The FD179X accepts data from the disk in a Frequency-Modulated (FM) or Modified-Frequency-Modulated (MFM) Format. Shown in Figures 4A and 4B are both these Formats when writing a Hexidecimal byte of 'D2'. In the FM mode, the 8 bits of data are broken up into "bit cells." Each bit cell begins with a clock pulse and the center of the bit cell defines the data. If the data bit = 0, no pulse is written; if the data = 1, a pulse is written in the center of the cell. For the 8" drive, each clock is written 4 microseconds apart.

In the MFM mode, clocks are decoded into the data stream. The byte is again broken up into bit cells, with the data bit written in the center of the bit cell if data = 1. Clocks are only written if both surrounding data bits are zero. Figure 4B shows that this occurs only once between Bit cell 4 and 5. Using this encoding scheme, pulses can occur 2, 3 or 4 microseconds apart. The bit cell time is now 2 microseconds: twice as much data can be recorded without increasing the Frequency rate due to this encoding scheme.

The 179X was designed to be compatible with the IBM 3740 (FM) and System 34 (MFM) Formats. Although most users do not have a need for data exchange with IBM mainframes, taking advantage of these well studied formats will insure a high degree of system performance. The 179X will allow a change in gap fields and sector lengths to increase usable storage capacity, but variations away from these standards is not recommended. Both IBM standards are soft-sector format. Because of the wide variation in address marks, the 179X can only support soft-sectored media. Hard sectored diskettes have continued to lose popularity, mainly due to the unavailability of a standard and the limitation of sector lengths imposed by the physical sector holes in the diskette.

## PROCESSOR INTERFACE

The interface of the 179X to the CPU consists of an 8-bit Bi-directional bus, read/write controls and optional interrupt lines. By selecting the device via the CHIP SELECT Line, each of the five internal registers can be accessed.

Shown below are the registers and their addresses:

PIN 3 CS	PIN 6 A <sub>1</sub>	PIN 5 A <sub>0</sub>	PIN 4 RE=0	PIN 2 WE=0
0	0	0	STATUS REG	COMMAND REG
0	0	1	TRACK REG	TRACK REG
0	1	0	SECTOR REG	SECTOR REG
0	1	1	DATA REG	DATA REG
1	X	X	H1-Z	H1-Z

Each time a command is issued to the 179X, the Busy bit is set and the INTRQ (Interrupt Request) Line is reset. The user has the option of checking the busy bit or use the INTRQ Line to denote command completion. The Busy bit will be reset whenever the 179X is idle and awaiting a new command. The INTRQ Line, once set, can only be reset by a READ of the status register or issuing a new command. The MR (Master Reset) Line does not affect INTRQ.

The A<sub>0</sub>, A<sub>1</sub> Lines used for register selections can be configured at the CPU in a variety of ways. These lines may actually tie to CPU address lines, in which case the 179X will be memory-mapped and addressed like RAM. They may also be used under Program Control by tying to a port device such as the 8255, 6820, etc. As a diagnostic tool when checking out the CPU interface, the Track and Sector registers should respond like "RAM" when the 179X is idle (Busy = INTRQ = 0).

Because of internal synchronization cycles, certain time delays must be introduced when operating under Programmed I/O. The worst case delays are:

OPERATION	NEXT OPERATION	DELAY REQ'D
WRITE TO COMMAND REG	READ STATUS REGISTER	MFM = 14μs* FM = 28μs.
WRITE TO ANY REGISTER	READ FROM A DIFFERENT REG	NO DELAY

\*NOTE: Times Double when CLK = 1MHz (5¼" drive)

Other CPU interface lines are CLK,  $\overline{MR}$  and  $\overline{DDEN}$ . The CLK line should be 2MHz (8" drive) or 1MHz (5¼" drive) with a 50% duty cycle. Accuracy should be ±1% (crystal source) since all internal timing, including stepping rates, are based upon this clock.

The  $\overline{MR}$  or Master Reset Line should be strobed a minimum of 50 microseconds upon each power-on condition. This line clears and initializes all internal registers and issues a restore command (Hex '03') on the rising edge. A quicker stepping rate can be written to the command register after a  $\overline{MR}$ , in which case the remaining steps will occur at the faster programmed rate. The 179X will issue a maximum of 255 stepping pulses in an attempt to expect the TROO line to go active low. This line should be connected to the drive's TROO sensor.

The  $\overline{DDEN}$  line causes selection of either single density ( $\overline{DDEN} = 1$ ) or double density operation.  $\overline{DDEN}$  should not be switched during a read or write operation.

## FLOPPY DISK INTERFACE

The Floppy Disk Interface can be divided into three sections: Motor Control, Write Signals and Read Signals. All of these lines are capable of driving one TTL load and not compatible for direct connection to the drive. Most drives require an open-collector TTL interface with high current drive capability. This must be done on all outputs from the 179X. Inputs to the 179X may be buffered or tied to the Drives outputs, providing the appropriate resistor termination networks are used. Undershoot should not exceed  $-0.3$  volts, while integrity of  $V_{IH}$  and  $V_{OH}$  levels should be kept within spec.

## MOTOR CONTROL

Motor Control is accomplished by the STEP and DIRC Lines. The STEP Line issues stepping pulses with a period defined by the rate field in all Type I commands. The DIRC Line defines the direction of steps (DIRC = 1 STEP IN/DIRC = 0 STEP OUT).

Other Control Lines include the  $\overline{IP}$  or Index Pulse. This Line is tied to the drives' Index L.E.D. sensor and makes an active transition for each revolution of the diskette. The TROO Line is another L.E.D. sensor that informs the 179X that the stepper motor is at its furthest position, over Track 00. The READY Line can be used for a number of functions, such as sensing "door open", Drive motor on, etc. Most drives provide a programmable READY Signal selected by option jumpers on the drive. The 179X will look at the ready signal prior to executing READ/WRITE commands. READY is *not* inspected during any Type I commands. All Type I commands will execute regardless of the Logic Level on this Line.

## WRITE SIGNALS

Writing of data is accomplished by the use of the WD, WG, WF, TG43, EARLY and LATE Lines. The WG or Write Gate Line is used to enable write current at the drive's R/W head. It is made active prior to writing data on the disk. The WF or WRITE FAULT Line is used to inform the 179X of a failure in drive electronics. This signal is multiplexed with the VFOE Line and must be logically separated if required. Figure 5 illustrates three methods of demultiplexing.

The TG43 or "TRACK GREATER than 43" Line is used to decrease the Write current on the inner tracks, where bit densities are the highest. If not required on the drive, TG43 may be left open.

## WRITE PRECOMPENSATION

The 179X provides three signals for double density Write Precompensation use. These signals are WRITE DATA, EARLY and LATE. When using single density drives (either 8" or 5¼"), Write Precompensation is not necessary and the WRITE DATA line is generally TTL Buffered and sent directly to the drive. In this mode, EARLY and LATE are left open.

For double density use, Write Precompensation is a function of the drive. Some manufacturers recommend Precompensating the 5¼" drive, while others do not. With the 8" drive, Precompensation may be specified from TRACK 43 on, or in most cases, all TRACKS. If the recommended Precompensation is not specified,

check with the manufacturer for the proper configuration required.

The amount of Precompensation time also varies. A typical value will usually be specified from 100-300ns. Regardless of the parameters used, Write Precompensation must be done external to the 179X. When  $\overline{DDEN}$  is tied low, EARLY or LATE will be activated at least 125ns. before and after the Write Data pulse. An Algorithm internal the 179X decides whether to raise EARLY or LATE, depending upon the previous bit pattern sent. As an example, suppose the recommended Precomp value has been specified at 150ns. The following action should be taken:

EARLY	LATE	ACTION TAKEN
0	0	delay WD by 150ns (nominal)
0	1	delay WD by 300ns (2X value)
1	0	do not delay WD

There are two methods of performing Write Precompensation:

- 1) External Delay elements
- 2) Digitally

Shown in Figure 6 is a Precomp circuit using the Western Digital 2143 clock generator as the delay element. The WD pulse from the 179X creates a strobe to the 2143, causing subsequent output pulses on the  $\phi 1$ ,  $\phi 2$  and  $\phi 3$  signals. The 5K Precomp adjust sets the desired Precomp value. Depending upon the condition of EARLY and LATE,  $\phi 1$  will be used for EARLY,  $\phi 2$  for nominal (EARLY = LATE = 0), and  $\phi 3$  for LATE. The use of "one-shots" or delay line in a Write Precompensation scheme offers the user the ability to vary the Precomp value. The  $\phi 4$  output resets the 74LS175 Latch in anticipation of the next WD pulse. Figure 7 shows the WD-EARLY/LATE relationship, while Figure 8 shows the timing of this write Precomp scheme.

Another method of Precomp is to perform the function digitally. Figure 9 illustrates a relationship between the WD pulse and the CLK pin, allowing a digital Precomp scheme. Figure 10 shows such a scheme with a preset Write Precompensation value of 250ns. The synchronous counter is used to generate 2MHz and 4MHz clock signals. The 2MHz clock is sent to the CLK input of the 179X and the 4MHz is used by the 4-bit shift register. When a WD pulse is not present, the 4MHz clock is shifting "ones" through the shift register and maintaining  $Q_0$  at a zero level. When a WD pulse is present, a zero is loaded at either A, B, or C depending upon the states of LATE, EN PRECOMP and EARLY. The zero is then shifted by the 4MHz clock until it reaches the  $Q_0$  output. The number of shift operations determines whether the WRITE DATA pulse is written early, nominal or late. If both FM and MFM operations is a system requirement, the output of this circuit should be disabled and the WD pulse should be sent directly to the drive.

## DATA SEPARATION

The 179X has two inputs (RAW READ & RCLK) and one output (VFOE) for use by an external data separator. The RAW READ input must present clock and data pulses to the 179X, while the RCLK input provides a "window" or strobe signal to clock each RAW READ pulse into the device. An ideal Data Separator would have the leading edge of the RAW READ pulse occur in the exact center of the RCLK strobe.

Motor Speed Variation, Bit shifts and read amplifier recovery circuits all cause the RAW READ pulses to drift away from their nominal positions. As this occurs, the RAW READ pulses will shift left or right with respect to RCLK. Eventually, a pulse will make its transition outside of its RCLK window, causing either a CRC error or a Record-not-Found error at the 179X.

A Phase-Lock-Loop circuit is one method of achieving synchronization between the RCLK and RAW READ signals. As RAW READ pulses are fed to the PLL, minor adjustments of the free-running RCLK frequency can be made. If pulses are occurring too far apart, the RCLK frequency is *decreased* to keep synchronization. If pulses begin to occur closer together, RCLK is *increased* until this new higher frequency is achieved. In normal read operations, RCLK will be constantly adjusted in an attempt to match the incoming RAW READ frequency.

Another method of Data Separation is the Counter-Separator technique. The RCLK signal is again free-running at a nominal rate, until a RAW READ pulse occurs. The Separator then denotes the position of the pulse with respect to RCLK (by the counter value), and counts down to increase or decrease the current RCLK window. The next RCLK window will occur at a nominal rate and will continue to run at this frequency until another RAW READ pulse adjusts RCLK, but only the present window is adjusted.

Both PPL and Counter/Separator are acceptable methods of Data Separation. The PPL has the highest reliability because of its "tracking" capability and is recommended for 8" double density designs.

As a final note, the term "Data Separator" may be misleading, since the physical separation of clock and data bits are not actually performed. This term is used throughout the industry, and can better be described as a "Data Recovery Circuit" rather than a Data Separator.

The VFOE signal is an output from the 179X that signifies the head has been loaded and valid data pulses are appearing on the RAW READ line. It can be used to enable the Data Separator and to insure clean RCLK transitions to the 179X. Since some drives will output random pulses when the head is disengaged, VFOE can prevent an erratic RCLK signal during this time. If the Data Separator requires synchronization during a known pattern of one's or zero's, then RG (READ GATE) can be used. The RG signal will go active when the 179X is currently over a field of zeros or ones. RG is not available on the 1795/1797 devices, since this signal was replaced with the SSO (Side Select Output) Line.

Shown in Figure 11 is a 2½ IC Counter/Separator. The 74LS193 free runs at a frequency determined by the CRYCLK input. When a RAW READ pulse occurs, the counter is loaded with a starting count of '5'. When the RAW READ Line returns to a Logic 1, the counter counts down to zero and again free runs. The 74LS74 insures a 50% duty cycle to the 179X and performs a divide-by-two of the Q<sub>D</sub> output.

Figure 12 illustrates another Counter/Separator utilizing a PROM as the count generator. Depending upon the RAW READ phase relationship to RCLK, the PROM is addressed and its data output is used as the counter value. A 16MHz clock is required for 8" double density, while an 8MHz clock can be used for single density.

Figure 13 shows a Phase-Lock-Loop data recovery circuit. The phase detector (U2, Figure 2) compares the phase of the SHAPED DATA pulse to the phase of VFO CLK ÷ 2. If VFO CLK ÷ 2 is lagging the SHAPED DATA pulse an output pulse on #9, U2 is generated. The filter/amplifier converts this pulse into a DC signal which increases the frequency of the VCO. If, correspondingly, CLK ÷ 2 is leading the SHAPED DATA pulse, an output pulse on #5, U2 is generated. This pulse is converted into a DC signal which decreases the frequency of the VCO. These two actions cause the VCO to track the frequency of the incoming READ DATA pulses. This correction process to keep the two signals in phase is constantly occurring because of spindle speed variation and circuit parameter variations.

The operating specifications for this circuit are as follows:

Free Running Frequency	2MHz
Capture Range	± 15%
Lock Up Time	50 microsec. "1111" or "0000" Pattern 100 Microsec "1010" Pattern

The RAW READ pulses are generated from the falling edge of the SHAPED DATA pulses. The pulses are also reshaped to meet the 179X requirements. VFO CLK ÷ 2 OR 4 is divided by 2 once again to obtain VFO CLK OUT whose frequency is that required by the 179X RCLK input. RCLK must be controlled by VFOE so VFOE is sampled on each rising edge of VFO CLK OUT. When VFOE goes active EN RCLK goes active in synchronization with VFO CLK OUT preventing any glitches on the RCLK output. When VFOE goes inactive EN RCLK goes inactive in synchronization with VFO CLK OUT, again preventing any glitches on the RCLK output.

Figure 14 illustrates a PPL data recovery circuit using the Western Digital 1691 Floppy Support device. Both data recovery and Write Precomp Logic is contained within the 1691, allowing low chip count and PLL reliability. The 74S124 supplies the free-running VCO output. The PUMP UP and PUMP DOWN signals from the 1691 are used to control the 74S124's frequency.

## COMMAND USAGE

Whenever a command is successfully or unsuccessfully completed, the busy bit of the status register is reset and the INTRQ line is forced high. Command termination may be detected either way. The INTRQ can be tied to the host processor's interrupt with an appropriate service routine to terminate commands. The busy bit may be monitored with a user program and will achieve the same results through software. Performing both an INTRQ and a busy bit check is not recommended because a read of the status register to determine the condition of the busy bit will reset the INTRQ line. This can cause an INTRQ from not occurring.

## RESTORE COMMAND

On some disk drives, it is possible to position the R/W head outward past Track 00 and prevent the TROO line from going low unless a STEP IN is first performed. If this condition exists in the drive used, the RESTORE command will never detect a TROO. Issuing several STEP IN pulses before a RESTORE command will remedy this situation. The RESTORE and all other Type I commands will execute even though the READY bit indicates the drive is not ready (NOT READY = 1).

## READ TRACK COMMAND

The READ TRACK command can be used to manually inspect data on a hard copy printout. Gaps, address marks and all data are brought in to the data register during this command. The READ TRACK command may be used to inspect diskettes for valid formatting and data fields as well as address marks. Since the 179X does not synchronize clock and data until the Index Address Mark is detected, data previous to this ID mark will not be valid. READ GATE (RG) is not actuated during this command.

## READ ADDRESS COMMAND

In systems that use either multiple drives or sides, the read address command can be used to tell the host processor which drive or side is selected. The current position of the R/W head is also denoted in the six bytes of data that are sent to the computer.

TRACK	SIDE	SECTOR	CRS LENGTH	CRC 1	CRC 2
-------	------	--------	---------------	----------	----------

The READ ADDRESS command as well as all other Type II and Type III commands will not execute if the READY line is inactive (READY = 0). Instead, an interrupt will be generated and the NOT READY status bit will be set to a 1.

## FORCED INTERRUPT COMMAND

The Forced Interrupt command is generally used to terminate a multiple sector command or to insure Type I status in the status register. The lower four bits of the command determine the conditional interrupt as follows:

1 <sub>0</sub>	=	NOT-READY TO READY TRANSITION
1 <sub>1</sub>	=	READY TO NOT-READY TRANSITION
1 <sub>2</sub>	=	EVERY INDEX PULSE
1 <sub>3</sub>	=	IMMEDIATE INTERRUPT

Regardless of the conditional interrupt set, any command that is currently being executed when the Forced Interrupt command is loaded will immediately be terminated and the busy bit will be reset indicating an idle condition.

Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred.

The conditional interrupt is enabled when the corresponding bit positions of the command (1<sub>3</sub> - 1<sub>0</sub>) are set to a 1. If 1<sub>3</sub> - 1<sub>0</sub> are all set to zero, no interrupt will occur, but any command presently under execution will be immediately terminated upon receipt of the Force Interrupt command (HEX D0).

As usual, to clear the interrupt a read of the status register or a write to the command register is required. The exception is when using the immediate interrupt condition (1<sub>3</sub> = 1). If this command is loaded into the command register, an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt; another forced interrupt command with 1<sub>3</sub> - 1<sub>0</sub> = 0 must be loaded into the command register in order to reset the INTRQ from this condition.

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition (1<sub>1</sub> = 1) and the Every Index Pulse (1<sub>2</sub> = 1) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT-READY or the next Index Pulse will cause an interrupt condition.

## DATA RECOVERY

Occasionally, the R/W head of the disk drive may get "off track", and dust or dirt may get trapped on the media. Both of these conditions will cause a RECORD NOT FOUND and/or a CRC error to occur. This "soft error" can usually be recovered by the following procedure:

1. Issue the command again
2. Unload and load the head and repeat step 1
3. Issue a restore, seek the track, and repeat step 1

If RNF or CRC errors are still occurring after trying these methods, a "hard error" may exist. This is usually caused by improper disk handling, exposure to high magnetic fields, etc. and generally results in destroying portions or tracks of the diskette.

**FIGURE 1. DEVICE CHARACTERISTICS**

DEVICE	SNGL DENSITY	DBLE DENSITY	INVERTED BUS	TRUE BUS	DOUBLE-SIDED
1791	X	X	X		
1792	X		X		
1793	X	X		X	
1794	X			X	
1795	X	X	X		X
1797	X	X		X	X

**FIGURE 2. STORAGE CAPACITIES**

SIZE	DENSITY	SIDES	UNFORMATTED CAPACITY (NOMINAL)		BYTE TRANSFER TIME	FORMATTED CAPACITY	
			PER TRACK	PER DISK		PER TRACK	PER DISK
5¼"	SINGLE	1	3125	109,375*	64µs	2304**	80,640
5¼"	DOUBLE	1	6250	218,750	32µs	4608***	161,280
5¼"	SINGLE	2	3125	218,750	64µs	2304	161,280
5¼"	DOUBLE	2	6250	437,500	32µs	4608	322,560
8"	SINGLE	1	5208	401,016	32µs	3328	256,256
8"	DOUBLE	1	10,416	802,032	16µs	6656	512,512
8"	SINGLE	2	5208	802,032	32µs	3328	512,512
8"	DOUBLE	2	10,416	1,604,064	16µs	6656	1,025,024

\*Based on 35 Tracks/Side


\*\*Based on 18 Sectors/Track (128 byte/sec)

\*\*\*Based on 18 Sectors/Track (256 bytes/sec)


**FIGURE 3. NOMINAL VS. WORSE CASE SERVICE TIME**

SIZE	DENSITY	NOMINAL TRANSFER TIME	WORST-CASE 179X SERVICE TIME	
			READ	WRITE
5¼"	SINGLE	64µs	55.0µs	47.0µs
5¼"	DOUBLE	32µs	27.5µs	23.5µs
8"	SINGLE	32µs	27.5µs	23.5µs
8"	DOUBLE	16µs	13.5µs	11.5µs




**FIGURE 4A. FM RECORDING**




**FIGURE 4B. MFM RECORDING**




**FIGURE 5. WF/VFOE DEMULTIPLEXING CIRCUITRY**







**FIGURE 7. WRITE PRE-COMP TIMING**



**FIGURE 8. PRECOMP TIMING FOR CIRCUIT IN FIGURE 6**




FIGURE 9. WD/CLK RELATIONSHIP FOR WRITE PRECOMP USE





FIGURE 10. DIGITAL WRITE PRECOMP CIRCUIT

(PROVIDED COURTESY OF MPI, OKLAHOMA CITY, OK 73112)



**FIGURE 11. COUNTER/SEPARATOR**

745288 PROGRAMMING TABLE

ADDRESS	DATA	ACTION TAKEN
00	01	NONE
01	01	RETARD BY 1 COUNT
02	02	
03	03	
04	03	RETARD BY 2 COUNTS
05	04	
06	05	
07	06	
08	0B	ADVANCE BY 2 COUNTS
09	0D	
0A	0C	
0B	0E	
0C	0F	
0D	0F	ADVANCE BY 1 COUNT
0E	00	
0F	01	
10	01	FREE RUN
11	02	
12	03	
13	04	
14	05	
15	06	
16	07	
17	08	
18	09	
19	0A	
1A	0B	
1B	0C	
1C	0D	
1D	0E	
1E	0F	
1F	00	






FIGURE 12. 179X DATA SEPARATOR

(PROVIDED COURTESY OF ANDROMEDA SYSTEMS, PANORAMA CITY, CA 91402)



**FIGURE 13. PLL DATA RECOVERY CIRCUIT**  
(PROVIDED COURTESY OF MPL, OKLAHOMA CITY, OK 73112)



- 1) ALL RESISTORS 1/4W ± 5%
2. SPECIFICATIONS =  
 CAPTURE RANGE. ± 20%  
 LOCK-UP TIME. 25µsec  
 (ALL ONE'S PATTERN, MFM)
- 3) FOR 5 1/4"     8  
    .69µf    .33µf  
    68Ω     33Ω

FIGURE 14. 8" SINGLE/DOUBLE DENSITY SYSTEM

### COMMAND SUMMARY

		BITS							
TYPE	COMMAND	7	6	5	4	3	2	1	0
I	Restore	0	0	0	0	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Seek	0	0	0	1	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step	0	0	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step In	0	1	0	u	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step Out	0	1	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
II	Read Sector	1	0	0	m	S	E	C	0
II	Write Sector	1	0	1	m	S	E	C	a <sub>0</sub>
III	Read Address	1	1	0	0	0	E	0	0
III	Read Track	1	1	1	0	0	E	0	0
III	Write Track	1	1	1	1	0	E	0	0
IV	Force Interrupt	1	1	0	1	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	l <sub>0</sub>

Note: Bits shown in TRUE form.

### STEPPING RATES

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEN	0	1	0	1	X	X
R <sub>1</sub> R <sub>0</sub>	TEST=1	TEST=1	TEST=1	TEST=1	TEST=0	TEST=0
0 0	3 ms	3 ms	6 ms	6 ms	184μs	368μs
0 1	6 ms	6 ms	12 ms	12 ms	190μs	380μs
1 0	10 ms	10 ms	20 ms	20 ms	198μs	396μs
1 1	15 ms	15 ms	30 ms	30 ms	208μs	416μs

### FLAG SUMMARY

#### TYPE I COMMANDS

h = Head Load Flag (Bit 3)

h = 1, Load head at beginning

h = 0, Unload head at beginning

V = Verify flag (Bit 2)

V = 1, Verify on destination track

V = 0, No verify

r<sub>1</sub>, r<sub>0</sub> = Stepping motor rate (Bits 1-0)

Refer to Table 1 for rate summary

u = Update flag (Bit 4)

u = 1, Update Track register

u = 0, No update

### FLAG SUMMARY

#### TYPE II & III COMMANDS

m = Multiple Record flag (Bit 4)

m = 0, Single Record

m = 1, Multiple Records

a<sub>0</sub> = Data Address Mark (Bit 0)

a<sub>0</sub> = 0, FB (Data Mark)

a<sub>0</sub> = 1, F8 (Deleted Data Mark)

E = 15 ms Delay (2MHz)

E = 1, 15 ms delay

E = 0, no 15 ms delay

S = Side Select Flat

S = 0, Compare for Side 0

S = 1, Compare for Side 1

C = Side Compare Flag

C = 0, disable side select compare

C = 1, enable side select compare

### FLAG SUMMARY

#### TYPE IV COMMAND

li = Interrupt Condition flags (Bits 3-0)

l0 = 1, Not-Ready to Ready Transition

l1 = 1, Ready to Not-Ready Transition

l2 = 1, Index Pulse

l3 = 1, Immediate Interrupt

l<sub>3</sub> - l<sub>0</sub> = 0, Terminate with no Interrupt

---

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

**WESTERN DIGITAL**  
CORPORATION

3128 REDHILL AVENUE, BOX 2180  
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139

---



# WESTERN DIGITAL

C O R P O R A T I O N

## FD 179X-02 Floppy Disk Formatter/Controller Family

MAY 1980

### FEATURES

- TWO VFO CONTROL SIGNALS
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS
  - IBM 3740 Single Density (FM)
  - IBM System 34 Double Density (MFM)
- READ MODE
  - Single/Multiple Sector Read with Automatic Search or Entire Track Read
  - Selectable 128 Byte or Variable length Sector
- WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
  - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status
  - DMA or Programmed Data Transfers
  - All Inputs and Outputs are TTL Compatible
  - On-Chip Track and Sector Registers/Comprehensive Status Information


- PROGRAMMABLE CONTROLS
  - Selectable Track to Track Stepping Time
  - Side Select Compare
- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT

### 179X-02 FAMILY CHARACTERISTICS

FEATURES	1791	1793	1795	1797
Single Density (FM)	X	X	X	X
Double Density (MFM)	X	X	X	X
True Data Bus		X		X
Inverted Data Bus	X		X	
Write Precomp	X	X	X	X
Side Selection Output			X	X

### APPLICATIONS

- FLOPPY DISK DRIVE INTERFACE
- SINGLE OR MULTIPLE DRIVE CONTROLLER/FORMATTER
- NEW MINI-FLOPPY CONTROLLER



**FD179X SYSTEM BLOCK DIAGRAM**

## GENERAL DESCRIPTION

The FD179X are MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load

control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793. On these devices, DDEN must be left open.

## PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION																				
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.																				
19	MASTER RESET	$\overline{MR}$	A logic low on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during $\overline{MR}$ ACTIVE. When $\overline{MR}$ is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.																				
20	POWER SUPPLIES	$V_{SS}$	Ground																				
21		$V_{CC}$	+5V $\pm$ 5%																				
40		$V_{DD}$	+12V $\pm$ 5%																				
<b>COMPUTER INTERFACE:</b>																							
2	WRITE ENABLE	$\overline{WE}$	A logic low on this input gates data on the DAL into the selected register when $\overline{CS}$ is low.																				
3	CHIP SELECT	$\overline{CS}$	A logic low on this input selects the chip and enables computer communication with the device.																				
4	READ ENABLE	$\overline{RE}$	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{CS}$ is low.																				
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under $\overline{RE}$ and $\overline{WE}$ control: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>A1</th> <th>A0</th> <th><math>\overline{RE}</math></th> <th><math>\overline{WE}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Status Reg</td> <td>Command Reg</td> </tr> <tr> <td>0</td> <td>1</td> <td>Track Reg</td> <td>Track Reg</td> </tr> <tr> <td>1</td> <td>0</td> <td>Sector Reg</td> <td>Sector Reg</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data Reg</td> <td>Data Reg</td> </tr> </tbody> </table>	A1	A0	$\overline{RE}$	$\overline{WE}$	0	0	Status Reg	Command Reg	0	1	Track Reg	Track Reg	1	0	Sector Reg	Sector Reg	1	1	Data Reg	Data Reg
A1	A0	$\overline{RE}$	$\overline{WE}$																				
0	0	Status Reg	Command Reg																				
0	1	Track Reg	Track Reg																				
1	0	Sector Reg	Sector Reg																				
1	1	Data Reg	Data Reg																				
7-14	DATA ACCESS LINES	$\overline{DAL0-DAL7}$	Eight bit inverted Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by $\overline{WE}$ or transmitter enabled by $\overline{RE}$ .																				
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference, 2 MHz for 8" drives, 1 MHz for mini-drives.																				

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.
<b>FLOPPY DISK INTERFACE:</b>			
15	STEP	STEP	The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.
22	$\overline{\text{TEST}}$	$\overline{\text{TEST}}$	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated motors.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged.
25	READ GATE (1791/3)	RG	A high level on this output indicates to the data separator circuitry that a field of zeros (or ones) has been encountered, and is used for synchronization.
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When S = 1, SSO is set to a logic 1. When S = 0, SSO is set to a logic 0. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	$\overline{\text{RAW READ}}$	$\overline{\text{RAW READ}}$	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
31	WRITE DATA	WD	A 250 ns (MFM) or 500 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	<u>WRITE FAULT</u> <u>VFO ENABLE</u>	<u>WF/VFOE</u>	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field.
34	<u>TRACK 00</u>	<u>TR00</u>	This input informs the FD179X that the Read/Write head is positioned over Track 00.
35	<u>INDEX PULSE</u>	<u>IP</u>	This input informs the FD179X when the index hole is encountered on the diskette.
36	<u>WRITE PROTECT</u>	<u>WPRT</u>	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	<u>DOUBLE DENSITY</u>	<u>DDEN</u>	This pin selects either single or double density operation. When <u>DDEN</u> = 0, double density is selected. When <u>DDEN</u> = 1, single density is selected. This line must be left open on the 1792/4

## ORGANIZATION


The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

**Data Shift Register**—This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register**—This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

**Track Register**—This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.



**FD179X BLOCK DIAGRAM**

**Sector Register (SR)**—This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

**Command Register (CR)**—This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)**—This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic**—This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)**—The ALU is a serial comparator, incremter, and decremter and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control**—All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has two different modes of operation according to the state of DDEN. When DDEN = 0 double density (MFM) is assumed. When DDEN = 1, single density (FM) is assumed.

**AM Detector**—The address mark detector detects ID, data and index address marks during read and write operations.

## PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable ( $\overline{RE}$ ) are active (low logic state) or act as input receivers when CS and Write Enable ( $\overline{WE}$ ) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

A1-A0	READ ( $\overline{RE}$ )	WRITE ( $\overline{WE}$ )
0 0	Status Register	Command Register
0 1	Track Register	Track Register
1 0	Sector Register	Sector Register
1 1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

## FLOPPY DISK INTERFACE

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled.

## HEAD POSITIONING

Five commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If  $\overline{TEST} = 0$ , there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

The rates (shown in Table 1) can be applied to a Step-Direction Motor through the device interface.

**Step**—A 2  $\mu$ s (MFM) or 4  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

**Direction (DIRC)**—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.


When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.

Table 1. STEPPING RATES

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEN	0	1	0	1	x	x
R1 R0	$\overline{TEST}=1$	$\overline{TEST}=1$	$\overline{TEST}=1$	$\overline{TEST}=1$	$\overline{TEST}=0$	$\overline{TEST}=0$
0 0	3 ms	3 ms	6 ms	6 ms	184 $\mu$ s	368 $\mu$ s
0 1	6 ms	6 ms	12 ms	12 ms	190 $\mu$ s	380 $\mu$ s
1 0	10 ms	10 ms	20 ms	20 ms	198 $\mu$ s	396 $\mu$ s
1 1	15 ms	15 ms	30 ms	30 ms	208 $\mu$ s	416 $\mu$ s

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load Timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



**HEAD LOAD TIMING**

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

In summary for the Type I commands: if  $h = 0$  and  $V = 0$ , HLD is reset. If  $h = 1$  and  $V = 0$ , HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If  $h = 0$  and  $V = 1$ , HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If  $h = 1$  and  $V = 1$ , HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

### DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table.)

For read operations, the FD179X requires  $\overline{\text{RAW}}$  READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be

derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations ( $\text{WG} = 0$ ), the  $\overline{\text{VFOE}}$  (Pin 33) is provided for phase lock loop synchronization.  $\overline{\text{VFOE}}$  will go active when:

- Both HLT and HLD are True
- Settling Time, if programmed, has expired
- The 179X is inspecting data off the disk

If  $\overline{\text{WF/VFOE}}$  is not used, leave open or tie to a 10K resistor to +5.

### DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ( $\text{DDEN} = 1$ ) and 250 ns pulses in MFM ( $\text{DDEN} = 0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

### COMMAND DESCRIPTION

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

Table 2. COMMAND SUMMARY

		BITS							
TYPE	COMMAND	7	6	5	4	3	2	1	0
I	Restore	0	0	0	0	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Seek	0	0	0	1	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step	0	0	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step In	0	1	0	u	h	V	r <sub>1</sub>	r <sub>0</sub>
I	Step Out	0	1	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
II	Read Sector	1	0	0	m	F <sub>2</sub>	E	F <sub>1</sub>	0
II	Write Sector	1	0	1	m	F <sub>2</sub>	E	F <sub>1</sub>	a <sub>0</sub>
III	Read Address	1	1	0	0	0	E	0	0
III	Read Track	1	1	1	0	0	E	0	0
III	Write Track	1	1	1	1	0	E	0	0
IV	Force Interrupt	1	1	0	1	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	l <sub>0</sub>

Note: Bits shown in TRUE form.

Table 3. FLAG SUMMARY

TYPE I COMMANDS
<u>h = Head Load Flag (Bit 3)</u> h = 1, Load head at beginning h = 0, Unload head at beginning
<u>V = Verify flag (Bit 2)</u> V = 1, Verify on destination track V = 0, No verify
<u>r<sub>1</sub>, r<sub>0</sub> = Stepping motor rate (Bits 1-0)</u> Refer to Table 1 for rate summary
<u>u = Update flag (Bit 4)</u> u = 1, Update Track register u = 0, No update

Table 4. FLAG SUMMARY

TYPE II & III COMMANDS																				
<u>m = Multiple Record flag (Bit 4)</u> m = 0, Single Record m = 1, Multiple Records																				
<u>a<sub>0</sub> = Data Address Mark (Bit 0)</u> a <sub>0</sub> = 0, FB (Data Mark) a <sub>0</sub> = 1, F8 (Deleted Data Mark)																				
<u>E = 15 ms Delay (2MHz)</u> E = 1, 15 ms delay E = 0, no 15 ms delay																				
(F <sub>2</sub> ) <u>S = Side Select Flag (1791/3 only)</u> S = 0, Compare for Side 0 S = 1, Compare for Side 1																				
(F <sub>1</sub> ) <u>C = Side Compare Flag (1791/3 only)</u> C = 0, disable side select compare C = 1, enable side select compare																				
(F <sub>1</sub> ) <u>S = Side Select Flag</u> (Bit 1, 1795/7 only) S = 0 Update SSO to 0 S = 1 Update SSO to 1																				
(F <sub>2</sub> ) <u>b = Sector Length Flag</u> (Bit 3, 1975/7 only)																				
<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th></th> <th colspan="4">Sector Length Field</th> </tr> <tr> <th></th> <th>00</th> <th>01</th> <th>10</th> <th>11</th> </tr> </thead> <tbody> <tr> <td>b = 0</td> <td>256</td> <td>512</td> <td>1024</td> <td>128</td> </tr> <tr> <td>b = 1</td> <td>128</td> <td>256</td> <td>512</td> <td>1024</td> </tr> </tbody> </table>		Sector Length Field					00	01	10	11	b = 0	256	512	1024	128	b = 1	128	256	512	1024
	Sector Length Field																			
	00	01	10	11																
b = 0	256	512	1024	128																
b = 1	128	256	512	1024																

Table 5. FLAG SUMMARY

TYPE IV COMMAND
<u>l<sub>i</sub> = Interrupt Condition flags (Bits 3-0)</u> l <sub>0</sub> = 1, Not-Ready to Ready Transition l <sub>1</sub> = 1, Ready to Not-Ready Transition l <sub>2</sub> = 1, Index Pulse l <sub>3</sub> = 1, Immediate Interrupt l <sub>3</sub> - l <sub>0</sub> = 0, Terminate with no Interrupt

### TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (r<sub>0</sub>r<sub>1</sub>), which determines the stepping motor rate as defined in Table 1.



The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If  $h = 1$ , the head is loaded at the beginning of the command (HLD output is made active). If  $h = 0$ , HLD is deactivated. Once the head is loaded, the head will remain engaged until the FD179X receives a command that specifically disengages the head. If the FD179X is idle ( $busy = 0$ ) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).


The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If  $V = 1$ , a verification is performed, if  $V = 0$ , no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the


ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match but there is valid ID CRC, an interrupt is generated, and Seek Error Status bit (Status bit 4) is set and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FD179X terminates the operation and sends an interrupt, (INTRQ).

The Step, Step-In, and Step-Out commands contain an Update flag (U). When  $U = 1$ , the track register is updated by one for each step. When  $U = 0$ , the track register is not updated.

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.




TYPE I COMMAND FLOW



TYPE I COMMAND FLOW

## RESTORE (SEEK TRACK 0)

Upon receipt of this command the Track 00 ( $\overline{TROO}$ ) input is sampled. If  $\overline{TROO}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{TROO}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the  $r_{r0}$  field are issued until the  $\overline{TROO}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{TROO}$  input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when  $\overline{MR}$  goes from an active to an inactive state.



TYPE I COMMAND FLOW

## SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the  $r_{r0}$  field, a verification takes place if the V flag is on. If the u flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the  $r_{r0}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the  $r_{r0}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

## TYPE II COMMANDS


The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next en-


countered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Sector Length Table	
Sector Length Field (hex)	Number of Bytes in Sector (decimal)
00	128
01	256
02	512
03	1024

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If  $m = 0$ , a single sector is read or written and an interrupt is generated at the completion of the command. If  $m = 1$ , multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register until the sector regis-



TYPE II COMMAND



TYPE II COMMAND

ter exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C = 0, no side comparison is made. When C = 1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.


The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'b' flag. The 'b' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatibility, the 'b' flag should be set to a one. The

's' flag allows direct control over the SSO Line (Pin 25) and is set or reset at the beginning of the command, dependent upon the value of this flag.


## READ SECTOR

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and



TYPE II COMMAND



TYPE II COMMAND

the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the  $a_0$  field of the command as shown below:

$a_0$	Data Address Mark (Bit 0)
1	Deleted Data Mark
0	Data Mark

The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated.

### TYPE III COMMANDS

#### READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The

next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDR	SIDE NUMBER	SECTOR ADDRESS	SECTOR LENGTH	CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

#### READ TRACK


Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Read Track Command. An internal side compare is not performed during a Read Track.

#### WRITE TRACK


Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

GAP III	ID AM	TRACK NUMBER	SIDE NUMBER	SECTOR NUMBER	SECTOR LENGTH	CRC 1	CRC 2	GAP II	DATA AM	DATA FIELD	CRC 1	CRC 2
ID FIELD										DATA FIELD		

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.



**TYPE III COMMAND WRITE TRACK**




**TYPE III COMMAND WRITE TRACK**

**CONTROL BYTES FOR INITIALIZATION**

DATA PATTERN IN DR (HEX)	FD179X INTERPRETATION IN FM (DDEN = 1)	FD1791/3 INTERPRETATION IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM. Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB. Clk = C7. Preset CRC	Write F8 thru FB. in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

\*Missing clock transition between bits 4 and 5

\*\*Missing clock transition between bits 3 & 4



\*If TEST = 0 NO DELAY

If TEST = 1 and CLK = 1 MHz, 30 MS DELAY

**TYPE III COMMAND**  
Read Track/Address

## TYPE IV COMMAND

### FORCE INTERRUPT

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the  $I_0$  through  $I_3$  field is detected. The interrupt conditions are shown below:

- $I_0$  = Not-Ready-To-Ready Transition
- $I_1$  = Ready-To-Not-Ready Transition
- $I_2$  = Every Index Pulse
- $I_3$  = Immediate Interrupt (requires reset, see Note)

**NOTE:** If  $I_0 - I_3 = 0$ , there is no interrupt generated but the current command is terminated and busy is reset. *This is the only command that will enable the immediate interrupt to clear on a subsequent Load Command Register or Read Status Register.*


### STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below.

(BITS)							
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Status varies according to the type of command executed as shown in Table 6.





### FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD179X raises the Data Request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, in FM an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.


### IBM 3740 FORMAT—128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	FF (or 00) <sup>1</sup>
6	00
1	FC (Index Mark)
26	FF (or 00)
6	00
1	FE (ID Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number (1 thru 1A)
1	00
1	F7 (2 CRC's written)
11	FF (or 00)
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
27	FF (or 00)
247**	FF (or 00)

\*Write bracketed field 26 times

\*\*Continue writing until FD179X interrupts out.  
Approx. 247 bytes.  
1-Optional '00' on 1795/7 only.



### IBM TRACK FORMAT

**IBM SYSTEM 34 FORMAT-  
256 BYTES/SECTOR**

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	4E
12	00
3	F6
1	FC (Index Mark)
50*	4E
12	00
3	F5
1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01
1	F7 (2 CRCs written)
22	4E
12	00
3	F5
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRCs written)
54	4E
598**	4E

\* Write bracketed field 26 times  
 \*\*Continue writing until FD179X interrupts out. Approx. 598 bytes

**1. NON-IBM FORMATS**

Variations in the IBM format are possible to a limited extent if the following requirements are met: sector size must be a choice of 128, 256, 512, or 1024 bytes; gap size must be according to the following table. Note that the Index Mark is not required by the 179X. The minimum gap sizes shown are that which is required by the 179X, with PLL lock-up time, motor speed variation, etc., adding additional bytes.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00 3 bytes A1
Gap III	10 bytes FF	24 bytes 4E 3 bytes A1
**	4 bytes 00	8 bytes 00
Gap IV	16 bytes FF	16 bytes 4E

\*Byte counts must be exact.

\*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

**ELECTRICAL CHARACTERISTICS**

**MAXIMUM RATINGS**

V<sub>DD</sub> With Respect to V<sub>SS</sub> (Ground) = 15 to -0.3V

Max Voltage to Any Input With Respect to V<sub>SS</sub> = 15 to -0.3V

V<sub>DD</sub> = I<sub>D</sub> ma Nominal      V<sub>CC</sub> = 35 ma Nominal

Operating Temperature

0°C to 70°C

Storage Temperature

-55°C to +125°C

**OPERATING CHARACTERISTICS (DC)**

TA = 0°C to 70°C, V<sub>DD</sub> = + 12V ± .6V, V<sub>SS</sub> = 0V, V<sub>CC</sub> = + 5V ± .25V


SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
I <sub>I</sub>	Input Leakage		10	μA	V <sub>IN</sub> = V <sub>DD</sub>
I <sub>OL</sub>	Output Leakage		10	μA	V <sub>OUT</sub> = V <sub>DD</sub>
V <sub>IH</sub>	Input High Voltage	2.6		V	
V <sub>IL</sub>	Input Low Voltage		0.8	V	
V <sub>OH</sub>	Output High Voltage	2.8		V	I <sub>o</sub> = -100 μA
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>o</sub> = 1.6 mA
P <sub>T</sub>	Power Dissipation		0.5	W	

## TIMING CHARACTERISTICS

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm .6\text{V}$ ,  $V_{SS} = 0\text{V}$ ,  $V_{CC} = +5\text{V} \pm .25\text{V}$

### READ ENABLE TIMING

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{\text{RE}}$	50			nsec	$C_L = 50\text{ pf}$
THLD	Hold ADDR & CS from $\overline{\text{RE}}$	10			nsec	
TRE	$\overline{\text{RE}}$ Pulse Width	400			nsec	
TDRR	DRQ Reset from $\overline{\text{RE}}$		400	500	nsec	See Note 5
TIRR	INTRQ Reset from $\overline{\text{RE}}$		500	3000	nsec	
TDACC	Data Access from $\overline{\text{RE}}$			350	nsec	$C_L = 50\text{ pf}$
TDOH	Data Hold From $\overline{\text{RE}}$	50		150	nsec	$C_L = 50\text{ pf}$




**READ ENABLE TIMING**

**WRITE ENABLE TIMING**


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{WE}$	50			nsec	
THLD	Hold ADDR & CS from $\overline{WE}$	10			nsec	
TWE	$\overline{WE}$ Pulse Width	350			nsec	
TDRR	DRQ Reset from $\overline{WE}$		400	500	nsec	
TIRR	INTRQ Reset from $\overline{WE}$		500	3000	nsec	See Note 5
TDS	Data Setup to $\overline{WE}$	250			nsec	
TDH	Data Hold from $\overline{WE}$	70			nsec	

**INPUT DATA TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw	Raw Read Pulse Width	100	200		nsec	See Note 1
tbc	Raw Read Cycle Time		1500		nsec	1800 ns @ 70°C
Tc	RCLK Cycle Time		1500		nsec	1800 ns @ 70°C
Tx1	RCLK hold to Raw Read	40			nsec	See Note 1
Tx2	Raw Read hold to RCLK	40			nsec	




**WRITE ENABLE TIMING**



**INPUT DATA TIMING**

**WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz)**


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width	450	500	550	nsec	FM
		150	200	250	nsec	MFM
Twg	Write Gate to Write Data		2		$\mu$ sec	FM
			1		$\mu$ sec	MFM
Tbc	Write data cycle Time		2,3, or 4		$\mu$ sec	$\pm$ CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From Write Data	125			nsec	MFM
Twf	Write Gate off from WD		2		$\mu$ sec	FM
			1		$\mu$ sec	MFM
Twdl	WD Valid to Clk	100			nsec	CLK=1 MHZ
		50			nsec	CLK=2 MHZ
Twd2	WD Valid after CLK	100			nsec	CLK=1 MHZ
		30			nsec	CLK=2 MHZ



**WRITE DATA TIMING**

**MISCELLANEOUS TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD <sub>1</sub>	Clock Duty (low)	230	250	20000	nsec	See Note 5 ± CLK ERROR
TCD <sub>2</sub>	Clock Duty (high)	200	250	20000	nsec	
TSTP	Step Pulse Output	2 or 4			μsec	
TDIR	Dir Setup to Step		12		μsec	
TMR	Master Reset Pulse Width	50			μsec	
TIP	Index Pulse Width	10			μsec	
TWF	Write Fault Pulse Width	10			μsec	



**MISCELLANEOUS TIMING**

**NOTES:**

1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
2. A PPL Data Separator is recommended for 8" MFM.
3. tbc should be 2 μs, nominal in MFM and 4 μs nominal in FM. Times double when CLK = 1 MHz.
4. RCLK may be high or low during RAW READ (Polarity is unimportant).
5. Times double when clock = 1 MHz.

**Table 6. STATUS REGISTER SUMMARY**


BIT	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

**STATUS FOR TYPE I COMMANDS**

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TFOO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

**STATUS FOR TYPE II AND III COMMANDS**

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.



**FD179XA-02 CERAMIC PACKAGE**

**FD179XB-02 PLASTIC PACKAGE**

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

**WESTERN DIGITAL**  
CORPORATION

3128 REDHILL AVENUE, BOX 2180  
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139



# WESTERN DIGITAL

C O R P O R A T I O N

## WD1691 FLOPPY SUPPORT LOGIC (F.S.L.)

JUNE, 1980



### FEATURES

- Direct interface to the FD179X
- Eliminates external FDC Logic
- Data Separation/RCLK GENERATION
- Write Precompensation Signals
- $\overline{\text{VFOE}}/\overline{\text{WF}}$  Demultiplexing
- Programmable Density
- 8" or 5.25" Drive Compatible
- All inputs and outputs TTL Compatible
- Single +5V Supply

### GENERAL DESCRIPTION

The WD1691 F.S.L. has been designed to minimize the external logic required to interface the 179X Family of Floppy Disk Controllers to a drive. With the use of an external VCO, the WD 1691 will generate the RCLK signal for the WD179X, while providing an adjustment pulse (PUMP) to control the VCO frequency.  $\overline{\text{VFOE}}/\overline{\text{WF}}$  de-multiplexing is also accomplished and Write Precompensation signals have been included to interface directly with the WD2143 Clock Generator.

The WD1691 is implemented in N-MOS silicon gate technology and is available in a plastic or ceramic 20 pin dual-in-line package.



BLOCK DIAGRAM

PIN	NAME	SYMBOL	FUNCTION
1	WRITE DATA INPUT	WDIN	Ties directly to the FD179X WD pin.
2, 3, 4, 19	PHASE: 2. 3 1. 4	$\overline{02} \overline{03} \overline{01} \overline{04}$	4 Phase inputs to generate a desired Write Precompensation delay. These signals tie directly to the WD2143 Clock Generator.
5	STROBE	STB	Strobe output from the 1691. Strobe will latch at a high level on the leading edge of WDIN and reset to a low level on the leading edge of 04.
6	WRITE DATA OUTPUT	WDOUT	Serial, pre-compensated Write data stream to be sent to the disk drive's WD line.
7	WRITE GATE	WG	Ties directly to the FD179X WG pin
8	VFO ENABLE WRITE FAULT	$\overline{\text{VFOE/WF}}$	Ties directly to the FD179X $\overline{\text{VFOE/WF}}$ pin.
9	TRACK 43	TG43	Ties directly to the FD179X TG43 pin, if Write Precompensation is required on TRACKS 44-76
10	V <sub>ss</sub>	V <sub>ss</sub>	Ground
11	READ DATA	$\overline{\text{RDD}}$	Composite clock and data stream input from the drive.
12	READ CLOCK	RCLK	RCLK signal generated by the WD1691, to be tied to the FD179X RCLK pin.
13	PUMP UP	PU	Tri-state output that will be forced high when the WD1691 requires an increase in VCO frequency.
14	PUMP DOWN	$\overline{\text{PD}}$	Tri-state output that will be forced low when the WD1691 required a decrease in VCO frequency
15	Double Density Enable	$\overline{\text{DDEN}}$	Double Density Select input. When Inactive (High), the VCO frequency is internally divided by two
16	Voltage Controlled Oscillator	VCO	A nominal 4.0MHz (8" drive) or 2.0MHz (5.25" drive) master clock input.
17, 18	EARLY LATE	EARLY LATE	EARLY and LATE signals from the FD179X, used to determine Write Precompensation.
20	V <sub>cc</sub>	V <sub>cc</sub>	+ 5V ± 10% power supply

## DEVICE DESCRIPTION

The WD1691 is divided into two sections:

- 1) Data Recovery Circuit
- 2) Write precompensation Circuit

The Data Separator or Recovery Circuit has four inputs:  $\overline{DDEN}$ ,  $VCO$ ,  $RDD$ , and  $\overline{VFOE/WF}$ ; and three outputs:  $PU$ ,  $\overline{PD}$  and  $RCLK$ . The  $\overline{VFOE/WF}$  input is used in conjunction with the Write Gate signal to enable the Data recovery circuit. When Write Gate is high, a write operation is taking place, and the data recovery circuits are disabled, regardless of the state on any other inputs.

When  $\overline{VFOE/WF}$  and  $WRITE\ GATE$  are low, the data recovery circuit is enabled. When the  $RDD$  line goes Active Low, the  $PU$  or  $\overline{PD}$  signals will become active. If the  $RDD$  line has made its transition in the beginning of the  $RCLK$  window,  $PU$  will go from a HI-Z state to a Logic 1, requesting an increase in  $VCO$  frequency. If the  $RDD$  line has made its transition at the end of the  $RCLK$  window,  $PU$  will remain in a HI-Z state while  $\overline{PD}$  will go to a logic zero, requesting a decrease in  $VCO$  frequency. When the leading edge of  $RDD$  occurs in the center of the  $RCLK$  window, both  $PU$  and  $\overline{PD}$  will remain tri-stated, indicating that no adjustment of the  $VCO$  frequency is needed. The  $RCLK$  signal is a divide-by-16 ( $\overline{DDEN}=1$ ) or a divide-by-8 ( $\overline{DDEN}=0$ ) of the  $VCO$  frequency.

WG	$\overline{VFOE/WF}$	$RDD$	$PU+PD$
1	X	X	HI-Z
0	1	X	HI-Z
0	0	1	HI-Z
0	0	0	Enable

The Write Precompensation circuit has been designed to be used with the WD2143-01 clock generator. When the WD1691 is operated in a "single density only" mode, write precompensation as well as the WD2143-01 is not needed. In this case,  $\overline{\Phi 1}$ ,  $\overline{\Phi 2}$ ,  $\overline{\Phi 3}$ ,  $\overline{\Phi 4}$ , and  $STB$  should be tied together,  $\overline{DDEN}$  left open, and  $TG43$  tied to ground.

In the double-density mode ( $\overline{DDEN}=0$ ), the signals Early and Late are used to select a phase input ( $\overline{\Phi 1} - \overline{\Phi 4}$ ) on the leading edge of  $WDIN$ . The  $STB$  line is latched high when this occurs, causing the WD2143-01 to start its pulse generation.  $\overline{\Phi 2}$  is used as the write data pulse on nominal (Early=Late= $\overline{\Phi}$ ),  $\overline{\Phi 2}$  is used for early, and  $\overline{\Phi 3}$  is used for late. The leading edge of  $\overline{\Phi 4}$  resets the  $STB$  line in anticipation of the next write data pulse. When  $TG43=0$  or  $\overline{DDEN}=1$ , Precompensation is disabled and any transitions on the  $WDIN$  line will appear on the  $WDout$  line. If write precompensation is desired on all tracks, leave  $TG43$  open (an internal pull-up will force a Logic 1) while  $\overline{DDEN}=0$ .

The signals,  $\overline{DDEN}$ ,  $TG43$ , and  $\overline{RDD}$  have internal pull-up resistors and may be left open if a logic 1 is desired on any of these lines.

The minimum  $V_{oh}$  level on  $PU$  is specified at 2.4V, sourcing 200 $\mu$ a. During PUMP UP time, this output will "drift" from a tri-state to .4V minimum. By tying  $PU$  and  $\overline{PD}$  together, a PUMP signal is created that will be forced low for a decrease in  $VCO$  frequency and forced high for an increase in  $VCO$  frequency. To speed up rise times and stabilize the output voltage, a resistor divider can be used to set the tri-state level to approximately 1.4V. This yields a worst case swing of  $\pm 1V$ ; acceptable for most  $VCO$  chips with a linear voltage-to-frequency characteristic.

Both  $PU$  and  $\overline{PD}$  signals are affected by the width of the RAW READ ( $RDD$ ) pulse. The wider the RAW READ pulse, the longer the  $PU$  or  $\overline{PD}$  signal (depending upon the phase relationship to  $RCLK$ ) will remain active. If the RAW READ pulse exceeds 250ns, ( $VCO = 4MHz$ ,  $\overline{DDEN} = 0$ ) or 500ns, ( $VCO = 4MHz$ ,  $\overline{DDEN} = 1$ ), then both a  $PU$  and  $\overline{PD}$  will occur in the same window. This is undesirable and reduces the accuracy of the external integrator or low-pass filter to convert the PUMP signals into a slow moving D.C. correction voltage.

Eventually, the PUMP signals will have corrected the  $VCO$  input to exactly the same frequency multiple as the RAW READ signal. The leading edge of the RAW READ pulse will then occur in the exact center of the  $RCLK$  window, and ideal condition for the FD179X internal recovery circuits.

**SPECIFICATIONS**

**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias ..... -25° to 70°C  
 Voltage on any pin with respect to Ground (vss) ..... -0.2 to +7V  
 Power Dissipation ..... 1W

Storage Temp.—Ceramic—65°C to +150°C  
 Plastic—55°C to +125°C

NOTE: Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical characteristics.

**DC ELECTRICAL CHARACTERISTICS**



$T_A = 0^\circ$  to 70°C;  $V_{CC} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V$



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
$V_{IL}$	Input Low Voltage	-0.2		+0.8	V	
$V_{IH}$	Input High Voltage	2.0			V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = 3.2MA$
$V_{OH}$	High Level Output Voltage	2.4			V	$I_{OH} = -200\mu a$
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V	
$I_{CC}$	Supply Current		40	100	MA	All outputs open

**AC ELECTRICAL CHARACTERISTICS**

$T_A = 0^\circ$  to 70°C,  $V_{CC} = 5V \pm 10\%$ ;  $V_{SS} = 0V$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
FIN	VCO Input Frequency	.5	4	6	MHz	$\overline{DDEN} = 0$
		.5	2	6	MHz	$\overline{DDEN} = 1$
$R_{pW}$	$\overline{RDD}$ Pulse Width	100	200		ns.	
$W_{ci}$	EARLY (LATE) to WDIN	100			ns.	
$P_{on}$	PUMP UP/DN Time	0		250	ns.	
$W_{oi}$	WDIN to WDOUT			80	ns.	$\overline{DDEN} = 1$
$I_{NR}$	Internal Pull-up Resistor	4.0	6.5	10	K $\Omega$	






## TYPICAL APPLICATIONS

Figure 1 illustrates the 1691 to FD1771-01 floppy disk controller. The RCLK signal is used to gate the RAW data pulses which are inverted by the 74LS04 inverter. Since RCLK will be high during data and low during clock a 74LS08 is used to switch the proper clock or data pulse to the FD1771.

Shown in Figure 2 is a Phase-Lock Loop data separator and the support logic for a single and double-density 8" drive. The raw data (Both clock and data bits) are fed to the WD1691 and FD179X. The WD1691 outputs its PU or PD signal, which is integrated by the .33uf capacitor and 33ohm resistor to form a control voltage for the 74S124 VCO device. The 4.0MHZ nominal output of the VCO then feeds back to the WD1691 completing the loop. The WD2143-01 is also used, providing write precompensation when in double-density, from tracks 44-77. The DDEN line can either be controlled by a toggle switch or a logic level from the host system.

To adjust write precompensation, issue a command to the FD179X so that write data pulses are present. This can be done with a 'WRITE TRACK' command and the IP line open, or a continuous 'WRITE SECTOR' operation. With a scope on pin 4 of the WD1691, adjust the precomp pot for the desired value. This will range from 100 to 300 ns typically. The pulse width set on pin 4 (Ø1) will be the desired precomp delay from nominal.

The data separator must be adjusted with the RDD or VFOE/WF line at a Logic 1. Adjust the bias voltage potentiometer for 1.4V on pin 2 of the 74S124. Then adjust the range control to yield 4.0MHZ on pin 7 of the 74S124.



## SUBSTITUTING VCO's


There are other VCO circuits available that may be substituted for the 74S124. The specifications required are:

- 1) The VCO must free run at 4.0MHz with a 1.4V control signal. The WD1691 will force this voltage 1 Volt in either direction (i.e., .4V = decrease frequency, 2.4V = increase frequency). If a  $\pm 15\%$  capture range is desired, then a 1 Volt change on the VCO input should change the frequency by 15%. Capture range should be limited to about  $\pm 25\%$ , to prevent the VCO from breaking into oscillation and/or losing lock because of noise spikes (causing abnormally quick adjustments of the VCO frequency). Jitter in the VCO output frequency may further be reduced by increasing the integration capacitor/resistor, but this will also decrease the final capture range and lock-up time.

- 2) The sink output current of the WD1691 is 3.2ma minimum. The source output current is  $-200\mu\text{a}$ . Therefore, source current is the limiting factor. Insure that the input circuitry of the VCO does not require source current in excess of  $-200\mu\text{a}$ .

Another alternative is to use a voltage follower/level shifter circuit to match the input requirements of the VCO chosen. A more complex filter can be used to convert the PUMP UP/PUMP DOWN pulses to the varying DC voltage signal required by the VCO, achieving an optimum condition between lock-up time and high frequency rejection.


← 200 NS ± 25



- 1) ALL RESISTORS 1/4W ± 5%
- 2) SPECIFICATIONS =  
CAPTURE RANGE: ±20%  
LOCK-UP TIME: 25μsec  
(ALL ONE'S PATTERN, MFM)
- 3) FOR 5 1/4" 8  

68μf	.33μf
68Ω	33Ω

FIG. 2  
8" SINGLE/DOUBLE DENSITY FLOPPY INTERFACE



This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

**WESTERN DIGITAL**  
CORPORATION

3128 REDHILL AVENUE, BOX 2180  
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139



# WD2143-01 Four Phase Clock Generator


## FEATURES

- TRUE AND INVERTED OUTPUTS
- SINGLE 5 VOLT SUPPLY
- TTL COMPATIBLE
- ON CHIP OSCILLATOR
- XTAL OR TTL CLOCK INPUTS
- 3 MHz OPERATION
- TTL CLOCK OUTPUT
- PROGRAMMABLE PULSE WIDTHS
- PROGRAMMABLE PHASE WIDTHS
- NO EXTERNAL CAPACITOR
- NON-OVERLAPPING OUTPUTS

## GENERAL DESCRIPTION

The WD2143-01 Four-Phase Clock Generator is a MOS/LSI device capable of generating four non-overlapping clocks. The output pulse widths are controlled by tying an external resistor to the proper control inputs. All pulse widths may be set to the same width by tying the  $\phi PW$  line through an external resistor. Each pulse width can also be individually programmed by tying a resistor through the appropriate  $\phi 1PW - \phi 4PW$  control inputs. In addition, the OSC OUT line provides a TTL square wave output at a divide-by-four of the crystal frequency.

SEPTEMBER, 1980



WD2143-01 BLOCK DIAGRAM


PIN NUMBER	SYMBOL	DESCRIPTION
1, 3, 5, 7	$\overline{\theta 1}-\overline{\theta 4}$	Four phase, non-overlapping outputs. These outputs are inverted (active low).
2, 4, 6, 8	$\theta 1-\theta 4$	Four Phase, non-overlapping outputs. These outputs are true (active high).
9	GND	Ground
10, 11	XTAL1 XTAL2	External XTAL connections. An external crystal tied to these pins will cause the oscillator to oscillate at the crystal frequency.
12	OSC OUT	A TTL compatible output that is a divide-by-four of the crystal frequency.
13-16	$\theta 1PW-\theta 4PW$	External resistor inputs to control the individual pulse widths of each output. These pins can be left open if $\theta PW$ is used.
17	$\theta PW$	External resistor input to control all phase outputs to the same pulse widths.
18	$V_{CC}$	+5V $\pm$ 5% power supply input

## DEVICE OPERATION


Each of the phase outputs can be controlled individually by typing an external resistor from  $\theta 1PW-\theta 4PW$  to a +5V supply. When it is desired to have  $\theta 1$  through  $\theta 4$  outputs the same width, the  $\theta 1PW-\theta 4PW$  inputs should be left open and an external resistor tied from the  $\theta PW$  (Pin 17) input to +12V.

XTAL1 and XTAL2 can be connected directly to a series-resonant crystal, forcing the internal oscillator to oscillate to the crystal frequency. XTAL2 (pin 11) may also be driven by a TTL square wave with XTAL1 (pin 10) left open. Each of the four phase outputs provide both true and inverted signals, capable of driving 1 TTL load each.


# TYPICAL APPLICATIONS




**EXTERNAL CRYSTAL OPERATION**




**TTL SQUARE WAVE OPERATION**




**EQUAL PULSE WIDTH OUTPUTS**



**INDIVIDUAL PULSE WIDTH OUTPUTS**



**WRITE PRECOMP FOR FLOPPY DISK**



**WD2143-01 TIMING DIAGRAM**

**SPECIFICATIONS**

<b>Absolute Maximum Ratings</b>		<p>Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to the DC electrical characteristics specified.</p>
Operating Temperature	$0^{\circ}$ to $+70^{\circ}$ C	
Voltage on any pin with respect to Ground	-0.5 to +7V	
Power Dissipation	1 Watt	
Storage Temperature	$-55^{\circ}$ to $+125^{\circ}$ C	

## DC ELECTRICAL CHARACTERISTICS

$V_{CC} = +5V \pm 5\% R(\emptyset NPW)$  or  $R(\emptyset PW) \cdot 5K$ ,  $GND = 0V$   $T_A = 0^\circ$  to  $70^\circ C$


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
$V_{ol}$	TTL low level output		0.4	V	$I_{ol} = 1.6$ ma.
$V_{oh}$	TTL high level output	2.4		V	$I_{oh} = 100$ ua.
$V_{il}$	XTAL in low voltage		0.8	V	
$V_{ih}$	XTAL in high voltage	2.4		V	
$I_{cc}$	Supply Current		80	ma	All outputs open

## SWITCHING CHARACTERISTICS


$V_{CC} = 5V \pm 5\%$ ,  $GND = 0V$   $T_A = 0^\circ$  to  $70^\circ C$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
$T_{cd}$	XTAL in to OSC out ( $\uparrow$ )		100	NS	
$T_{pd}$	OSC out to $\emptyset 1$		100	NS	

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
$T_{pw}$	Pulse Width (any output)	100		NS	$CL = 30$ pf $\emptyset PW = 5K$
$T_{n\phi}$	Non-Overlap Time	20		NS	
$T_{pr}$	Rise Time (any output)		30	NS	$CL = 30$ pf
$T_{pf}$	Fall Time (any output)		25	NS	$CL = 30$ pf
TFR	OSC in Frequency External Resistor		3 100	mHz k $\Omega$	$\emptyset PW$ or $\emptyset nPW$
$T_{pw}$	Pulse Width Differential		5	%	$\emptyset PW = 5K$



**WD2143L-01 CERAMIC PACKAGE**



**WD2143M-01 PLASTIC PACKAGE**

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

**WESTERN DIGITAL**  
CORPORATION

3128 REDHILL AVENUE, BOX 2180  
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139