2.0 64K DYNAMIC MEMORY BOARD

GENERAL INFORMATION

The Nabu Memory Board ADM-1000, uses industry standard 4116 dynamic random-access memories (RAM's); which provide low cost and low power consumption. Reliability of the board is enhanced by the low support-IC count, and the use of a precision delay line for critical timing.

Address lines and data lines are fully buftered by line drivers/receivers with hysteresis at the inputs to improve noise immunity. The memory board ofters a full 64K bytes of read/write memory; however only 62K bytes are available to the user in the Nabu 1100 System, since 2K bytes are allocated to the disk bootstrap program in ROM. A signal called PHANTOM from the S-100 bus, can be utilized to allow user ROM to overlay the RAM.

In the Nabu 1100 System, the access time of the memory chips is 150 nanoseconds (ns), permitting operation at 4 MHz, with no wait states added. The use of slower memory chips is not recommended. Memory refresh is done automatically by the Z-80A CPU after each instruction fetch. This mode of refresh is totally transparent to the programmer and does not slow down the CPU operation.

SPECIFIC FEATURES

Memory Organization

The 4116 RAM chip has a 16K \times 1 organization, with eight chips connected in parallel to form a 16K byte memory bank. Four memory banks are implemented on the memory board.

The jumper options on the left side of the board are used for selecting memory banks. Each bank can be enabled or disabled, by installing or removing each corresponding jumper. In this way, up to 64K bytes of memory space can be obtained.

The jumpers are numbered as follows:

Jumper	Bank #	RAM IC's Needed	Address Space
JP-1:	1,	RAM 1 - RAM 8,	0000Н - ЗЕГЕН
JP-2:	2	RAM 9 - RAM 16,	4000H - 7FFFH
JP-3:	3	RAM 17 - RAM 24,	8000H - BFFFH
JP-4:	4	RAM 25 - RAM 32,	COOCH - FFFFH

Each bank is enabled by installing the appropriate jumper.

Memory Refresh

As mentioned, the memory refresh is done automatically by the Z-80A CPU through the S-100 bus. The CPU contains a 7-bit memory refresh counter, which is incremented automatically after each instruction fetch. The data in the counter is sent out on the lower portion of the address bus along with two refresh control signals, RFSH (pin 66) and MREQ (pin 65); while the CPU is decoding and executing the fetched instruction. This refresh operation must be performed at least every two milliseconds in order to retain data.

An interrupt request/acknowledge cycle in the system does not affect the memory refresh operation, since only two wait states are added to this cycle for identitying the interrupting I/O device. However, a bus request/acknowledge cycle used in Direct Memory Access (DMA), for instance, can cause a memory refresh problem if very long DMA cycles are used. Therefore, the DMA controller must perform the necessary refresh function.

A user supplied S-100 bus compatible board which uses wait states can also be used in the Nabu 1100 System, providing the wait states added do not exceed the 2 ms limit. However, caution should be used in adding boards with wait states, unless the number and frequency of wait states is strictly controlled.

Data Buffers and PHANTOM

All data-in and data-out lines of the memory chips are buffered by U9 and U14. The data-in lines are always enabled and the data-out lines are controlled by U5, whose four inputs are conditioned by PDBIN, SMEMR, MREQ, PHANTOM, and by two high address bits (Al5 and Al4). Reading of the RAM contents is not allowed when U5 is disabled; however writing into the RAM is still permissible.

PHANTOM is normally pulled high through a resistor. This line is primarily used for system bootstrapping by overlaying the RAM with ROM (not used in the Nabu 1100 System). This is done by pulling PHANTOM low at system start-up, copying the ROM contents into the RAM which occupies the same address, and executing the bootstrap program from the RAM after pulling PHANTOM high. In this way, a full 64K bytes of read/write memory is obtained.

NABU ADM-1000 64K DYNAMIC MEMORY BOARD PARTS LIST

Integrated Circuits:

U1 U2	74LS75 74LS42	Quadruple latch 4-line-to-10-line decoder
U3, U4 U5	74LS00 74LS20	Quadruple 2-input NAND Dual 4-input NAND
υ6	74LS132	Quadruple 2-input NAND with Schmitt- triggered inputs
U7, U8	74S157	Quadruple 2-line-to-l-line Schottky multiplexer
U9, U14	74LS241	Octal buffer/line-driver with 3-state outputs
U10-U13	74LS14	Hex inverter with Schmitt-triggered inputs
U15	STTLDM-355	TTL-compatible logic-delay module
U16	7805	5 V positive voltage regulator
U17	7812	12 V positive voltage regulator
RAM1-RAM32	4116	16384-bit dynamic RAM (150 ns)
Diodes:		
Dl	1N4733A	5.1 V, 1.0 W, 5 % zener diode
Capacitors:		
C1-C4, C13 C5-C12, C14-C5	9	10 µF, 25 V tantalum electrolytic 0.1 µF

Resistors:

Rl	680 介 , 0.5 W, 10%
RN1,RN2	5-resistor pack of 33A resistors
RN3	5-resistor pack of 3.3 kn resistors
	with common pin #1

<u>Ouantity</u>	<u>Description</u>
36	16 pin IC socket
9	14 pin IC socket
2	20 pin IC socket
2	6-32 x 3/8" machine screw
2	#6-32 nuts
2	Delta 291-0.36-AB-H
1	p.c. board





FIGURE 4: SCHEMATIC DIAGRAM OF DYNAMIC MEMORY BOARD



999 Z 0 Σ ≪ Σ ⋖ ⋖ Z ۵ ~ ⋖ 0 S Φ 4 Σ 9 ~ $\frac{1}{2}$ ပ ш Σ Z ⋖

NEC Microcomputers, Inc.

NEC μ PD416 μ PD416-1 μ PD416-2 μ PD416-3 μ PD416-5

16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD416 is a 16384 words by 1 bit Dynamic MOS RAM. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The μ PD416 is fabricated using a double-poly-layer N channel silicon gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.


Multiplexed address inputs permit the μ PD416 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FEATURES

- 16384 Words x 1 Bit Organization
- High Memory Density 16 Pin Ceramic and Plastic Packages
- Multiplexed Address Inputs
- Standard Power Supplies +12V, -5V, +5V
- Low Power Dissipation; 462 mW Active (MAX), 40 mW Standby (MAX)
- Output Data Controlled by CAS and Unlatched at End of Cycle
- Read-Modify-Write, RAS-only Refresh, and Page Mode Capability
- · All Inputs TTL Compatible, and Low Capacitance
- 128 Refresh Cycles
- 5 Performance Ranges:


	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD416	300 ns	510 ns	575 ns
μPD416-1	250 ns	410 ns	465 ns
μPD416-2	200 ns	375 ns	375 ns
μPD416-3	150 ns	375 ns	375 ns
μPD416-5	120 ns	320 ns	320 ns

PIN CONFIGURATION



Address Inputs					
Column Address Strobe					
Data In					
Data Out					
Row Address Strobe					
Read/Write					
Power (-5V)					
Power (+5V)					
Power (+12V)					
Ground					





Operating Temperature 0°C to +70°C Storage Temperature -55°C to +150°C All Output Voltages ① -0.5 to +20 Volts All Input Voltages ① -0.5 to +20 Volts Supply Voltages VDD, VCC, VSS ① -0.5 to +20 Volts Supply Voltages VDD, VCC ② -1.0 to +15 Volts Short Circuit Output Current .50 mA Power Dissipation .1 Watt

ABSOLUTE MAXIMUM RATINGS*

Notes:

Relative to VBB

Pelative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_a = 25^{\circ}C$$

 $T_a = 0^{\circ} C$ to $70^{\circ} C$, $V_{DD} = +12 V \pm 10\%$, $V_{BB} = -5 V \pm 10\%$, $V_{CC} = +5 V \pm 10\%$, $V_{SS} = 0 V$

PARAMETER	SYMBOL		LIMITS	•	UNIT	TEST	
PANAMETER	STMBOL	MIN	TYP	MAX	ONT	CONDITIONS	
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}		4	5	рF		
Input Capacitance RAS, CAS, WRITE	C ₁₂		8	10	pF		
Output Capacitance (DOUT)	CO		5	7	pF		

CAPACITANCE

1 = 0 C to +/0 C, VDC	to +70°C, V _{DD} = +12V ± 10%, V _{CC} = +5V ± 10%, V _{BB} = -5V ± 10%, V _{SS} = 0V							_					
	Į.		µРО416 µРО416-1 µРО416-2 µРО416-3 µРО416-5			TEST							
PARAMETÉR	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random reed or write cycle time	1AC	510		410		375		320		320		ns	3
Read-writs cycle time	IRWC	575		465		375		175		320		PM.	3
Page mode cycle time	tPC	330		275		225		170	Ċ	160		ns	
Access tions from RAS	[‡] FIAC		300		250		200		150		120	ne	● ⑤
Access time from CAS	ICAC		200		165		135		100		80	ns .	9 9
Output buffer turn-off delay	[‡] OFF	0	80	٥	60	0	50	Q	40	0	35	ns.	Ø
Transition time (rise and fell)	tγ	3	50	3	50	3	50	3	35	3	35	m	2
RAS precharge time	IRP	200		150		120		100		100	<u> </u>	ns	
RAS pulse width	IRAS	300	10,000	250	10,000	200	32,000	150	32,000	120	10,000	ne	
RAS hold time	IRSH.	200	<u> </u>	165	<u></u>	135		100	ļ	80	ļ	ms	
CAS pulse width	†CAS	200	10,000	165	10,000	135	10,000	100	10,000	80	10,000	OH	
RAS to CAS delay time	tRCD	40	100	35	85	25	65	20	50	15	40	ns ns	8
CAS to RAS precharge time	TCRP	-20		-20		-20		-20		٥		ns	
Rowaddress set-up time	†A\$A	0	-	0		0		0		0		ns	
Row address hold time	IRAH	40	<u> </u>	35		25		50		15		ns	
Column address set-up time	†ASC	-10		-10		-10		-10		-10		ne	
Column address hold time	ICAH	90		75		65		45		40		ns .	
Column address hold time referenced to RAS	†AR	190		160		120		95		80	ļ	ns .	
Read command set-up time	¹ RCS	0		a	i 	0		Q		Q		ns	
Read command hold time	† R CH	٥		D		0		0		0		na	
Write command hold time	₹WCH	90		75		55		45		40		ns	
Write command hold time referenced to RAS	[†] WCR	190		160		120		95		80		ns	
Write command pulse width	twp	90		75		55		45		40		ms	
Write commend to RAS leed time	¹ RWL	120		85		70		50		50		ns	
Write commend to CAS lead time	[†] CWL	120		85		70		50		50		Mi	
Data-in set-up time	[†] DS	0		0	 	0		0	<u> </u>	D	-	ns .	9
Data-in hold time	†DH	90		75	<u> </u>	55		45		40	<u> </u>	ns .	<u> </u>
Data-in hold time referenced to RAS	†DHR	190		160		120		95		80		ns	
CAS precharge time (for page mode cycle only)	[‡] CP	120		100		80		60		60		ns	
Refresh period	TREF		2		2		2		2		2	ms	
WRITE command set-up time	twcs	-20		-20		- 20		- 20		О		mt	19
CAS to WRITE delay	1CWD	140		125		95		70		80		ns	10
RAS to WRITE delay	^t RWD	240		200		160		120		120		ns	100

- Notes:

 AC measurements assume t_T = 5 ns.

 V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}

 The specifications for t_{RC} (min) and :_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C < T₃ < 70°C)
 - is assured.

 Assumes that tRCD < tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the values shown.

 Assumes that tRCD > tRCD (max).

 By Assumes that tRCD > tRCD (max).

 Measured with a load equivalent to 2 TTL loads and 100 pF.

 - (§) Measured with a load equivalent to 2 TTL loads and 100 pF.
 (§) topp: [max] defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 (§) Operation within the topo [imax] limit ensures that toppo [imax] can be met, topo [imax] is specified as a reference point only, if topo [imax] presert than the specified topo [imax] limit, then access time is controlled exclusively by topo [imax]. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
 (§) These parameters are referenced to CAS leading edge in early write cycles and to edge in delayed write or read-modify-write cycles.
 (§) TWOS I CWD and topwo are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If typos [imin], the cycle is a read-write cycle and the data out pin will remain open circuit (high impedance) > topy [imin], the cycle is a read-write cycle and the data out pin will remain open circuit (high impedance) > topy [imin]. The cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above tets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

DC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C(1)$, $V_{DD} = +12V \pm 10\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$

$T_a = 0^{\circ}C \text{ to } +70^{\circ}C(1). V_D$	Ī		LIMITS		-	1
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Supply Voltage	V _D D	10.8	12.0	13.2	V	②
Supply Voltage	Vcc	4.5	5.0	5.5	V	2 3
Supply Voltage	Vss	0	0	0	l v	2
Supply Voltage	VBB	- 4.5	-5.0	-5.5	l v	<u> </u>
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.7		7.0	v	② .
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	V _{IH}	2.4		7.0	v	②
Input Low (Logic 0) Voltage, all inputs	VIL	- 1.0		8.0	v	2
Operating V _{DD} Current	^I DD1			35	mA	RAS, CAS cycling; tRC = tRC Min. (4)
Standby V _{DD} Current	¹ DD2			1.5	mA	RAS = V _{1HC} , DOUT = High Impedance
Refresh All Speeds VDD except µPD416-5	+			25	mA	RAS cycling, CAS = VIHC: tRC = 375 ns (4)
Current µPD416-5	LDD3			27	mA	
Page Mode V _{DD} Current	IDD4			27	mA	RAS = V _{IL} , CAS cycling; tpC = 225 ns 4
Operating VCC Current	^J cc1				μА	RAS, CAS cycling; tRC = 375 ns (5)
Standby VCC Current	lcc2	- 10		10	Αц	RAS = V _{IHC} , D _{OUT} = High Impedance
Refresh V _{CC} Current	1003	-10		10	ДА	RAS cycling, CAS - VIHC. tRC = 375 ns
Page Mode V _{CC} Current	[[] CC4			····	ДΑ	RAS - VIL, CAS cycling, tpC 225 ns (5)
Operating VBB Current	¹BB1			200	Ац	RAS, CAS cycling: tRC 375 ns
Standby VBB Current	1882			100	μΑ	RAS VIHC, DOUT High Impedance
Refresh V _{BB} Current	¹ 883			200	μΑ	RAS cycling, CAS = V ₁ HC, t _{RC} = 375 ns
Page Mode VBB Current	¹ 884			200	μА	RAS = V _{IL} , CAS cycling; tpC = 225 ns
Input Leakage (any input)	11(1)	-10		10	μА	VB8 = -5V, 0V ≤ V _{IN} ≤ +7V, all other pins not under test = 0V
Output Leakage	lo(L)	-10		10	μА	DOUT is disabled, 0V < VOUT < +5.5V
Output High Voltage (Logic 1)	νон	2.4			٧	IOUT = -5 mA ③
Output Low Voltage (Logic 0)	v _{OL}			0.4	٧	OUT = 4.2 mA

Notes: ① T_a is specified here for operation at frequencies to t_{RC} > t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating perameters are met. See Figure 1 for derating curve.

See Figure 1 for derating curve.

(2) All voltages referenced to V_{SS}.

(3) Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.

(4) I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. See Figures 2, 3 and 4 for I_{DD} limits at other cycle rates.

(5) I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135Ω typ) to data out. At all other times I_{CC} consists of leakage currents only.

DERATING CURVES






FIGURE 1

Meximum ambient temperature versus cycle rate for extended frequency operation. T_a (max) for operation at cycling rates greater than 2.66 MHz { $t_{\rm CYC}$ < 375 ns) is determined by T_a (max) [°C] = 70-9.0 x (cycle rate [MHz] -2.66). For μ PD416-5, it is T_a (max) [°C] = 70-9.0 (cycle rate [MHz] - 3.125).




Maximum I_{DD1} versus cycle rate for device operation at extended frequencies.




Maximum I_{DD3} versus cycle rate for device operation at extended frequencies.

Maximum IDD4 versus cycle rate for device operation in page mode.




TIMING WAVEFORMS (CONT.)

"RAS-ONLY" REFRESH CYCLE




Note CAS VIHC WRITE - Don't Care

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



The 14 address bits required to decode 1 of 16,384 bit locations are multiplexed onto the 7 address pins and then latched on the chip with the use of the Row Address Strobe (\overline{RAS}), and the Column Address Strobe (\overline{CAS}). The 7 bit row address is first applied and \overline{RAS} is then brought low. After the \overline{RAS} hold time has elapsed, the 7 bit column address is applied and \overline{CAS} is brought low. Since the column address is not needed internally until a time of $t_{\overline{CRD}}$ MAX after the row address, this multiplexing operation imposes no penalty on access time as long as \overline{CAS} is applied no later than $t_{\overline{CRD}}$ MAX. If this time is exceeded, access time will be defined from \overline{CAS} instead of \overline{RAS} .

ADDRESSING

For a write operation, the input data is latched on the chip by the negative going edge of WRITE or CAS, whichever occurs later. If WRITE is active before CAS, this is an "early WRITE" cycle and data out will remain in the high impedance state throughout the cycle. For a READ, WRITE, OR READ-MODIFY-WRITE cycle, the data output will contain the data in the selected cell after the access time. Data out will assume the high impedance state anytime that CAS goes high.

DATA I/O

The page mode feature allows the μ PD416 to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on RAS and strobing the new column addresses with \overline{CAS} . This eliminates the setup and hold times for the row address resulting in faster operation.

PAGE MODE

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128 row addresses every 2 milliseconds or less. Because data out is not latched, "RAS only" cycles can be used for simple refreshing operation.

REFRESH

Either RAS and/or CAS can be decoded for chip select function. Unselected chip outputs will remain in the high impedance state.


CHIP SELECTION

In order to assure long term reliability, V_{BB} should be applied first during power up and removed last during power down.

POWER SEQUENCING

μPD416


PACKAGE OUTLINE μPD416C



(Plastic)

ITEM	MILLIMETERS	INCHES
Ą	19.4 MAX.	0.76 MAX.
В	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2,54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
E	4.05 MAX.	0.16 MAX.
ل	4.55 MAX.	0.18 MAX.
K	7.62	0.30
L	6.4	0.25
м	0.25 - 0.05	0.01

μPD416D



(Ceramic)

ITEM	MILLIMETERS	INCHES		
Α	20.5 MAX.	0.81 MAX		
В	1.36	0.05		
C	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1,3	0.051		
G	3.5 MIN.	0.14 MIN.		
н .	0.5 MIN.	0.02 MIN.		
I	4.6 MAX.	0.18 MAX		
J	5.1 MAX,	0.20 MAX		
K	7.6	0.30		
Ĺ	7.3	0.29		
M	0.27	0.01		