3.0 INPUT-OUTPUT BOARD

GENERAL INFORMATION

The Nabu input/output board AIO-1100 provides two serial input/output ports, one parallel output port, and six programmable 16 bit timers. The board is S-100 bus compatible and all data lines are buffered with line drivers to increase current drive capability.

The serial ports are implemented by two 8251 programmable communication interfaces (PCI's), and each has separate software programmable baud rate selection. Line drivers and receivers are provided for EIA RS-232C standard signals. The parallel output port is a simple 8-bit, D-type latch; which can be easily programmed to interface with any parallel printer.

The six programmable counters are implemented by two 8253 programmable interval timers (PIT's). Two of the six counters are configured as baud rate generators for the two serial ports, while the remaining four counters may be used as desired by the user (eg. rate generators, real time clocks, etc.).

In the Nabu 1100 System, input and output functions are done by polling through software interrogation loops. However, the I/O board is also capable of operating in an interrupt driven system. The board provides a selectable interrupt vector which allows the programmer to locate the interrupt service routine anywhere in memory.

SPECIFIC FEATURES

<u>Serial Ports</u>

Full duplex RS-232C serial data communication with two external devices is permitted via the two programmable communication interfaces. The PCI features parity, overrun and framing error detection. As well, there is a choice of 1, 1 1/2, or 2 stop bits with false start bit detection, and modem control signals DSR, DTR, CTS, and RTS. The baud rates of the serial ports are software selectable and are available in a range from 110 to 9600.

In the Nabu 1100 System, connector J2 is assigned as the main console device. The associated PCI (U6) is programmed for the asynchronous transmit/receive mode, with one stop-bit, no parity, eight data bits, a 16x transmitter clock, and a baud rate of 9600.

Connector Jl is assigned as the list device in the system, which is normally a NEC Spinwriter. The associated PCI (U3) is programmed the same way as U6; the only exception being the baud rate is 1200. By connecting the reverse channel signal from the NEC printer to CTS of U3, no communication protocol is needed. However, if an 8251A is used in U3, a problem of repeating characters will occur whenever the reverse channel becomes active. This problem can be overcome by making use of DSR on U3 and performing a slight modification in the operating system (which will not be discussed here).

The port addresses are assigned as follows:

<u>Device</u>	Connector	<u>PCI</u>	Port Address	
Console	J2	U6	Status register	82H
			Data register	83Н
List	J1 U3		Status register	80н
			Data register	81H

The two 26-pin header strips (Jl and J2) are connected through two ribbon cables to the RS-232C connectors located on the back of the system. The connector associated with J1 is located above that associated with J2.

The pins are assigned as follows:

J1 or J2 Pin Number	Pin Name	Data Direction
2	RXD	Input
3	TXD	Output
4	CTS	Input
5	RTS	Output
6	DTR	Output
7	GND	_
20	GND DSR	Input

The pin numbers of the rear panel DB connector are the same as those for Jl or J2.

Jumpers JP-1 through JP-4 (on pins 6, 5, 4, and 20 respectively on connector J2) are normally not installed, since none of these modem control signals are used by the main console. However, in order for data transmission, the resistor R1 must be present to make CTS active.

Jumpers JP-5 through JP-8 (on pins 6, 5, 4 and 20 respectively on connector J1) are factory installed for interfacing to the NEC Spinwriter.

Parallel Ports

One parallel output port is available from J3 to the user, and is normally used to interface to a parallel printer, if needed. It is assigned the address 8DH in the Nabu 1100 System. The interface cable to a Centronics parallel printer would be wired as follows:

Signals	J3 Pin No	ımber	Centronics Printer Pin #
D0	_		> 2
D2	.		·> 4
D3 D4	<u>-</u>		> 5 > 6
D5	6		·> 7
D6 DATA STR	•		
BUSY	9	<	11
GND	22	<	>16

A parallel input port is available as an option. It uses connector J4 and is assigned the same address as the parallel output port.

Programmable Timers

Six programmable 16-bit counters are available from the two PIT's (U18 and U20). Two 16-bit counters from U18 are used as baud rate generators for the two serial ports. They are software programmable, and the baud rate can be selected to suit each user's requirements.

The four remaining counters are not used in the Nabu 1100 System. They are available to the user (through wirewrapping) for implementing a real time clock, which will be discussed in the next section.

The address assignments for the timer are as follows:

8253 PIT	Counter	Address	Function
U20	0 1 2 Control regist	84H 85H 86H er 87H	Available to the user
U18	0 1 2 Control regist	88H 89H 8AH er 8BH	Clock for List PCI Clock for console PCI

For the timers used as baud rate generators, the following table relates the programmed count to the generated baud rate:

Baud Rate	Programmed Count
110 300 600 1200 2400 4800 9600	1136H 0417H 0208H 0104H 0052H 0026H 0013H

NOTE: The PIT must be programmed for mode 3 operation with binary coded decimal (BCD) counter format for these values.

Jumper Connections

Four jumpers located near the middle of the board are used for setting the board address. They are set to 80H for the Nabu 1100 System, by installing a jumper at A7.

0 0	Α4
0 0	A 5
0 0	Α6
00	A7

NOTE: With jumper means logic one.

The eight jumpers located in the lower right hand corner of the board are used to establish an interrupt capability on the I/O board. The top seven jumper spaces are used to set the interrupt vector, while the bottom space enables the interrupt. Interrupts are not used in the input/output scheme for the Nabu 1100 system. However, the board is preset to enable interrupts with the interrupt vector set to 10H for future expansion to a multi-user system. Thus, the standard board is shipped with interrupt jumpers installed, as shown:

00	A 7
00	A6
00	A 5
0 0	A4
00	A3
00	
00	Al
00	ET


NOTES: 1) Interrupt vector setting: without jumper means logic one.

- 2) A0 is always logic zero.
- 3) EI setting: with jumper means enable.

The 24-pin wirewrap pad (located above the board base address setting jumpers), is used for interconnection of the timers. A connection for a real time clock implementation is shown below:

	GATES	VCC	GND	2 MHz	OUTS	CKS
3	0	0	o	0	0	
2	O	0	0	0	0	مر
1	0	o	0	0	0	
0	0	0	0	٩	0	مر

The equivalent block diagram is:



Counters #0 and 1 can be programmed to be a frequency divider so that the output of Counter #1 is a 1 Hz clock (1 second period). Counters #2 and 3 are used to accumulate the count. The counter contents can then be read by the CPU to determine the time.

By connecting the timer's output to the Interrupt Request pin of the CPU, the timer can be programmed to interrupt the CPU at a preset time. Detailed instructions on the configuration of the 8253 PIT are provided in the manufacturer's data sheets.

NABU AIO-1100 INPUT/OUTPUT BOARD PARTS LIST

Integrated Cir	cuits:	
U1, U4 U2, U5	1488 1489	RS232 hex driver RS232 hex receiver
U3	8251	Intel programmable communication interface
U6	8251A	Intel programmable communication interface (improved version)
U7, U12	74LS244	Octal buffer/line-driver with 3-state outputs
u8, u9	74LS38	Quadruple 2-input positive-NAND buffer with open-collector outputs
U10, U11	74LS273	Octal D-type flip-flop
U13-U16, U29	74LS00	Quadruple 2-input NAND
U17, U26	74LS04	Hex inverter Intel programmable interval timer
U18, U20	8253	intel programmable interval cimer
U19, U27-U28, U31-U33	74LS367	Hex bus driver
U21, U25	74LS307	Quadruple 2-input OR
U22	74LS136	Quad exclusive-OR with open-collector
022		outputs
U23	74LS139	Dual 2-to-4-line decoder/demulti- plexer
U24	74LS10	Triple 3-input NAND
U30	74LS74	Dual D-type positive-edge-triggered flip-flop with preset and clear
U34	7812	12 V positive voltage regulator
U35	7912	12 V negative voltage regulator
U36, U37	7805	5 V positive voltage regulator
Capacitors:		
C1, C5-C10 C2-C4, C11-C14	ŀ	10 µF 35 V tantalum electrolytic 0.1 µF
Resistors:		
Rl-R5		3.3 k ↑
R6, R7		1 k
RN1, RN2		3.3 k Λ
RN3		1 k 🔨
<u>Ouantity</u>	Description	מפ

nanicity.	Description
14	14 pin IC socket
7	16 pin IC socket
4	20 pin IC socket
4	28 pin IC socket

<u>Ouantity</u>	Description
1 1 3 4 6 6	delta 1-630-0.50 dual TO-220 heatsink 4 position dip switch 26 pin right angle pin connector 2 pin straight pin connector #6-32 x 3/8" machine screw #6-32 nuts
1	p.c. board




FIGURE 6: SCHEMATIC DIAGRAM OF INPUT/OUTPUT BOARD




FIGURE 7: INPUT/OUTPUT BOARD OPTIONAL CIRCUIT #1




FIGURE 8: INPUT/OUTPUT BOARD OPTIONAL CIRCUIT #2





FIGURE 9: INPUT/OUTPUT BOARD POWER SUPPLY




intel

8251A/S2657 PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling
- Synchronous Baud Rate DC to 64K Baud

- Asynchronous Baud Rate DC to 19.2K Baud
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All inputs and Outputs are TTL Compatible
- Single + 5V Supply
- Single TTL Clock

The intel® 8251A is the enhanced version of the industry standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TXEMPTY. The chip is constructed using N-channel silicon gate technology.








Figure 2. Pin Configuration



FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state uhless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.



FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 80/85 Microcomputer Systems. Like other I/O devices in a Microcomputer System, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The command status and data in, and data out are separate 8-bit registers to provide double buffering.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 t_{CY} (clock must be running).

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

C/D (Control/Data)

This input, in conjunction with the \overline{WR} and \overline{RD} inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information. 1 = CONTROL/STATUS 0 = DATA

CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and \overline{RD} and \overline{WR} will have no effect on the chio.




Figure 3. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

C/D	RD	WR	CS	
O	0	1	0	8251A DATA - DATA BUS
0	1	0	0	DATA BUS - 8251A DATA
1	0	1	0	STATUS - DATA BUS
1	1	0	0	DATA BUS → CONTROL
×	1	1	0	DATA BUS → 3-STATE
×	×	×	1	DATA BUS → 3-STATE

Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The Modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.



DSR (Data Set Ready)

The DSR input signal is a general purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test Modem conditions such as Data Set Ready.

DTR (Data Terminal Ready)

The DTR output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

RTS (Request to Send)

The RTS output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one," If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down. On the 8251A/S2657 if CTS off or Tx Enable off condition occurs before the last character written appears in the serial bit stream, that character will be transmitted again upon CTS on or Tx Enable on condition.

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of TxC. The transmitter will begin transmission upon being enabled to TTS = 0. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable/CTS off or TxEMPTY.

Transmitter Control

The transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disabled, or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is *not* masked by Tx Enabled, but will only indicate the Empty/Full Status of the Tx Data input Register.

TxE (Transmitter Empty)

When the 8251A has no characters to transmit, the TxEMP-TY output will go "high". It resets automatically upon receiving a character from the CPU if the transmitter is enabled. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers". TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 4. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the \overline{TxC} frequency. In Asynchronous transmission mode the baud rate is a fraction of the actual \overline{TxC} frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the \overline{TxC} .

For Example:

If Baud Rate equals 110 Baud, TxC equals 110 Hz (1x)

TxC equals 1.76 kHz (16x)

TxC equals 7.04 kHz (64x).

The falling edge of \overline{TxC} shifts the serial data out of the 8251A.



Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxD pin, and is clocked in on the rising edge of RxC.

Receiver Control

This functional block manages all receiver-related activities which consist of the following features:

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition". Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

The Parity Toggle F/F and Parity Error F/F circuits are used for parity error detection and set the corresponding status bit.

The Framing Error Flag F/F is set if the Stop bit is absent at the end of the data byte (asynchronous mode), and also sets the corresponding status bit.

RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. Rx RDY can be connected to the interrupt structure of the CPU or, for Polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

Rx Enable off both masks and holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be Enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of RxC. In Asynchronous Mode, the Baud Rate is a fraction of the actual RxC fre-

quency. A portion of the mode instruction selects this factor; 1, 1/16 or 1/64 the $\overline{R\times C}$.

For Example:

Baud Rate equals 300 Baud, if RxC equals 300 Hz (1x)
RxC equals 4800 Hz (16x)
RxC equals 19.2 kHz (64x).

Baud Rate equals 2400 Baud, if RxC equals 2400 Hz (1x)
RxC equals 38.4 kHz (16x)
RxC equals 153.6 kHz (64x).

Data is sampled into the 8251A on the rising edge of RxC.

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect)/BRKDET (Break Detect)

This pin is used in SYNChronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bisync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.




Figure 5. 8251A Block Diagram Showing Receiver Buffer and Control Functions



When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RXC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, the Internal SYNC Detect is disabled.

BREAK DETECT (Async Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.

NOTE: On the 8251A/S2657, if the RxData returns to a "one" state during the last bit of the next character after the break, break detect will latch-up, and the device must be cleared by a Chip Reset.




Figure 6. 8251A Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or \$1/0\$ device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction

Mode Instruction

This format defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be inserted.

Command Instruction

This format defines a status word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.




Figure 7. Typical Data Block



Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components sharing the same package, one Asynchronous the other Synchronous. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of TxC at a rate equal to 1, 1/16, or 1/64 that of the TxC, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is reised to signal the CPU that a character is ready to be fatched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.




Figure 8. Mode Instruction Format, Asynchronous Mode





Figure 9. Asynchronous Mode



Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out, All characters are shifted out on the falling edge of TxC. Data is shifted out at the same rate as the TxC.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.



Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled in on the rising edge of RxC. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one RXC cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one", thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that

the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 10. Mode Instruction Format, Synchronous Mode




Figure 11. Data Format, Synchronous Mode



COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" $(C/\overline{D}=1)$ will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.




Figure 12. Command instruction Format

STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (The status update is inhibited during status read).

A normal "read" command is issued by the CPU with $C/\overline{D} = 1$ to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely Polled environment or in an interrupt driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.




Figure 13. Status Read Format



APPLICATIONS OF THE 8251A




Figure 14. Asynchronous Serial Interface to CRT Terminal, DC—9600 Baud




Figure 16. Asynchronous Interface to Telephone Lines




Figure 15. Synchronous Interface to Terminal or Peripheral Device




Figure 17. Synchronous Interface to Telephone Lines



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperatura	65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	0.5V to +7V
Power Dissipation	1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5.0V \pm 5\%, \text{ GND} = 0V)$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2,2	Vcc	v	
VOL	Output Low Voltage		0.45	v	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	l _{OH} = -400 μA
I _{OFL}	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} TO 0.45V
1 _{IL}	Input Leakage		±10	μА	V _{IN} = V _{CC} TO 0.45V
Icc	Power Supply Current		100	mA	All Outputs = High

CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = GND = 0V)$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
CIN	Input Capacitance		10	pF	fc = 1MHz
C _{1/O}	I/O Capacitance		20	ρF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5.0V \pm 5\%, \text{ GND} = 0V)$

Bus Parameters (Note 1)

READ CYCLE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tar	Address Stable Before READ (CS, C/D)	50		กร	Note 2
t _{RA}	Address Hold Time for READ (CS, C/D)	50		пs	Note 2
tee	READ Pulse Width	250		ns	
t _{RD}	Data Delay from READ		250	ns	3, C _L = 150 pF
tor	READ to Data Floating	10	100	ns	



A.C. CHARACTERISTICS (Continued)

WRITE CYCLE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
^t AW	Address Stable Before WRITE	50		ns	
twa	Address Hold Time for WRITE	50	-	ns	
tww	WRITE Pulse Width	250		ns	
t _{DW}	Data Set Up Time for WRITE	150		ns	
two	Data Hold Time for WRITE	50		ns	
t _{RV}	Recovery Time Between WRITES	6	 	tcy	Note 4

OTHER TIMINGS

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tcy	Clock Period	320	1350	ns	Notes 5, 6
tφ	Clock High Pulse Width	140	t _{CY} -90	ns	
t \$\overline{\sqrt{\sq}}\sqrt{\sq}}}}}}}}\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sq}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}	Clock Low Pulse Width	90		ns	
t _R , t _F	Clock Rise and Fall Time		20	ns	
t _{OTx}	TxD Delay from Falling Edge of TxC	1	1	μs	
f _{Tx}	Transmitter Input Clock Frequency				
ł	1x Baud Rate	DC	64	kHz	
1	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t _{⊤PW}	Transmitter Input Clock Pulse Width]]		
1	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	1	Ĺ	tcy	
t _{TPD}	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		tcy	
f _{Rx}	Receiver Input Clock Frequency				
Í	1x Baud Rate	DC	64	kHz	
1	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t _{RPW}	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	1		tcy	
t _{RPD}	Receiver Input Clock Pulse Delay				
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		tcy	
t _{T×RDY}	TxRDY Pin Delay from Center of last Bit		8	tcy	Note 7
TXRDY CLEAR	TxRDY ↓ from Leading Edge of WR		6	t _{CY}	Note 7
t _{RxRDY}	RxRDY Pin Delay from Center of last Bit	,	24	tcy	Note 7
TRARDY CLEAR	RxRDY ↓ from Leading Edge of RD		6	tcY	Note 7
t _{iS}	Internal SYNDET Delay from Rising Edge of RxC		24	tcy	Note 7
t _{ES}	External SYNDET Set-Up Time Before Falling Edge of RxC	16		tcy	Note 7
TxEMPTY	TxEMPTY Delay from Center of Last Bit	20		tcy	Note 7
twc	Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)	8		tcy	Note 7
t _{CR}	Control to READ Set-Up Time (DSR, CTS)	20		tcy	Note 7




A.C. CHARACTERISTICS (Continued)

NOTES:


- 1 AC timings measured $V_{OH}=2.0$, $V_{OL}=0.8$, and with load circuit of Figure 1. 2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.
- 3. Assumes that Address is valid before RDJ.
- 4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY = 1. Recovery Time between Writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 15 t_{CY}.

 5. The TxC and RxC frequencies have the following limitations with respect to CLK: For 1x Baud Rate, f_{Tx} or $f_{Rx} \le 1/(30 \, t_{CY})$; For 16x and
- 64x Baud Rate, f_{Tx} or $f_{Rx} \le 1/(4.5 t_{CY})$.
- 6. Reset Pulse Width = 6 toy minimum; System Clock must be running during Reset.
- 7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.


TYPICAL Δ OUTPUT DELAY VS. Δ CAPACITANCE (pF)



A.C. TESTING INPUT, OUTPUT WAVEFORM





A.C. TESTING LOAD CIRCUIT





8251A/S2657


WAVEFORMS
















WAVEFORMS (Continued)












WAVEFORMS (Continued)










8253/8253-5 PROGRAMMABLE INTERVAL TIMER

- MCS-85TM Compatible 8253-5
- **Count Binary or BCD**
- 3 Independent 16-Bit Counters
- Single + 5V Supply

- DC to 2 MHz
- Programmable Counter Modes
- 24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral, it uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.






Figure 1. Block Diagram

Figure 2. Pin Configuration



FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel[™] Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\text{CS}}$ input has no effect upon the actual operation of the counters.




Figure 3. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

CS	RD	WR	A ₁	Ao	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1_	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	_0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1_	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	Х	Х	Х	X	Disable 3-State
0	1	1	Х	Х	No-Operation 3-State



Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel™ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The CS can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.




Figure 4. Block Diagram Showing Control Word Register and Counter Functions




Figure 5. 8253 System Interface



OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. Prior to initialization, the MODE, count, and output of all counters is undefined. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

D ₇	D ₆	D ₅	D ₄	D ₃	D_2	_D ₁	Do
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

Definition of Control

SC - Select Counter:

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	lilegal

RL - Read/Load:

RL1 RL0

		_
0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

M - MODE:

M2 M1 M0

0	0	0	Mode 0
0	0	1	Mode 1
Х	1	0	Mode 2
Х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

BCD:

0	Binary Counter 18-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

- (1) Write 1st byte stops the current counting.
- (2) Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.



MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for (N+1)/2 counts and low for (N-1)/2 counts.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded between output pulses, counting will continue from the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

Signal Status Modes		Rising	Hìgh
0	Disables counting		Enables counting
1		Initiales counting Resets output after next clock	
2	1) Disables counting 2) Sets output immediately high	1) Reloads counter 2) Initiates counting	Enables counting
3	Disables counting Sets output immediately high	Initiates counting	Enables counting
4	Disables counting		Enables counting
5		Initiates counting	

Figure 6. Gate Pin Operations Summary






Figure 7. 8253 Timing Diagrams



8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (218 for Binary or 104 for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RLO, RL1) are programmed. Then proceed with the restart operation.

	MODE Control Word Counter n
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 8. Programming Format

			A1	A0
No. 1		MODE Control Word Counter 0	1	1
No. 2		MODE Control Word Counter 1	1	1
No. 3		MODE Control Word Counter 2	1	1
No. 4	LSB	Count Register Byte Counter 1	0	1
No. 5	MSB	Count Register Byte Counter 1	0	1
No. 6	LSB	Count Register Byte Counter 2	1	0
No. 7	MSB	Count Register Byte Counter 2	1	0
No. 8	LSB	Count Register Byte Counter 0	0	0
No. 9	MSB	Count Register Byte Counter 0	0	0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 9. Alternate Programming Formats



Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable counter reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB), second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

Read Operation Chart

A1	A0	RD	
0	0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
1	0	0	Read Counter No. 2
1	1	0	Illegal

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11

D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	X	Х	Х	Х

SC1,SC0 - specify counter to be latched.

D5.D4 — 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.




Figure 10. MCS-85™ Clock Interface*



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	
Storage Temperature	65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	−0.5 V to +7 V
Power Dissipation	1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $\{T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 10\%\}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.2	V _{CC} +.5V	V	
Vol	Output Low Voltage		0.45	V	Note 1
V _{OH}	Output High Voltage	2.4		V	Note 2
l _I L	Input Load Current		±10	μΑ	VIN = VCC to OV
lofL	Output Float Leakage		±10	μΑ	Vout = Vcc to 0V
Icc	V _{CC} Supply Current		140	mA	

CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = GND = 0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to VSS

A.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5.0V \pm 5\%, \text{ GND} = 0V)$

Bus Parameters (Note 3)

READ CYCLE

		8	253	825	3-5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tAR	Address Stable Before READ	50		30		ns
tRA	Address Hold Time for READ	5		5		ns
t _{RR}	READ Pulse Width	400		300		ns
t _{RD}	Data Delay From READ[4]		300		200	ns
t _{DF}	READ to Data Floating	25	125	25	100	ns
t _{RV}	Recovery Time Between READ and Any Other Control Signal	1		1		μS



A.C. CHARACTERISTICS (Continued)

WRITE CYCLE

- · · <u>-</u>		8253		8253 8253-5		-5
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
†AW	Address Stable Before WRITE	50		30		ns
t _{WA}	Address Hold Time for WRITE	30		30		ns
tww	WRITE Pulse Width	400		300		ns
†DW	Data Set Up Time for WRITE	300		250		ns
two	Data Hold Time for WRITE	40		30		ns
t _{RV}	Recovery Time Between WRITE and Any Other Control Signal	1		1		μς


CLOCK AND GATE TIMING

		8	253	82	53-5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
†CLK	Clock Period	380	dc	380	dc	ns
tpwH	High Pulse Width	230	1	230		ns
t _{PWL}	Low Pulse Width	150		150		ns
tgw	Gate Width High	150		150		ns
t _G ∟	Gate Width Low	100		100		ns
tGS	Gate Set Up Time to CLK1	100		100		ns
^t GH	Gate Hold Time After CLK1	50		50		ns
top	Output Delay From CLK↓[4]		400	<u> </u>	400	ns
[‡] ODG	Output Delay From Gate↓[4]		300		300	ns


NOTES:

- 1. I_{OL} = 2.2 mA. 2. I_{OH} = -400 μ A. 3. AC timings measured at V_{OH} 2.2, V_{OL} = 0.8. 4. C_L = 150pF.

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT





WAVEFORMS

