

1.0 CPU BOARD

GENERAL INFORMATION

The Nabu ACP-1101 CPU Board is designed to bring the full power of the Zilog Z-80A microprocessor to the S-100 bus. The CPU board has provision for up to three 2716 type EPROM's (for a total of 6K bytes), and two 2114 type static RAM's (for a total of 1K bytes). The base address of this memory block can be set using on-board jumpers. The board also performs an automatic jump to a user selected memory address on system start-up or reset. The clock frequency of the main processor is also selectable between 2 and 4 MHz. When the 4 MHz clock frequency is used, the board automatically inserts one wait state when the on-board EPROM or RAM is accessed.

When used in the Nabu 1100 computer system, the board operates at a 4 MHz clock rate, with one 2716 EPROM and two 2114 RAM's addressed from F800H to FFFFH.

SPECIFIC FEATURES

Clock Frequency Selection

The Nabu ACP-1101 may be clocked either at 4 MHz or 2 MHz. The operating frequency is selectable with Jumper 8 (JP-8). (Please refer to the board layout for the location of all jumpers). Connecting this jumper sets the operating clock frequency to 2 MHz. The standard CPU card is shipped with the jumper disconnected and runs reliably at 4 MHz.

Pin 98, labelled as FREQ, on the S-100 bus, is used by the Nabu system as an indicator line for the operating frequency. For 4 MHz operation the line will be high; for 2 MHz it is low.

Automatic Power-On Jump

When system power is turned on, or a reset signal is received, the CPU jumps to one of two hundred and fifty-six possible memory locations. The jump address is selected by the eight address jumpers JP-9 to JP-16. Only the eight most significant address bits (A15 - A8) are used to decode the jump address. The eight least significant address bits (A7 - A0) are taken as logic 0 as shown on the next page.

Power-On Jump Address: $\begin{array}{cc} \underline{X} & \underline{X} & & \underline{0} & \underline{0} \\ & | & & | & \\ & \text{---} & & \text{---} & \\ & & & & \text{A7 - A0, always at logic 0} \\ & & & & \text{A15 - A8, selected by user} \end{array}$

The standard Nabu CPU board has the power-on jump address set at FC00H (jumpers JP-15 and JP-16 installed).

On-Board Memory Selection

The Nabu CPU board offers a maximum of six kilo-bytes of on-board memory, which consists of three 2K x 8 (2716 type) EPROM's and two 1K x 4 (2114 type) static RAM's. IC sockets are provided on the board for the memory chips.

The memory address for the on-board EPROM's and RAM's are grouped as a block. Within the block, the individual memory chips are allocated as follows:

Base + 2000H	ROM 1 *
Base + 1C00H	RAM 1 / RAM 2
Base + 1800H	ROM 3
Base + 1000H	ROM 2
Base + 800H	NOT ASSIGNED
Base of Block	

*Only the upper 1K of ROM 1 is used.

The RAM is configured as 1024 x 4 bits (2114 type). RAM 1 stores data bits D0, D7, D6, and D5; and RAM 2 stores data bits D4, D3, D2, and D1.

The base address of the block is set by jumpers JP-1 through JP-3. The three most-significant address bits are used to set the address of the block. Table 1 (on the following page), lists the possible base addresses of the block corresponding to each jumper connection.


JUMPERS (JP)			STARTING ADDRESS (IN HEX) OF:			
1	2	3	ROM 2	ROM 3	RAM 1/RAM 2	ROM 1
0	0	0	0800	1000	1800	1C00
0	0	1	2800	3000	3800	3C00
0	1	0	4800	5000	5800	5C00
0	1	1	6800	7000	7800	7C00
1	0	0	8800	9000	9800	9C00
1	0	1	A800	B000	B800	BC00
1	1	0	C800	D000	D800	DC00
1	1	1	E800	F000	F800	FC00

'1' represents 'Jumper is connected'

'0' represents 'Jumper is disconnected'


TABLE 1: Jumper Connection And Starting Address of Memory

The enabling of these memory chips is done by connecting jumpers JP-5, JP-6, and JP-7 in the selection area S-1. JP-5 enables ROM 2, JP-6 enables ROM 3, and JP-7 enables ROM 1 and RAM 1/ RAM 2, as seen in the figure below. (Note that ROM 1 and RAM 1/ RAM 2 are enabled together, and so both must be used together).



In addition, enabling on-board RAM's and EPROM's renders any external devices or memory at the selected address-block inaccessible to a read instruction. However, a write operation will write into all devices located there.

The standard Nabu ACP-1101 is shipped with the following memory setting:



The memory map corresponding to the standard setting would be:

FFFF	ROM 1
FC00	RAM 1 / RAM 2
F800	NOT SELECTED
F000	NOT SELECTED
E800	

When both the 4 MHz operating frequency, and the on-board EPROM's and RAM's are chosen, (as in the standard Nabu ACP-1101 setting), one wait-cycle is automatically inserted by the CPU logic circuitry.

Refresh Enable

Dynamic RAM's periodically require a refresh to maintain the data stored within the memory cell. The Nabu CPU board brings the memory-refresh signal from the Zilog Z-80A microprocessor to the S-100 bus. Pin 66 on the S-100 bus is designated by Nabu as the memory-refresh signal, RFSH. The memory request signal from the Z-80A processor is also brought out to the S-100 bus. Pin 65 (named as MREQ), is used to indicate a valid memory address on the address bus.

NABU ACP-1101 CPU BOARD
PARTS LIST

Integrated Circuits

U1-U4	2114	1024 x 4-bit NMOS static RAM
U5	74LS136	Quadruple 2-input NOR with open-collector outputs
U6	74LS42	4-line-to-10-line decoder
U7	74LS20	Dual 4-input NAND
U8, U9, U28, U30-U34	74LS241	Octal buffer/line-driver with 3-state outputs
U10	74LS175	Quadruple D-type flip-flop
U11	74LS123	Dual retriggerable monostable multivibrator with clear
U12, U17, U20, U23, U24	74LS74	Dual D-type rising-edge-triggered flip-flop with preset and clear
U13	74LS132	Quadruple 2-input NAND with Schmitt-triggered inputs
U14, U21	74LS04	Hex inverter
U15	74LS08	Quadruple 2-input AND
U16	74LS32	Quadruple 2-input OR
U18	Z-80A-CPU	Central processing unit (4 MHz)
U19	74LS157	Quadruple 2-line-to-1-line multiplexer
U22, U25, U35	74LS02	Quadruple 2-input NOR
U26	74LS367	Hex non-inverting bus-driver
U27	74LS14	Hex inverter with Schmitt-triggered inputs
U29, U36	74LS368	Hex inverting bus-driver
U37, U38	7805	5 V positive voltage regulator
ROM1-ROM3	2716	2716 EPROM with bootstrap program

Transistors:

Q1	2N4124	NPN silicon transistor
Q2	2N4126	PNP silicon transistor

Diodes:

D1, D2	1N914A	Silicon switching diode
--------	--------	-------------------------

Capacitors:

C1-C10, C13-C15, C19-C24, C25, C26, C30, C31	0.1 μ F
C11, C18	33 pF disc
C12	22 μ F, 16 V tantalum electrolytic
C16, C27-C29	10 μ F, 16 V tantalum electrolytic
C17	10 nF

Resistors:

R1, R2	10 k Ω
R3, R5-R7, R11	1 k Ω
R4	100 Ω
R8	220 Ω
R9	22 Ω
R10	100 k Ω
RN1-RN3	9-resistor pack of 1 k Ω resistors with common pin #1

Crystal:

XTAL	8.000 MHz parallel-resonant
------	-----------------------------

Quantity

Description

16	14 pin socket
7	16 pin socket
4	18 pin socket
8	20 pin socket
3	24 pin socket
1	40 pin socket
1	Delta 680-0.5-220 Heatsink
6	#6-32 x 3/8" machine screw
6	#6-32 nuts
1	p.c. board

NOTE: The following 11 pages have been reproduced by permission of Zilog, Inc. © 1979, 80, 81. This material shall not be reproduced without the written consent of Zilog, Inc.

Z-80A is a trademark of Zilog, Inc., with whom the publisher is not associated.

Z8400 Z80[®] CPU Central Processing Unit



Product Specification

March 1981

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Six MHz, 4 MHz and 2.5 MHz clocks for the Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 compatible, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.

Z80 CPU




Figure 1. Pin Functions




Figure 2. Pin Assignments

General Description

The Z80, Z80A, and Z80B CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may

be reserved for very fast interrupt response. The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

Z80 Micro-processor Family

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' [prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

Z80 CPU**Registers**

(Continued)

Register	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	See B, above.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	See D, above.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	See H above. Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Same as IX, above.
SP	Stack Pointer	16	Stores addresses or data temporarily. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Interrupt Enable	Flip Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers**Interrupts:
General
Operation**

The CPU accepts two interrupt input signals: $\overline{\text{NMI}}$ and $\overline{\text{INT}}$. The $\overline{\text{NMI}}$ is a non-maskable interrupt and has the highest priority. $\overline{\text{INT}}$ is a lower priority interrupt since it requires that interrupts be enabled in software in order to operate. Either $\overline{\text{NMI}}$ or $\overline{\text{INT}}$ can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, $\overline{\text{INT}}$, has three programmable response modes available. These are:

- Mode 0 -- compatible with the 8080 micro-processor.

- Mode 1 -- Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 -- a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the $\overline{\text{NMI}}$ and $\overline{\text{INT}}$ signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

**Interrupts:
General
Operation
(Continued)**

Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shut-down after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which IORQ becomes active rather than MREQ, as in a normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request and to place the interrupt vector on the bus.

Mode 0 Interrupt Operation. This mode is compatible with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus, which is then acted on six times by the CPU. This is normally a Restart Instruction, which will initiate an unconditional jump to the selected one of eight restart locations in page zero of memory.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a vector address of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit address vector on the data bus during the interrupt acknowledge cycle. The high-order byte of the interrupt service routine address is supplied by the I (Interrupt) register. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available

location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A₀) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the *Z80 CPU Technical Manual* and *Z80 Assembly Language Manual*.

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
EI instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	IFF ₂ → Parity flag
Accept NMI	0	IFF ₁	IFF ₁ → IFF ₂ (Maskable interrupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The *Z80 CPU Technical Manual (03-0029-01)* and *Assembly Language Programming Manual (03-0002-01)* contain significantly more details for programming use.

The instructions are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control

- 16-bit arithmetic operations
- Rotates and shifts
- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-Bit Load Group

Mnemonic	Symbolic Operation	Flags				Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments					
		S	Z	H	P/V	N	C	78					543	210	Hex		
LD r, r'	r ← r'	•	•	X	•	X	•	•	•	•	•	01 r r'	1	1	4	r, r' Reg.	
LD r, n	r ← n	•	•	X	•	X	•	•	•	•	•	00 r 110	2	2	7	000 B	
												- n -				001 C	
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	•	•	•	•	01 r 110	1	2	7	010 D	
LD r, (IX+d)	r ← (IX+d)	•	•	X	•	X	•	•	•	•	•	11 011 101	DD	3	5	19	011 E
												01 r 101				100 H	
												- d -				101 L	
LD r, (IY+d)	r ← (IY+d)	•	•	X	•	X	•	•	•	•	•	11 111 101	FD	3	5	19	111 A
												01 r 110					
												- d -					
LD (HL), r	(HL) ← r	•	•	X	•	X	•	•	•	•	•	01 110 r	1	2	7		
LD (IX+d), r	(IX+d) ← r	•	•	X	•	X	•	•	•	•	•	11 011 101	DD	3	5	19	
												01 110 r					
												- d -					
LD (IY+d), r	(IY+d) ← r	•	•	X	•	X	•	•	•	•	•	11 111 101	FD	3	5	19	
												01 110 r					
												- d -					
LD (HL), n	(HL) ← n	•	•	X	•	X	•	•	•	•	•	00 110 110	36	2	3	10	
												- n -					
LD (IX+d), n	(IX+d) ← n	•	•	X	•	X	•	•	•	•	•	11 011 101	DD	4	5	19	
												00 110 110	36				
												- d -					
												- n -					
LD (IY+d), n	(IY+d) ← n	•	•	X	•	X	•	•	•	•	•	11 111 101	FD	4	5	19	
												00 110 110	36				
												- d -					
												- n -					
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	•	•	•	•	00 091 010	0A	1	2	7	
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	•	•	•	•	00 011 010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	•	•	•	•	00 111 010	3A	3	4	13	
												- n -					
												- n -					
LD (BC), A	(BC) ← A	•	•	X	•	X	•	•	•	•	•	00 000 010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	X	•	X	•	•	•	•	•	00 010 010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	X	•	X	•	•	•	•	•	00 110 010	32	3	4	13	
												- n -					
												- n -					
LD A, I	A ← I	1	1	X	0	X	IFF	0	•	•	•	11 101 101	ED	2	2	9	
												01 010 111	57				
LD A, R	A ← R	1	1	X	0	X	IFF	0	•	•	•	11 101 101	ED	2	2	9	
												01 011 111	5F				
LD I, A	I ← A	•	•	X	•	X	•	•	•	•	•	11 101 101	ED	2	2	9	
												01 000 111	47				
LD R, A	R ← A	•	•	X	•	X	•	•	•	•	•	11 101 101	ED	2	2	9	
												01 001 111	4F				

NOTES: r, r' means any of the registers A, B, C, D, E, H, L.
 IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
 For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables.

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags H	P/V	N	C	Opcode 78 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
LD dd, nn	dd ← nn	•	•	X	•	•	•	00 dd0 001 -- n -- -- n --	3	3	10	dd Pair 00 BC 01 DE 11 HL SP
LD IX, nn	IX ← nn	•	•	X	•	•	•	11 011 101 DD 00 100 001 21 -- n -- -- n --	4	4	14	
LD IY, nn	IY ← nn	•	•	X	•	•	•	11 111 101 FD 00 100 001 21 -- n -- -- n --	4	4	14	
LD HL, (nn)	H ← (nn+1) L ← (nn)	•	•	X	•	•	•	00 101 010 2A -- n -- -- n --	3	5	16	
LD dd, (nn)	ddH ← (nn+1) ddL ← (nn)	•	•	X	•	•	•	11 101 101 ED 01 dd1 011 -- n -- -- n --	4	6	20	
LD IX, (nn)	IXH ← (nn+1) IXL ← (nn)	•	•	X	•	•	•	11 011 101 DD 00 101 010 2A -- n -- -- n --	4	6	20	
LD IY, (nn)	IYH ← (nn+1) IYL ← (nn)	•	•	X	•	•	•	11 111 101 FD 00 101 010 2A -- n -- -- n --	4	6	20	
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	X	•	•	•	00 100 010 22 -- n -- -- n --	3	5	16	
LD (nn), dd	(nn+1) ← ddH (nn) ← ddL	•	•	X	•	•	•	11 101 101 ED 01 dd0 011 -- n -- -- n --	4	6	20	
LD (nn), IX	(nn+1) ← IXH (nn) ← IXL	•	•	X	•	•	•	11 011 101 DD 00 100 010 22 -- n -- -- n --	4	6	20	
LD (nn), IY	(nn+1) ← IYH (nn) ← IYL	•	•	X	•	•	•	11 111 101 FD 00 100 010 22 -- n -- -- n --	4	6	20	
LD SP, HL	SP ← HL	•	•	X	•	•	•	11 111 001 F9	1	1	6	
LD SP, IX	SP ← IX	•	•	X	•	•	•	11 011 101 DD	2	2	10	
LD SP, IY	SP ← IY	•	•	X	•	•	•	11 111 001 F9	2	2	10	
PUSH qq	(SP-2) ← qqL (SP-1) ← qqH SP ← SP-2	•	•	X	•	•	•	11 qq0 101	1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP-2) ← IXL (SP-1) ← IXH SP ← SP-2	•	•	X	•	•	•	11 011 101 DD 11 100 101 E5	2	4	15	
PUSH IY	(SP-2) ← IYL (SP-1) ← IYH SP ← SP-2	•	•	X	•	•	•	11 111 101 FD 11 100 101 E5	2	4	15	
POP qq	qqH ← (SP+1) qqL ← (SP) SP ← SP+2	•	•	X	•	•	•	11 qq0 001	1	3	10	
POP IX	IXH ← (SP+1) IXL ← (SP) SP ← SP+2	•	•	X	•	•	•	11 011 101 DD 11 100 001 E1	2	4	14	
POP IY	IYH ← (SP+1) IYL ← (SP) SP ← SP+2	•	•	X	•	•	•	11 111 101 FD 11 100 001 E1	2	4	14	

NOTES: dd is any of the register pairs BC, DE, HL, SP
 qq is any of the register pairs AF, BC, DE, HL
 (PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively.
 e.g., BC_L = C, AF_H = A.

Exchange, Block Transfer, Block Search Groups

EX DE, HL	DE ← HL	•	•	X	•	•	•	11 101 011 EB	1	1	4	Register bank and auxiliary register bank exchange
EX AF, AF'	AF ← AF'	•	•	X	•	•	•	00 001 000 08	1	1	4	
EXX	BC ← BC' DE ← DE' HL ← HL'	•	•	X	•	•	•	11 011 001 D9	1	1	4	
EX (SP), HL	H ← (SP+1) L ← (SP)	•	•	X	•	•	•	11 100 011 E3	1	5	19	
EX (SP), IX	IXH ← (SP+1) IXL ← (SP)	•	•	X	•	•	•	11 011 101 DD 11 100 011 E3	2	6	23	
EX (SP), IY	IYH ← (SP+1) IYL ← (SP)	•	•	X	•	•	•	11 111 101 FD 11 100 011 E3	2	6	23	
LDI	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1	•	•	X	0	X	1 0	11 101 101 ED 10 100 000 A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1 Repeat until BC = 0	•	•	X	0	X	0 0	11 101 101 ED 10 110 000 B0	2	5	21	If BC ≠ 0 If BC = 0

NOTE: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1.

**Exchange,
Block
Transfer,
Block Search
Groups
(Continued)**

Mnemonic	Symbolic Operation	S	Z	Flags H	P/V	N	C	Opcode 78 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
LDD	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1	•	•	X 0 X	1 0	•		11 101 101 ED 10 101 000 AB	2	4	16	
LDDR	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 Repeat until BC = 0	•	•	X 0 X	0 0	•		11 101 101 ED 10 111 000 B8	2	5	21	If BC ≠ 0 If BC = 0
CPI	A ← (HL) HL ← HL + 1 BC ← BC - 1	1	1	X 1 X	1 1	•		11 101 101 ED 10 100 001 A1	2	4	16	
CPIR	A ← (HL) HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	1	1	X 1 X	1 1	•		11 101 101 ED 10 110 001 B1	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A ← (HL) HL ← HL - 1 BC ← BC - 1	1	1	X 1 X	1 1	•		11 101 101 ED 10 101 001 A9	2	4	16	
CPDR	A ← (HL) HL ← HL - 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	1	1	X 1 X	1 1	•		11 101 101 ED 10 111 001 B9	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

NOTES: ① P/V flag is 0 if the result of BC - 1 = 0; otherwise P/V = 1
② Z flag is 1 if A = (HL); otherwise Z = 0

**8-Bit
Arithmetic
and Logical
Group**

ADD A, r	A ← A + r	1	1	X 1 X	V 0 1			10 000 r	1	1	4	r Reg.
ADD A, n	A ← A + n	1	1	X 1 X	V 0 1			11 000 110 -- n --	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A
ADD A, (HL)	A ← A + (HL)	1	1	X 1 X	V 0 1			10 000 110	1	2	7	
ADD A, (IX+d)	A ← A + (IX+d)	1	1	X 1 X	V 0 1			11 011 101 DD 10 100 110 -- d --	3	5	19	
ADD A, (IY+d)	A ← A + (IY+d)	1	1	X 1 X	V 0 1			11 111 101 FD 10 000 110 -- d --	3	5	19	
ADC A, s	A ← A + s + CY	1	1	X 1 X	V 0 1			001				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the 000 in the ADD set above.
SUB s	A ← A - s	1	1	X 1 X	V 1 1			010				
SBC A, s	A ← A - s - CY	1	1	X 1 X	V 1 1			011				
AND s	A ← A ∧ s	1	1	X 1 X	P 0 0			100				
OR s	A ← A ∨ s	1	1	X 0 X	P 0 0			110				
XOR s	A ← A ⊕ s	1	1	X 0 X	P 0 0			101				
CP s	A ← s	1	1	X 1 X	V 1 1			111				
INC r	r ← r + 1	1	1	X 1 X	V 0 •			00 r 100	1	1	4	
INC (HL)	(HL) ← (HL) + 1	1	1	X 1 X	V 0 •			00 110 100	1	3	11	
INC (IX+d)	(IX+d) ← (IX+d) + 1	1	1	X 1 X	V 0 •			11 011 101 DD 00 110 100 -- d --	3	6	23	
INC (IY+d)	(IY+d) ← (IY+d) + 1	1	1	X 1 X	V 0 •			11 111 101 FD 00 110 100 -- d --	3	6	23	
DEC m	m ← m - 1	1	1	X 1 X	V 1 •			101				m is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode

General-Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode			No. of Bytes	No. of M Cycles	No. of T Stores	Comments
				H	P/V	N	C	76	543	210				
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands.	1	1	X	1	X	P	*	1	00 100 111 27	1	1	4	Decimal adjust accumulator.
CPL	$A \rightarrow \bar{A}$	*	*	X	1	X	*	1	*	00 101 111 2F	1	1	4	Complement accumulator (one's complement).
NEG	$A \rightarrow 0 - A$	1	1	X	1	X	V	1	1	11 101 101 ED 01 000 100 44	2	2	8	Negate acc. (two's complement)
CCF	$CY \rightarrow \bar{CY}$	*	*	X	X	X	*	0	1	00 111 111 3F	1	1	4	Complement carry flag.
SCF	$CY \rightarrow 1$	*	*	X	0	X	*	0	1	00 110 111 37	1	1	4	Set carry flag.
NOP	No operation	*	*	X	*	X	*	*	*	00 000 000 00	1	1	4	
HALT	CPU halted	*	*	X	*	X	*	*	*	01 110 110 76	1	1	4	
DI *	IFF $\rightarrow 0$	*	*	X	*	X	*	*	*	11 110 011 F3	1	1	4	
EI *	IFF $\rightarrow 1$	*	*	X	*	X	*	*	*	11 111 011 F5	1	1	4	
IM 0	Set interrupt mode 0	*	*	X	*	X	*	*	*	11 101 101 ED 01 000 110 46	2	2	8	
IM 1	Set interrupt mode 1	*	*	X	*	X	*	*	*	11 101 101 ED 01 010 110 56	2	2	8	
IM 2	Set interrupt mode 2	*	*	X	*	X	*	*	*	11 101 101 ED 01 011 110 5E	2	2	8	








NOTES: IFF indicates the interrupt enable flip-flop.
CY indicates the carry flag.
* indicates an operand not sampled at the end of E or M.

16-Bit Arithmetic Group

ADD HL, ss	$HL \rightarrow HL + ss$	*	*	X	X	X	*	0	1	00 ss1 001	1	3	11	ss Reg. 00 BC 01 DE 10 HL 11 SP
ADC HL, ss	$HL \rightarrow HL + ss + CY$	1	1	X	X	X	V	0	1	11 101 101 ED 01 ss1 010	2	4	15	
SBC HL, ss	$HL \rightarrow HL - ss - CY$	1	1	X	X	X	V	1	1	11 101 101 ED 01 ss0 010	2	4	15	
ADD IX, pp	$IX \rightarrow IX + pp$	*	*	X	X	X	*	0	1	11 011 101 DD 01 pp1 000	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	$IY \rightarrow IY + rr$	*	*	X	X	X	*	0	1	11 111 101 FD 00 rr1 000	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP
INC ss	$ss \rightarrow ss + 1$	*	*	X	*	X	*	*	*	00 ss0 011	1	1	6	
INC IX	$IX \rightarrow IX + 1$	*	*	X	*	X	*	*	*	11 011 101 DD 00 100 011 23	2	2	10	
INC IY	$IY \rightarrow IY + 1$	*	*	X	*	X	*	*	*	11 111 101 FD 00 100 011 23	2	2	10	
DEC ss	$ss \rightarrow ss - 1$	*	*	X	*	X	*	*	*	00 ss1 011	1	1	6	
DEC IX	$IX \rightarrow IX - 1$	*	*	X	*	X	*	*	*	11 011 101 DD 00 101 011 2B	2	2	10	
DEC IY	$IY \rightarrow IY - 1$	*	*	X	*	X	*	*	*	11 111 101 FD 00 101 011 2B	2	2	10	

NOTES: ss is any of the register pairs BC, DE, HL, SP.
pp is any of the register pairs BC, DE, IX, SP.
rr is any of the register pairs BC, DE, IY, SP.

Rotate and Shift Group

RLCA		*	*	X	0	X	*	0	1	00 000 111 07	1	1	4	Rotate left circular accumulator.
RLA		*	*	X	0	X	*	0	1	00 010 111 17	1	1	4	Rotate left accumulator.
RRCA		*	*	X	0	X	*	0	1	00 001 111 0F	1	1	4	Rotate right circular accumulator.
RRA		*	*	X	0	X	*	0	1	00 011 111 1F	1	1	4	Rotate right accumulator.
RLC r		1	1	X	0	X	P	0	1	11 001 011 CB 00 000 r	2	2	8	Rotate left circular register r.
RLC (HL)		1	1	X	0	X	P	0	1	11 001 011 CB 00 000 110	2	4	15	
RLC (IX+d)		1	1	X	0	X	P	0	1	11 011 101 DD 11 001 011 CB - d - 00 000 110	4	6	23	r, (HL), (IX+d), (IY+d) Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IY+d)		1	1	X	0	X	P	0	1	11 111 101 FD 11 001 011 CB - d - 00 000 110	4	6	23	
RL m	 $m \leftarrow r, (HL), (IX+d), (IY+d)$	1	1	X	0	X	P	0	1	010				Instruction format and states are as shown for RLC's. To form new opcode replace 000 or RLC's with shown code.
RRC m	 $m \leftarrow r, (HL), (IX+d), (IY+d)$	1	1	X	0	X	P	0	1	001				

Rotate and Shift Group (Continued)

Mnemonic	Symbolic Operation	S	Z	Flags H	P/V	N	C	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments		
RR m	 $m \leftarrow r(HL) \leftarrow (IX+d) \leftarrow (Y+d)$	1	1	X	0	X	P	0	1	011	2	5	18		
SLA m	 $m \leftarrow r(HL) \leftarrow (IX+d) \leftarrow (Y+d)$	1	1	X	0	X	P	0	1	010	2	5	18		
SRA m	 $m \leftarrow r(HL) \leftarrow (IX+d) \leftarrow (Y+d)$	1	1	X	0	X	P	0	1	101	2	5	18		
SRL m	 $m \leftarrow r(HL) \leftarrow (IX+d) \leftarrow (Y+d)$	1	1	X	0	X	P	0	1	111	2	5	18		
RLD	 $A \leftarrow A \leftarrow HL \leftarrow HL \leftarrow A$	1	1	X	0	X	P	0	*	11 001 101 01 101 111	ED 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL).
HRD	 $A \leftarrow A \leftarrow HL \leftarrow HL \leftarrow A$	1	1	X	0	X	P	0	*	11 101 101 01 100 111	ED 6F	2	5	18	The content of the upper half of the accumulator is unaffected.

Bit Set, Reset and Test Group

BIT b, r	$Z \leftarrow \bar{r}_b$	X	1	X	1	X	X	0	*	11 001 011 01 b r	CB	2	2	8	<u>r</u> Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A
BIT b (HL)	$Z \leftarrow (\overline{HL})_b$	X	1	X	1	X	X	0	*	11 001 011 01 b 110	CB	2	3	12	
BIT b, (IX+d) _b	$Z \leftarrow \overline{(IX+d)}_b$	X	1	X	1	X	X	0	*	11 011 101 11 001 011 - d - 01 b 110	DD CB	4	5	20	011 E 100 H 101 L 111 A <u>b</u> Bit Tested
BIT b, (IY+d) _b	$Z \leftarrow \overline{(IY+d)}_b$	X	1	X	1	X	X	0	*	11 111 101 11 001 011 - d - 01 b 110	FD CB	4	5	20	000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
SET b, r	$r_b \leftarrow 1$	*	*	X	*	X	*	*	*	11 001 011 01 b r	CB	2	2	8	
SET b (HL)	$(HL)_b \leftarrow 1$	*	*	X	*	X	*	*	*	11 001 011 01 b 110	CB	2	4	16	
SET b, (IX+d)	$(IX+d)_b \leftarrow 1$	*	*	X	*	X	*	*	*	11 011 101 11 001 011 - d - 01 b 110	DD CB	4	6	23	
SET b, (IY+d)	$(IY+d)_b \leftarrow 1$	*	*	X	*	X	*	*	*	11 111 101 11 001 011 - d - 01 b 110	FD CB	4	6	23	
RES b, m	$m_b \leftarrow 0$ $m \leftarrow r(HL)$ $(IX+d)_b$ $(IY+d)_b$	*	*	X	*	X	*	*	*	01 b 110 01					To form new opcode replace [01] of SET b, s with [00]. Flags and time states for SET instruction.

NOTE: The underlined bits indicate bit positions for the value.

Jump Group

JP nn	$PC \leftarrow nn$	*	*	X	*	X	*	*	*	11 000 011 - n - - n - - n -	C3	3	3	10	
JP cc, nn	If condition cc is true $PC \leftarrow nn$, otherwise continue	*	*	X	*	X	*	*	*	11 cc 010 - n - - n -		3	3	10	<u>cc</u> Condition 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative
JR e	$PC \leftarrow PC+e$	*	*	X	*	X	*	*	*	00 011 000 - e-2 -	18	2	3	12	
JR C, e	If C = 0, continue If C = 1, $PC \leftarrow PC+e$	*	*	X	*	X	*	*	*	00 111 000 - e-2 -	38	2	2	7	If condition not met.
JR NC, e	If C = 1, continue If C = 0, $PC \leftarrow PC+e$	*	*	X	*	X	*	*	*	00 110 000 - e-2 -	30	2	2	7	If condition not met.
JP Z, e	If Z = 0, continue If Z = 1, $PC \leftarrow PC+e$	*	*	X	*	X	*	*	*	00 101 000 - e-2 -	28	2	2	7	If condition not met.
JR NZ, e	If Z = 1, continue If Z = 0, $PC \leftarrow PC+e$	*	*	X	*	X	*	*	*	00 100 000 - e-2 -	20	2	2	7	If condition not met.
JP (HL)	$PC \leftarrow HL$	*	*	X	*	X	*	*	*	11 101 001	E9	1	1	4	
JP (IX)	$PC \leftarrow IX$	*	*	X	*	X	*	*	*	11 011 101 11 101 001	DD E9	2	2	8	

**Jump Group
(Continued)**

Mnemonic	Symbolic Operation	Flags						Opcodes			No. of Bytes	No. of Cycles	No. of States	Comments	
		S	Z	H	F/V	N	C	78	543	210					
JP (IY)	PC ← IY	•	•	X	•	X	•	•	•	•	11 111 101 FD	2	2	8	
DINZ, e	B ← B - 1	•	•	X	•	X	•	•	•	•	11 101 001 E9	2	2	8	If B = 0.
	If B = 0, continue If B ≠ 0, PC ← PC + e	•	•	X	•	X	•	•	•	•	00 010 000 10 - e - 2 -				

NOTES: • represents the extension in the relative addressing mode.
e is a signed two's complement number in the range < -126, 129 >.
e-2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

Call and Return Group

CALL nn	(SP-1) ← PC _H (SP-2) ← PC _L PC ← nn	•	•	X	•	X	•	•	•	•	11 001 101 CD - n - - n -	3	5	17	
CALL cc, nn	If condition cc is false, continue, otherwise same as CALL nn	•	•	X	•	X	•	•	•	•	11 cc 100	3	3	10	If cc is false.
											- n - - n -				3
RET	PC _L ← (SP) PC _H ← (SP + 1)	•	•	X	•	X	•	•	•	•	11 001 001 C9	1	3	10	
RET cc	If condition cc is false, continue, otherwise same as RET	•	•	X	•	X	•	•	•	•	11 cc 000	1	1	5	If cc is false.
											- n - - n -				1
RETI	Return from interrupt	•	•	X	•	X	•	•	•	•	11 101 101 ED 01 001 101 4D	2	4	14	
RETN ¹	Return from non-maskable interrupt	•	•	X	•	X	•	•	•	•	11 101 101 ED 01 000 101 45	2	4	14	
RST p	(SP-1) ← PC _H (SP-2) ← PC _L PC _H ← 0 PC _L ← p	•	•	X	•	X	•	•	•	•	11 t 111	1	3	11	

cc Condition
000 NZ non-zero
001 Z zero
010 NC non-carry
011 C carry
100 PO parity odd
101 PE parity even
110 P sign positive
111 M sign negative

t p
000 00H
001 06H
010 10H
011 18H
100 20H
101 26H
110 30H
111 36H

NOTE: ¹RETN loads IFF₂ ← IFF₁

Input and Output Group

IN A, (n)	A ← (n)	•	•	X	•	X	•	•	•	•	11 011 011 DB - n -	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅
IN r, (C)	r ← (C) if r = 110 only the flags will be affected	1	1	X	1	X	P	0	•	•	11 101 101 ED 01 r 000	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INI	(HL) ← (C) B ← B - 1 HL ← HL + 1	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 100 010 A2	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INIR	(HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 110 010 B2	2	5 4	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
															(If B ≠ 0) (If B = 0)
IND	(HL) ← (C) B ← B - 1 HL ← HL - 1	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 101 010 AA	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INDR	(HL) ← (C) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 111 010 BA	2	5 4	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
															(If B ≠ 0) (If B = 0)
OUT (n), A	(n) ← A	•	•	X	•	X	•	•	•	•	11 010 011 D3 - n -	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅
OUT (C), r	(C) ← r	•	•	X	•	X	•	•	•	•	11 101 101 ED 01 r 001	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTI	(C) ← (HL) B ← B - 1 HL ← HL + 1	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 100 011 A3	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 110 011 B3	2	5 4	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
															(If B ≠ 0) (If B = 0)
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	X	1	X	X	X	X	1	•	•	11 101 101 ED 10 101 011 AB	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

NOTE: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Input and Output Group
(Continued)

Mnemonic	Symbolic Operation	Flags							Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	H	P/V	N	C	78	543	210	Hex					
OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	X	X	1	•	11 101 101 ED	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅		
										19 111 011	2	4	16			

Summary of Flag Operation

Instruction	D ₇ S	Z	H	P/V	N	D ₀ C	Comments		
ADD A, s; ADC A, s	1	1	X	1	X	V	0	1	8-bit add or add with carry.
SUB s; SBC A, s; CP s; NEG	1	1	X	1	X	V	1	1	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	1	1	X	1	X	P	0	0	Logical operations
OR s; XOR s	1	1	X	0	X	P	0	0	
INC s	1	1	X	1	X	V	0	•	
DEC s	1	1	X	1	X	V	1	•	8-bit decrement
ADD DD, ss	•	•	X	X	X	•	0	1	16-bit add
ADC HL, ss	1	1	X	X	X	V	0	1	16-bit add with carry
SBC HL, ss	1	1	X	X	X	V	1	1	16-bit subtract with carry
RLA; RLCA; RRA; RRCA	•	•	X	0	X	•	C	1	Rotate accumulator.
RL m; RLC m; RR m; RRC m; SLA m; SRA m; SRL m	1	1	X	0	X	P	0	1	Rotate and shift locations.
RLD; RRD	1	1	X	0	X	P	0	•	Rotate digit left and right.
DAA	1	1	X	1	X	P	•	1	Decimal adjust accumulator.
CPL	•	•	X	1	X	•	1	•	Complement accumulator.
SCF	•	•	X	0	X	•	0	1	Set carry.
CCF	•	•	X	X	X	•	0	1	Complement carry.
IN r (C)	1	1	X	0	X	P	0	•	Input register indirect.
INI; INDI; OUTI; OUTD	X	1	X	X	X	X	1	•	Block output and output. Z = 0 if B ≠ 0 otherwise Z = 0.
INIR; INDIR; OTIR; OTDR	X	1	X	X	X	X	1	•	
LDI; LDD	X	X	X	0	X	1	0	•	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDIR; LDDR	X	X	X	0	X	0	0	•	
CPI; CPDR; CPD; CPDR	X	1	X	X	X	1	1	•	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LD A, 1; LD A, R	1	1	X	0	X	IFF	0	•	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
BIT b, s	X	1	X	1	X	X	0	•	The state of bit b of location s is copied into the Z flag.

Symbolic Notation

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	I	The flag is affected according to the result of the operation.
Z	Zero flag. Z = 1 if the result of the operation is 0.	•	The flag is unchanged by the operation.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	0	The flag is reset by the operation.
H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.	1	The flag is set by the operation.
N	Add/Subtract flag. N = 1 if the previous operation was a subtract.	X	The flag is a "don't care."
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.	V	P/V flag affected according to the overflow result of the operation.
C	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.	P	P/V flag affected according to the parity result of the operation.
		r	Any one of the CPU registers A, B, C, D, E, H, L.
		s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
		ss	Any 16-bit location for all the addressing modes allowed for that instruction.
		ii	Any one of the two index registers IX or IY.
		R	Refresh counter.
		n	8-bit value in range < 0, 255 >.
		nn	16-bit value in range < 0, 65535 >.

Pin	Descriptions
A₀-A₁₅	Address Bus (output, active High, 3-state). A ₀ -A ₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.
BUSACK	Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ have entered their high-impedance states. The external circuitry can now control these lines.
BUSREQ	Bus Request (input, active Low). Bus Request has a higher priority than $\overline{\text{NMI}}$ and is always recognized at the end of the current machine cycle. $\overline{\text{BUSREQ}}$ forces the CPU address bus, data bus, and control signals $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ to go to a high-impedance state so that other devices can control these lines. $\overline{\text{BUSREQ}}$ is normally wire-ORed and requires an external pullup for these applications. Extended $\overline{\text{BUSREQ}}$ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.
D₀-D₇	Data Bus (input/output, active High, 3-state). D ₀ -D ₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.
HALT	Halt State (output, active Low). $\overline{\text{HALT}}$ indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.
INT	Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. $\overline{\text{INT}}$ is normally wire-ORed and requires an external pullup for these applications.
IORQ	Input/Output Request (output, active Low, 3-state). $\overline{\text{IORQ}}$ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. $\overline{\text{IORQ}}$ is also generated concurrently with $\overline{\text{MI}}$ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.
MI	Machine Cycle One (output, active Low). $\overline{\text{MI}}$, together with $\overline{\text{MREQ}}$, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. $\overline{\text{MI}}$, together with $\overline{\text{IORQ}}$, indicates an interrupt acknowledge cycle.
MREQ	Memory Request (output, active Low, 3-state). $\overline{\text{MREQ}}$ indicates that the address bus holds a valid address for a memory read or memory write operation.
NMI	Non-Maskable Interrupt (input, active Low). $\overline{\text{NMI}}$ has a higher priority than $\overline{\text{INT}}$. $\overline{\text{NMI}}$ is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.
RD	Memory Read (output, active Low, 3-state). $\overline{\text{RD}}$ indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
RESET	Reset (input, active Low). $\overline{\text{RESET}}$ initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that $\overline{\text{RESET}}$ must be active for a minimum of three full clock cycles before the reset operation is complete.
RFSH	Refresh (output, active Low). $\overline{\text{RFSH}}$, together with $\overline{\text{MREQ}}$, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.
WAIT	Wait (input, active Low). $\overline{\text{WAIT}}$ indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended $\overline{\text{WAIT}}$ periods can prevent the CPU from refreshing dynamic memory properly.
WR	Memory Write (output, active Low, 3-state). $\overline{\text{WR}}$ indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:


- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. The falling edge of MREQ can be used directly as a Chip Enable to dynamic memories. When active, RD indicates that the memory data can be enabled onto the CPU

data bus.

The CPU samples the $\overline{\text{WAIT}}$ input with the rising edge of clock state T3. During clock states T3 and T4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: T_w - Wait cycle added when necessary for slow auxiliary devices

Figure 5. Instruction Opcode Fetch

**CPU
Timing
(Continued)**

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch ($\overline{M1}$) cycle. The \overline{MREQ} and \overline{RD} signals function exactly as in the fetch cycle. In a memory write cycle, \overline{MREQ} also becomes active when the address

bus is stable, so that it can be used directly as a Chip Enable for dynamic memories. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an R/ \overline{W} pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

CPU Timing
(Continued)

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_w). This extra Wait state allows sufficient time for an I/O port to decode the address and the port address lines.




NOTE: T_w = One Wait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special $\overline{M1}$ cycle is generated.

During this $\overline{M1}$ cycle, \overline{IORQ} becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: 1) T_1 = Last state of previous instruction.


2) Two Wait cycles automatically inserted by CPU(*).

Figure 8. Interrupt Request/Acknowledge Cycle

CPU Timing
(Continued)

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to

that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Figure 9).




*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge

must occur no later than the rising edge of the clock cycle preceding T_{LAST}.

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTE: T_L = Last state of any M cycle.


T_X = An arbitrary clock cycle used by requesting device.

Figure 10. Bus Request/Acknowledge Cycle

CPU Timing
(Continued)

Halt Acknowledge Cycle. When the CPU receives a $\overline{\text{HALT}}$ instruction, it executes NOP states until either an $\overline{\text{INT}}$ or $\overline{\text{NMI}}$ input is

received. When in the Halt state, the $\overline{\text{HALT}}$ output is active and remains so until an interrupt is processed (Figure 11).



NOTE: INT will also force a Halt exit.

*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. $\overline{\text{RESET}}$ must be active for at least three clock cycles for the CPU to properly accept it. As long as $\overline{\text{RESET}}$ remains active, the address and data buses float, and the control outputs are inactive. Once $\overline{\text{RESET}}$ goes

inactive, two internal T cycles are consumed before the CPU resumes normal processing operation. $\overline{\text{RESET}}$ clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

**AC
Charac-
teristics**

Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
1	TcC	Clock Cycle Time	400*		250*		165*	
2	TwCh	Clock Pulse Width (High)	180*		110*		65*	
3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000
4	TfC	Clock Fall Time	—	30	—	30	—	20
5	TrC	Clock Rise Time	—	30	—	30	—	20
6	TdCr(A)	Clock ↑ to Address Valid Delay	—	145	—	110	—	90
7	TdA(MREQf)	Address Valid to $\overline{\text{MREQ}}$ ↓ Delay	125*	—	65*	—	35*	—
8	TdCf(MREQf)	Clock ↓ to $\overline{\text{MREQ}}$ ↓ Delay	—	100	—	85	—	70
9	TdCr(MREQr)	Clock ↑ to $\overline{\text{MREQ}}$ ↑ Delay	—	100	—	85	—	70
10	TwMREQh	$\overline{\text{MREQ}}$ Pulse Width (High)	170*	—	110*	—	65*	—
11	TwMREQl	$\overline{\text{MREQ}}$ Pulse Width (Low)	360*	—	220*	—	135*	—
12	TdCf(MREQr)	Clock ↓ to $\overline{\text{MREQ}}$ ↓ Delay	—	100	—	85	—	70
13	TdCf(RDf)	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	130	—	95	—	80
14	TdCr(RDr)	Clock ↑ to $\overline{\text{RD}}$ ↑ Delay	—	100	—	85	—	70
15	TsD(Cr)	Data Setup Time to Clock ↑	50	—	35	—	30	—
16	ThD(RDr)	Data Hold Time to $\overline{\text{RD}}$ ↓	—	0	—	0	—	0
17	TsWAIT(Cf)	$\overline{\text{WAIT}}$ Setup Time to Clock ↓	70	—	70	—	60	—
18	ThWAIT(Cf)	$\overline{\text{WAIT}}$ Hold Time after Clock ↓	—	0	—	0	—	0
19	TdCr(MIf)	Clock ↑ to $\overline{\text{MI}}$ ↓ Delay	—	130	—	100	—	80
20	TdCr(MIr)	Clock ↑ to $\overline{\text{MI}}$ ↑ Delay	—	130	—	100	—	80
21	TdCr(RFSHf)	Clock ↑ to $\overline{\text{RFSH}}$ ↓ Delay	—	180	—	130	—	110
22	TdCr(RFSHr)	Clock ↑ to $\overline{\text{RFSH}}$ ↑ Delay	—	150	—	120	—	100
23	TdCf(RDr)	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	110	—	85	—	70
24	TdCr(RDf)	Clock ↑ to $\overline{\text{RD}}$ ↓ Delay	—	100	—	85	—	70
25	TsD(Cf)	Data Setup to Clock ↓ during M_2, M_3, M_4 or M_5 Cycles	60	—	50	—	40	—
26	TdA(IORQf)	Address Stable prior to $\overline{\text{IORQ}}$ ↓	320*	—	180*	—	110*	—
27	TdCr(IORQf)	Clock ↑ to $\overline{\text{IORQ}}$ ↓ Delay	—	90	—	75	—	65
28	TdCf(IORQr)	Clock ↓ to $\overline{\text{IORQ}}$ ↑ Delay	—	110	—	85	—	70
29	TdD(WRf)	Data Stable prior to $\overline{\text{WR}}$ ↓	190*	—	80*	—	25*	—
30	TdCf(WRf)	Clock ↓ to $\overline{\text{WR}}$ ↓ Delay	—	90	—	80	—	70
31	TwWR	$\overline{\text{WR}}$ Pulse Width	360*	—	220*	—	135*	—
32	TdCf(WRr)	Clock ↓ to $\overline{\text{WR}}$ ↑ Delay	—	100	—	80	—	70
33	TdD(WRf)	Data Stable prior to $\overline{\text{WR}}$ ↓	20*	—	-10*	—	-55*	—
34	TdCr(WRf)	Clock ↑ to $\overline{\text{WR}}$ ↓ Delay	—	80	—	65	—	60
35	TdWRr(D)	Data Stable from $\overline{\text{WR}}$ ↑	120*	—	60*	—	30*	—
36	TdCf(HALT)	Clock ↓ to $\overline{\text{HALT}}$ ↑ or ↓	—	300	—	300	—	260
37	TwNMI	$\overline{\text{NMI}}$ Pulse Width	80	—	80	—	70	—
38	TsBUSREQ(Cr)	$\overline{\text{BUSREQ}}$ Setup Time to Clock ↑	80	—	50	—	50	—

*For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

Z80 CPU

**AC
Charac-
teristics**

(Continued)

Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock 1	0	—	0	—	0	—
40	TdCr(BUSACKf)	Clock 1 to BUSACK 1 Delay	—	120	—	100	—	90
41	TdCh(BUSACKr)	Clock 1 to BUSACK 1 Delay	—	110	—	100	—	90
42	TdCr(Dz)	Clock 1 to Data Float Delay	—	90	—	90	—	80
43	TdCr(CTz)	Clock 1 to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	—	110	—	80	—	70
44	TdCr(Az)	Clock 1 to Address Float Delay	—	110	—	90	—	80
45	TdCTr(A)	Address Stable after MREQ 1, IORQ 1, RD 1, and WR 1	160*	—	80*	—	35*	—
46	TsRESET(Cr)	RESET to Clock 1 Setup Time	90	—	60	—	60	—
47	ThRESET(Cr)	RESET to Clock 1 Hold Time	—	0	—	0	—	0
48	TsINT(Cr)	INT to Clock 1 Setup Time	80	—	80	—	70	—
49	ThINTr(Cr)	INT to Clock 1 Hold Time	—	0	—	0	—	0
50	TdMh(IORQf)	M 1 to IORQ 1 Delay	920*	—	565*	—	365*	—
51	TdCh(IORQf)	Clock 1 to IORQ 1 Delay	—	110	—	85	—	70
52	TdCh(IORQr)	Clock 1 to IORQ 1 Delay	—	100	—	85	—	70
53	TdCh(D)	Clock 1 to Data Valid Delay	—	230	—	150	—	130

*For clock periods other than the maximums shown in the table, calculate parameters using the following expressions. Calculated values above assumed Tr = TIC = 20 ns.

Footnotes to AC Characteristics

Number	Symbol	Z80	Z80A	Z80B
1	TeC	$TwCh + TwCl + TrC + TIC$	$TwCh + TwCl + TrC + TIC$	$TwCh + TwCl + TrC + TIC$
2	TwCh	Although static by design, TwCh of greater than 200 μ s is not guaranteed	Although static by design, TwCh of greater than 200 μ s is not guaranteed	Although static by design, TwCh of greater than 200 μ s is not guaranteed
7	TdA(MREQf)	$TwCh + TIC - 75$	$TwCh + TIC - 65$	$TwCh + TIC - 50$
10	TwMREQh	$TwCh + TIC - 30$	$TwCh + TIC - 20$	$TwCh + TIC - 20$
11	TwMREQl	TeC - 40	TeC - 30	TeC - 30
26	TdA(IORQf)	TeC - 80	TeC - 70	TeC - 55
29	TdD(WRf)	TeC - 210	TeC - 170	TeC - 140
31	TwWR	TeC - 40	TeC - 30	TeC - 30
33	TdD(WRf)	$TwCl + TrC - 180$	$TwCl + TrC - 140$	$TwCl + TrC - 140$
35	TdWRr(D)	$TwCl + TrC - 80$	$TwCl + TrC - 70$	$TwCl + TrC - 55$
45	TdCTr(A)	$TwCl + TrC - 40$	$TwCl + TrC - 50$	$TwCl + TrC - 50$
50	TdMh(IORQf)	$2TeC + TwCh + TIC - 80$	$2TeC + TwCh + TIC - 65$	$2TeC + TwCh + TIC - 50$

AC Test Conditions: $V_{OH} = 2.0$ V
 $V_{IH} = 2.0$ V $V_{OL} = 0.8$ V
 $V_{IL} = 0.8$ V $FLOAT = \pm 0.5$ V
 $V_{IHC} = V_{CC} - 0.6$ V
 $V_{ILC} = 0.45$ V

Absolute Maximum Ratings

Storage Temperature -65°C to +150°C
 Temperature under Bias Specified operating range
 Voltages on all inputs and outputs with respect to ground . . -0.3 V to +7 V
 Power Dissipation 1.5 W


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

All ac parameters assume a load capacitance of 50 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



DC Characteristics

Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
V _{IHC}	Clock Input High Voltage	V _{CC} - .6	V _{CC} + .3	V	
V _{IL}	Input Low Voltage	-0.3	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC}	V	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 1.8 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -250 μA
I _{CC}	Power Supply Current				
	Z80		150 ¹	mA	
	Z80A		200 ²	mA	
	Z80B		200	mA	
I _{LI}	Input Leakage Current		10	μA	V _{IN} = 0 to V _{CC}
I _{LEAK}	3-State Output Leakage Current in Float	-10	10 ³	μA	V _{OUT} = 0.4 to V _{CC}

1. For military grade parts, I_{CC} is 200 mA.
 2. Typical rate for Z80A is 90 mA.
 3. A15-A0, D7-D0, MREQ, IORQ, RD, and WR.

Capacitance

Symbol	Parameter	Min	Max	Unit	Note
C _{CLOCK}	Clock Capacitance		35	pF	
C _{IN}	Input Capacitance		5	pF	Unmeasured pins returned to ground
C _{OUT}	Output Capacitance		10	pF	

T_A = 25°C, f = 1 MHz

Z80 CPU

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8400	CE	2.5 MHz	Z80 CPU (40-pin)	Z8400A	DE	4.0 MHz	Z80A CPU (40-pin)
	Z8400	CM	2.5 MHz	Same as above	Z8400A	DS	4.0 MHz	Same as above
	Z8400	CMB	2.5 MHz	Same as above	Z8400A	PE	4.0 MHz	Same as above
	Z8400	CS	2.5 MHz	Same as above	Z8400A	PS	4.0 MHz	Same as above
	Z8400	DE	2.5 MHz	Same as above	Z8400B	CE	6.0 MHz	Z80B CPU (40-pin)
	Z8400	DS	2.5 MHz	Same as above	Z8400B	CM	6.0 MHz	Same as above
	Z8400	PE	2.5 MHz	Same as above	Z8400B	CMB	6.0 MHz	Same as above
	Z8400	PS	2.5 MHz	Same as above	Z8400B	CS	6.0 MHz	Same as above
	Z8400A	CE	4.0 MHz	Z80A CPU (40-pin)	Z8400B	DE	6.0 MHz	Same as above
	Z8400A	CM	4.0 MHz	Same as above	Z8400B	DS	6.0 MHz	Same as above
	Z8400A	CMB	4.0 MHz	Same as above	Z8400B	PE	6.0 MHz	Same as above
	Z8400A	CS	4.0 MHz	Same as above	Z8400B	PS	6.0 MHz	Same as above

NOTES: C = Ceramic, D = Cerdip, P = Plastic, E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.