



KEY FOR 680b SYSTEM DIAGRAM





680b SYSTEM DIAGRAM

MPU	Microprocessing Unit
F.P. CONT. & DISPLAY	Front Panel Control & Display
ACIA	Asynchronous Communication Interface Adapter
DBE	Data Bus Enable
BA	Bus Available
RES	Reset
HALT	Halt
R/W	Read - Write
R/W-P	Read - Write Prime
DEP	Deposit
A0 - A15	Address Zero to Address Fifteen
D0 - D7	Data Zero to Data Seven
CS	Chip Select
IRQ	Interrupt Request
E	Enable
RS	Register Select
Rx	Receive
Tx	Transmit
CLK	Clock




DATE		DESCRIPTION		DATE	BY
680 COMPUTER SCHEMATIC					
DESIGNED BY	DATE	CHECKED BY	DATE		
ACR	5-4-76				
680-101 SH 1 OF 4					





DATE		REV		DESCRIPTION		DATE		BY	
Intel Inc. 680 COMPUTER SCHEMATIC DRAWN BY: AGR DATE: 5-19-76 CHECKED BY: DATE: DESIGNED BY: DATE: APPROVED BY: DATE: PART NO: 680-101 SHEET 3 OF 4									



REF	TYPE	VCC	GND
A,B,C,D,I	74LS05	14	7
H/I3, E/I3 F/I3, G/I3	4009 OR 4049	16	8
J/11, 12, 13	74L00	14	7
K/11, 12 L/3, 4, 11, 12	74L123	16	8

680 DISPLAY SCHEMATIC
 DATE: 5-22-76
 A.C.R.

DATE	DESCRIPTION	DATE	BY

680-100
 SHT40F4
 (Sheet 1 of 4)