ALTAIR 8800 -----

MANUAL & SCHEMATICS --

TABLE OF CONTENTS

the state of the s

INTRODUCTION
CPU BOARD OPERATION
DISPLAY/CONTROL BOARD OPERATION 5
1K STATIC MEMORY BOARD OPERATION
POWER SUPPLY OPERATION9
8800 SYSTEM BUS STRUCTURE 10
SCHEMATICS

© MITS, Inc., 1975 PRINTED IN U.S.A.



INTRODUCTION

The ALTAIR 8800 computer system is designed around Intel's 8080 microprocessor. The Intel 8080 is a complete central processing unit (CPU) on a single LSI chip using n-channel silicon gate MOS technology. This chip uses a separate 16-line address and 8-line bidirectional data bus configuration to greatly simplify design.

The ALTAIR 8800 uses a 100 line bus structure for data transfer between the CPU and memory or I/O devices. This bus structure contains all of the data and address lines, along with the unregulated supply voltages and all control and status signal lines. Cards other than the CPU will have control of the bus only when addressed by the CPU.

The schematic diagrams for the ALTAIR system are located at the end of this section. Specific schematics will be referred to in each particular section of the theory of operation.

On the schematics for each particular board components are identified by letters for the integrated circuits (A, B, C, etc.), and letters and numbers for the resistors and capacitors (R1, R2, C1, C2, etc.). Specific pins on the IC's are identified by numbers external to the symbol for that particular IC. The boxed numbers next to signal lines with arrows that exit or enter a given schematic refer to the bus number for those signals. Other notations on the schematics are self-explanatory.

CPU BOARD OPERATION

The 8800 CPU Board is the "heart" of the ALTAIR system. This board contains the 8080 microprocessor chip, bus drivers, the system clock, miscellaneous gating logic and the system status latch.

Refer to the following schematics for the CPU Board operation: 880-101, 880-103.

BUS DRIVERS

All signals entering or leaving the CPU Board are buffered using 8T97 tristate drivers. These signals include: 16 address lines through IC's B, C and 4 gates of D; 8 data output lines through IC E and 2 gates of D; 8 data input lines through IC F and 2 gates of H.

The terms "in" and "out" are always defined with respect to the processor. Note that the 8080 bidirectional bus is split at the processor into an input and an output data bus.

The address and data out drivers (IC's B, C, D and E) can be disabled using the \overline{ADDR} \overline{DSBL} and \overline{DO} \overline{DSBL} bus signals through 2 of the gates of IC M. The data in drivers (IC F and 2 gates of H) are enabled under control of the processor through one gate of IC R, etc. (see schematic).

The 8 status output signals are buffered using 8T97's (4 gates of G and 4 gates of H). These signals are SINTA, SWO, SSTACK, SHLTA, SOUT, SMI, SINP, and SMEMR. The STATUS DSBL signal can be used to disable these outputs.

The 6 command/control output signals are also buffered using an 8T97 (IC J). These signals are SYNC, DBIN, WAIT, WR, HLDA, and INTE. The $\overline{\text{C/C DSBL}}$ signal can be used to disable these outputs.

The 4 command/control input signals (READY, HOLD, INT and RESET) are buffered using 4 gates of the 8T97 IC I. Note that the PRDY and \overline{PHOLD} signals are synchronized to the leading edge of the $\overline{Q}2$ clock. This is required since the transition of either of these signals during the second half of $\overline{Q}2$ will cause the processor to enter an undefined state.

SYSTEM CLOCK

The ALTAIR 8800 system clock employs a standard ITL oscillator (IC P) with a 2.000 MHz crystal as the feedback element. The correct pulse widths and separations for the two phases are obtained using the dual single-shots (IC Q) and the delay circuit (R43 and C6). The 8080 processor requires a 12 volt swing on the clock. This is accomplished using a 7406 driver (IC N). TTL clock levels are sent to the system bus using 8T97 drivers (2 gates of IC I). The $\overline{\text{CLOC}}$ signal is sent to the system bus through one gate of the 8T97 IC G.

GATING LOGIC

The only external gating logic on the CPU Board consists of IC O (3 gates) and IC R (1 gate). If we define the output on IC O pin 13 to be G1 ENB (Data Input Enable), them:

G1 ENB = (DBIN + HLDA) • (RUN + SS) *

Further, if we define \Im ! DSB = $\overline{\text{GI ENB}}$; then the output of IC R pin 8, which is the disable input for the input data drivers, is:

DI DSB = G7 DSB + SSW DSB

G1 DSB, as can be seen from the schematic, is a processor generated signal. When the 8080 is ready for input data, it will allow G1 DSB to go low thus enabling the input data drivers.

 $\overline{\text{SSW DSB}}$ is a signal generated on the Display/Control Board. This signal is used to disable the input data drivers when an input from the sense switches (device address 3778) takes place.** This is necessary since the sense switch inputs are tied directly to the bidirectional data bus at the processor.

SYSTEM STATUS LATCH

The system status latch consists of IC K (8212). At the start of each machine cycle the processor places the system status on the bidirectional data bus. When SYNC and Q1 are coincident, this data is latched by IC K and remains latched for the remainder of the machine cycle.

^{*}In these notations, + means or, and • means and.

^{**}This address is listed in octal format. It is the same as the decimal address "255" listed in the assembly manual.

DISPLAY/CONTROL BOARD OPERATION

The 8800 Display/Control Board provides the operator with RUN/STOP and Single Step control of the processor. It also allows him to examine and modify the contents of any location in memory using the front panel switches.

Refer to the following schematics for the Display/Control Board operation: $880-104,\ 880-105$ and 880-106.

The primary function of the D/C Board is controlling the ready line (PRDY), or a combination of the PRDY and the bidirectional data bus, to allow the above functions to be performed. Control of the PRDY line is exercised at IC 0 (7430). The output of IC 0 pin 8 (PRDY) logically appears:

PRDY = RUN + \$\$ + EXM + EXM NXT *

For the ready line to be released one of these inputs to IC 0 must go high. The circuitry preceding IC 0 will insure that only one of these signals is high at any given time.

RUN/STOP

The RUN/STOP circuit consists of an R-S flip-flop and gating to establish the stop condition. The RUN/STOP flip-flop exercises control over PRDY as described above through its Q output. The gating insures that a STOP will occur when DO5, Q2 and PSYNC are true and the STOP switch is depressed.

\$\$

The Single Step circuit consists of a dual single shot (IC M) for debounce and the SGL STP flip-flop (R-S type). When the machine is in a stopped mode, depressing the SS switch will set the SGL STP flip-flop. (The machine must be stopped for any of the front panel switches except RESET to be active.) This allows PRDY to go high. The machine will execute one machine cycle and PSYNC, on the next cycle, will reset the SGL STP flip-flop. This will pull PRDY low, stopping the machine.

EXM

The Examine circuit consists of a dual single shot (IC L) for debounce, a 2-bit counter (IC J), the top 3 sets of 7405's on schematic 880--106 (IC's A, B, C and 2 gates of D), and some gating.

* In this notation, + means or.

When the Examine switch is depressed the counter (IC J) is started. On the first count, a jump instruction (JMP 303) is strobed directly onto the bidirectional data bus at the processor. This is accomplished by enabling 2 gates of IC C and 2 gates of IC D through the output pin 6 of one gate of IC T. These open collecter gates then pull down data lines D2, D3, D4 and D5. This puts a 303 on the data bus, which is the code for a JMP.

On the second count, the settings of switches SA 0 through SA 7 are strobed onto the data bus in a similar manner to the JMP instruction through IC A and 2 gates of B. This provides the first byte of the JMP address.

The third count strobes the settings for switches SA 8 through SA 15 onto the bus. This provides the second byte of the JMP address. The processor will then execute the JMP to the location set on the switches SA 0 through SA 15, allowing the examination of the contents of that particular memory location.

The fourth count resets the counter and pulls the EXM line low, which in turn pulls PRDY low and stops the processor.

EXM NXT

Examine Next operates in the same manner as Examine, except a NOP is strobed onto the data lines through 4 gates of IC D and 4 gates of IC E. This causes the processor to step the program counter.

DEP

The Deposit circuit places a write pulse on the MWRITE line and enables the switches SA O through SA 7. This causes the contents of these eight switches to be stored in the memory location currently addressed.

DEP NXT

The Deposit Next circuit simply causes a sequential operation of the ${\sf EXM}$ NXT and the DEP circuits.

1K STATIC MEMORY BOARD OPERATION

The $8800~\rm 1K$ Static Memory Board is designed around the Intel $8101~256~\rm K$ 4 bit static RAM. Two of these RAM's provide 256~8-bit bytes of memory. The board may be configured with a minimum of two 8101's ($256~\rm bytes$) and may be expanded in increments of $256~\rm bytes$ by adding pairs of 8101's up to $1024~\rm bytes$.

In addition to the RAM's, the board includes 4 circuit units: Address Decoding, Processor Slow Down Circuit, Memory Protect Circuit and Buffers and Buffer Disabling Gating.

Refer to the following schematics for the 1K Static Memory Board operation: $880\mbox{-}107~\&~880\mbox{-}108.$

ADDRESS DECODING

The address decoding circuitry is in the lower left corner of schematic 880-107. Address bits AlO through Al5 are used to select a particular lK of memory, using IC A and IC B. By patching the inputs of IC B to either the "l" or "0" address inputs for AlO through Al5 a board can be assigned any address for a lK block from 0 to 63.

Address bits A9 and A8 are used to select a particular 256 bytes within the 1K on the board. The gating (IC D, IC F, 2 gates of IC C and 4 gates of IC E) forms a standard 2 to 4 line decoder.

PROCESSOR SLOW DOWN CIRCUIT

Since the 8101 RAM's require 850 nanoseconds for stable data on a read output, it is necessary to insert 2 wait cycles (lus) when the processor reads data from memory.

This is accomplished by IC K, 2 gates of IC N and 1 gate of IC C. This circuit causes the output from pin 8 of IC K to go low for approximately 2 clock cycles starting with PSYNC. If the 1K card has been addressed, and the processor is in a memory read cycle, two of the drivers of IC H will be enabled. This will transmit the low from IC K pin 8 to PRDY on the bus; which will in turn cause the processor to wait for lus for the data from memory to stabilize.

MEMORY PROTECT CIRCUIT

The Memory Protect circuit consists of an R-S flip-flop (IC L) which can be set or reset by the PROT and UNPROT lines from the system bus when the card is addressed (CE is true).

When the flip-flop is set the pin l1 output of IC N is disabled and MWRITE pulses from the bus cannot get to the 8101's. A status signal, \overline{PS} , is returned to the front panel display via the system bus to indicate when the protect flip-flop for a particular memory card is set.

BUFFERS

The output drivers on the 1K board are 8T97 tri-state drivers (IC's J & H). Gating for enabling and disabling these drivers is accomplished with IC G and 1 gate of IC C.

The logic for this is as follows: *

 $\overline{G2}$ = SINP + SOUT + \overline{CE}

OR

G2 = SINP • SOUT • CE

AND

 $\overline{G1} = \overline{SMEMR} + \overline{CE}$

OR

G1 = SMEMR ● CE

^{*} In this notation + means "or" and • means "and".

POWER SUPPLY OPERATION

The 8800 Power Supply provides two +8 and + & - 16 volts to the system bus and the display/control board. These voltages are unregulated until they reach the individual cards. Each separate card has all the necessary regulation for its own operation.

Refer to schematic 880-109 for the Power Supply operation.

Transformer TI provides +8 volts unregulated to the system bus. This voltage is rated at 8 Amps. All boards except the display/control board use this supply for their regulated +5 volts.

Transformer T2 provides two unregulated voltages; +8 volts rated at 1 $\,$ Amp for the display/control board, and +16 rated at .8 $\,$ Amps to the system bus.

Transformer T3 provides the -16 volt supply rated at .3 Amps to the system bus.

All of the AC and DC voltages are wired to a terminal block for distribution to the other boards.

8800 SYSTEM BUS STRUCTURE

The 8800 system bus structure consists of 100 lines. These are arranged 50 on each side of the plug-in boards. Refer to drawing # 880-110 for the following explanation.

The following general rules apply to the 8800 system bus:

 $\begin{array}{ll} {\sf SYMBOLS:} & {\sf "P"} \ prefix \ indicates \ a \ processor \ command/control \\ & signal \\ \end{array}$

"S" prefix indicates a processor status signal

LOADING: All inputs to a card will be loaded with a maximum of 1 TTL low power load.

LEVELS: All bus signals except the power supply are TTL

No.	SYMBOL	NAME	FUNCTION
ì	+8V	+8 volts	Unregulated input to 5v regulators
2	+16V	+16 volts	Positive unregulated voltage
3	XRDY	External Ready	For special applications: Pulling this line low will cause the processor to enter a WAIT state and allows the status of the normal Ready line (PRDY) to be examined
4	VIO	Vectored Interrupt Line #0	
5	VII	Vectored Interrupt Line #1	
6	VI2	Vectored Interrupt Line #2	
7	VI3	Vectored Interrupt Line #3	
8	V14	Vectored Interrupt Line #4	

<u>No.</u>	SYMBOL	NAME	FUNCTION
9	VI5	Vectored Interrupt Line #5	
10	A16	Vectored Interrupt Line #6	:
11	VI7	Vectored Interrupt Line #7	
12 to 17	TO BE DIFINED		
18	STA DSB	STATUS DISABLE	Allows the buffers for the 8 status lines to be tri-stated
19	C/C DSB	COMMAND/CONTROL DISABLE	Allows the buffers for the 6 output command/control lines to be tri-stated
 20	UNPROT	UNPROTECT	Input to the memory protect flip-flop on a given memory board
21	SS	SINGLE STEP	Indicates that the machine is in the process of performing a single step
22	ADD DSB	ADDRESS DISABLE	Allows the buffers for the 16 address lines to be tri-stated
23	DO DSB	DATA OUT DISABLE	Allows the buffers for the 8 data output lines to be tri-stated
24	Q 2	Phase 2 Clock	
25	9 1	Phase 1 Clock	
26	PHLDA		Processor command/control output signal which appears in response to the HOLD signal; indicates that the data and address bus will go to the high impedance state

No.	SYMBOL	<u>NAME</u>	FUNCTION
27	PWAIT	WAIT	Processor command/control output signal which acknowledges that the processor is in a WAIT state
28	PINTE	INTERRUFT ENABLE	Processor command/control output signal indicating interrupts are enabled: indicates the content of the CPU internal interrupt flipflop; F-F may be set or reset by EI and DI instruction and inhibits interrupts from being accepted by the CPU if it is reset
29	A5	Address Line #5	
30	A4	Address Line #4	
31	А3	Address Line #3	
32	A15	Address Line #15	
33	A12	Address Line #12	
34	А9	Address Line #9	
35	D01	Data Out Line #1	
36	D00	Data Out Line #0	
37	A10	Address Line #10	
38	D04	Data Out Line #4	
39	D05	Data Out Line #5	
40	D06	Data Out Line #6	
41	DI2	Data In Line #2	
42	DI3	Data In Line #3	
43	D17	Data In Line #7	


	No.	SYMBOL	NAME	FUNCTION
	44	SM1	MI	Status output signal that indicates that the processor is in the fetch cycle for the first byte of an instruction
	45	SOUT	OUT	Status output signal which in- dicates that the address bus con- tains the address of an output device and the data bus will con- tain the output data when PWR is active
	46	SINP	INP	Status output signal which in- dicates that the address bus con- tains the address of an input device and the input data should be placed on the data bus when PDBIN is active
	47	SMEMR	MEMR	Status output signal which in- dicates that the data bus will be used for memory read data
	48	SHLTA	HLTA	Status output signal which acknowledges a HALT instruction
	49	CLOCK	CLOCK	Inverted output of the 2MHz oscillator that generates the 2 phase clock
	50	GND	GROUND	
	51	+8V	+8 volts	Unregulated input to 5v regulators
	52	-16V	-16 volts	Negative unregulated voltage
	53	SSW DSB	SENSE SWITCH DISABLE	Disables the data input buffers so the input from the sense switches may be strobed onto the bidirec- tional data bus right at the pro- cessor
,	54	EXT CLR	EXTERNAL CLEAR	Clear signal for I/O devices (front panel switch closure to ground)


<u>No.</u>	SYMBOL	NAME	FUNCTION
55 to 67	TO BE DEFINED		
6 8	MWRT	MEMORY WRITE	Indicates that the current data on the Data Out Bus is to be written into the memory location currently on the address bus
69	PS	PROTECT STATUS	Indicates the status of the memory protect flip-flop on the memory board currently addressed
70	PROT	PROTECT	Input to the memory protect flip- flop on the memory board currently addressed
71	RUN	RUN	Indicates that the RUN/STOP flip-flop is Reset
7 2	PRDY	READY	Processor command/control input that controls the run state of the processor; if the line is pulled low the processor will enter a wait state until the line is released
73	PINT	INTERRUPT REQUEST	The processor recognizes an inter- rupt request on this line at the end of the current instruction or while halted. If the processor is in the HOLD state or the Interrupt Enable flip-flop is reset, it will not honor the request.
74	PHOLD	HOLD	Processor command/control input signal which requests the processor to enter the HOLD state; allows an external device to gain control of address and data buses as soon as the processor has completed its use of these buses for the current machine cycle


BUS		

	No.	SYMBOL	<u>NAME</u>	FUNCTION
	75	PRESET	RESET	Processor command/control input; while activated the content of the program counter is cleared and the instruction register is set to 0
	76	PSYNC	SYNC	Processor command/control output provides a signal to indicate the beginning of each machine cycle
	77	PWR	WRITE	Processor command/control output used for memory write or I/O output control: data on the data bus is stable while the PWR is active
	78	PDBIN	DATA BUS IN	Processor command/control output signal indicates to external cir- cuits that the data bus is in the input mode
<u>.</u>	79	AO	Address Line #0	
	80	A1	Address Line #1	
	81	A2	Address Line #2	
	82	A6	Address Line #6	
	83	A7	Address Line #7	
	84	A8	Address Line #8	
	85	A13	Address Line #13	
	86	A14	Address Line #14	
	87	A11	Address Line #11	
	88	D 0 2	Data Out Line #2	
	89	D03	Data Out Line #3	
	90	D07	Data Out Line #7	
	91	D14	Data In Line #4	


No.	SYMBOL	<u>NAME</u>	FUNCTION
92	D15	Data In Line #5	
93	D16	Data In Line #6	
94	DII	Data In Line #1	
95	DIO	Data In Line #0	
96	SINTA	INTA	Status output signal to acknow- ledge signal for INTERRUPT re- quest
97	SWO	WO	Status output signal indicates that the operation in the cur- rent machine cycle will be a WRITE memory or output function
98	SSTACK	STACK	Status output signal indicates that the address bus holds the pushdown stack address from the Stack Pointer
99	POC	Power-On Clear	
100	GND	GROUND	











	:	
	:	
:		
	; ; ; ; ;	
		ميان سد ميايه وميدرون زماعة زاوندية















	·
	U










 	_
	ĺ
	1
	ļ
	1
	Ì
	1
	1
	- 1
	į
	J
	ļ
:	1
	Ý
	į
	ì
	ì
	í
	- 1
	1
	:









	:
	i
	:
	:
	:
	i :
	:
	:
	:
	!
	!
	:
	i
1	1




· · · · · · · · · · · · · · · · · · ·
:
:
;
· ·
;
•
· i





:
1
-
i
:
:
i
:
:
i .
: ;
: !
1
i
1 .
:
-
1 .




ŀ		
		r e
		•
		Ú
		U
		•
-	T.	








		:
		:
		:
		:
		:
		-
		:
		:
		-
		i :
		,
		:
		:
		:
		:
		:
		:
		. 1
		:
		:
		:






OCTAL PROGRAM SET 8800

	JRNS	STACK	INPUT	MACHINE	ADD PAIRS
RET RNZ	300 317	12E (1 909	EEE NI	HLT 166 NOP CCC	DAD B OLL
RZ RNC	320 370	14E WZ 909	TUTTUO ESE TUO	DI 363 EI 373	DAD H 051 DAD SP 071
RC RP0	330 340	205 B HZU9 225 C HZU9	8 ₂ XCHG 353	SHIFTS RLC 007	SET PAIRS STAX B DD2
RPE RP	350 360	24E H HZU9	XTHL 343 SPHL 371	RRC 017	SSO Q XATZ
RM	370		PCHL 353	RAR DE7	TDAX D 035

TUMBO	1	T		
JUMPS	CALLS	REGISTERS	ACCUMULATOR	LOAD IMMED PAIR
JMP 303	CALL 315	ADDR r 20S	ADI 306	TXI B COT
B2 <>	B ₂ < > B ₃ < > CNZ 304	ADC r 212	B2 <>	B= <>
83 < > JNZ 302	B ₃ <>	208 r 225	ACI 316	Ba <>
JNZ 302	CNZ 304	ZES 7 882	82 < >	Bg < >
B2 <>	B2 <>	ANA r 24S	ZNI 35P	82 <>
B3 <>	B3 <>	XRA r 25S	B2 <>	B3 <>
JZ 312	CZ 314	ORA r 26S	ZBI 33F	LXIH 041
B2 <>	B2 <>	CMP r 27S] B≥ < >	B2 <>
B3 <>	B3 <>	INCREMENT ±	ANI 346	Ba <>
JWC 355	CNC 324	INR r OS4	82 <>	LXI ZP OFT
B5 < >	B2 <>	DECREMENT	XRI 356	B2 <>
DC 335	B3 <>	DCR r 025	< > حB	Ba <>
JC335	CC 334	MOVES ↔	ORI 366	INCR PAIR
B2 < > B3 < > JP0 342	85 <>	MOV rire LDS	8≥ <>	INX B 003
B3 <>	B3 <>	ZQD r IVM	CPI 376	INX D 023
JPÖ 342	CP0 344	VALUES FOR	B2 < >	INX H 043
B ₂ < > B ₃ < > JPE 352	85 <>	S & D	DIRECT	EJO 92 XNI
B3 <>	B3 < > CPE 354	B = 0	240 ATS	DECR PAIR
JPE 352	CPĒ 354	(= J	B≥ <>	DCX B 073
B2 < >	B2 <>	D = 5	B3 < >	DCX D 033
-3	83 <>	E = 3	LDĀ 072	DCX H D53
	CP 364	H = 4	B2 < >	EFO 92 XOC
	B ₂ < >	L = 5	B ₃ < >	ZHLD 045
B ₃ <>	B ₂ < > B ₃ < > CM 374	M = F	DAA 047	B2 <>
JM 372 B⇒ < >	CM 374	A = 7	CMA 057	Bg <>
	82 <>		STC OF3	LHLD 052
B∃ < >	B3 · < >		CMC 077	B2 <>
			SAE TZR] 8
		<u> </u>] -



ALTAIR BBDD OPERATOR'S MANUAL

TABLE OF CONTENTS

PRINTED IN U.S.A.

6328 LINN, N.E., P.O. BOX 8636, ALBUQUERQUE, N.M. 87108 U.S.A. 505/265-7553

Remarkable advances in semiconductor technology have made possible the development of the ALTAIR 8800, the most economical computer ever and the first available in both kit and assembled form. The heart of the ALTAIR 8800 is Intel Corporation's Model 8080 Microcomputer, a complete Central Processing Unit on a single silicon chip. Fabricated with N-channel large scale integrated circuit (LSI) metal-oxide-semiconductor (MOS) technology, Intel's 8080 Microcomputer on a chip represents a major technological breakthrough.

This operating manual has been prepared to acquaint both the novice and the experienced computer user in the operation of the ALTAIR 8800. The computer has 78 machine language instructions and is capable of performing several important operations not normally available with conventional minicomputers. After reading this manual, even a novice will be able to load a program into the ALTAIR 8800.

Users of the ALTAIR 8800 include persons with a strong electronics background and little or no computer experience and persons with considerable programming experience and little or no electronics background. Accordingly, this manual has been prepared with all types of users in mind. Part I of the manual prepares the user for better understanding computer terminology, technology, and operation with an introduction to conventional and electronic logic, a description of several important number systems, a discussion of basic programming, and a discourse on computer languages.

Parts 2 and 3 in the manual describe the organization and operation of the ALTAIR~8800. Emphasis is placed on those portions of the computer most frequently utilized by the user. Finally, Part 4 of the manual presents a detailed listing of the ALTAIR~8800's 78 instructions. An Appendix condenses the instructions into a quick reference listing.

Even if you have little or no experience in computer operation and organization, a careful reading of this manual will prepare you for operating the ALTAIR 8800. As you gain experience with the machine, you will soon come to understand its truly incredible versatility and data processing capability. Don't be discouraged if the manual seems too complicated in places. Just remember that a computer does only what its programmer instructs it to do.

A. LOGIC

George Boole, a ninteenth century British mathematician, made a detailed study of the relationship between certain fundamental logical expressions and their arithmetic counterparts. Boole did not equate mathematics with logic, but he did show how any logical statement can be analyzed with simple arithmetic relationships. In 1847, Boole published a booklet entitled Mathematical Analysis of Logic and in 1854 he published a much more detailed work on the subject. To this day, all practical digital computers and many other electronic circuits are based upon the logic concepts explained by Boole.

Boole's system of logic, which is frequently called Boolean algebra, assumes that a logic condition or statement is either true or false. It cannot be both true and false, and it cannot be partially true or partially false. Fortunately, electronic circuits are admirably suited for this type of dual-state operation. If a circuit in the ON state is said to be true and a circuit in the OFF state is said to be false, an electronic analogy of a logical statement can be readily synthesized.

With this in mind, it is possible to devise electronic equivalents for the three basic logic statements: AND, OR and NOT. The AND statement is true if and only if either or all of its logic conditions are true. A NOT statement merely reverses the meaning of a logic statement so that a true statement is false and a false statement is true.

It's easy to generate a simple equivalent of these three logic statements by using on-off switches. A switch which is ON is said to be true while a switch which is OFF is said to be false. Since a switch which is OFF will not pass an electrical current, it can be assigned a numerical value of 0. Similarly, a switch which is ON does pass an electrical current and can be assigned a numerical value of 1.

We can now devise an electronic equivalent of the logical AND statement by examining the various permutations for a two condition AND statement:

CONDITIONS	CONCLUSION
(Inputs)	(Output)
1. True AND True	True
2. True AND False	False
3. False AND True	False
4. False AND False	False

CONDITIONS	CONCLUSION
(ON-OFF)	(OUTPUT)
1. — •) 	1
2	0
3	0
4	0

Similarly, the numerical equivalents of these permutations is:

CONDITIONS	CONCFRZION
(Inputs)	(Output)
1. 1 AND 1	. 1
2. 1 AND 0	0
3. 0 AND 1	0
4. O AND O	0

Digital design engineers refer to these table of permutations as $\frac{truth\ tables}{conditions}$. The truth table for the AND statement with two $\frac{truth\ tables}{conditions}$ is usually presented thusly:

A	В	оит
7	1	1
0	1	0
1	0	0
0	0	0

FIGURE 1-1. AND Function Truth Table

It is now possible to derive the truth tables for the OR and NOT statements, and each is shown in Figures 1-2 and 1-3 respectively.

Α	В	ОИТ
1	1	1
0	1	ו
1	0	1
0	0	0

FIGURE 1-2. OR Function Truth Table

Α	OUT
1	0
0	1

FIGURE 1-3. NOT Function Truth Table

B. ELECTRONIC LOGIC

All three of the basic logic functions can be implemented by relatively simple transistor circuits. By convention, each circuit has been assigned a symbol to assist in designing logic systems. The three symbols along with their respective truth tables are shown in Figure 1-4.




FIGURE 1-4. The Three Main Logic Symbols

The three basic logic circuits can be combined with one another to produce still more logic statement analogies. Two of these circuit combinations are used so frequently that they are considered basic logic circuits and have been assigned their own logic symbols and truth tables. These circuits are the NAND (NOT-AND) and the NOR (NOT-OR). Figure 1-5 shows the logic symbols and truth tables for these circuits.

A	NAN	• ООТ	A —	A NOR OUT		
Α	В	OUT	А	B	OUT	
0	0	1	Ö	ō	1	
0	1	1	Ď	ĩ	Ó	
1	0	1	ĭ	ò	ŏ	
1	1	0	Ť	1	ň	

FIGURE 1-5. The NAND and NOR Circuits

Three or more logic circuits make a logic system. One of the most basic logic systems is the EXCLUSIVE-OR circuit shown in Figure 1-6.




FIGURE 1-6. The EXCLUSIVE-OR Circuit

The EXCLUSIVE-OR circuit can be used to implement logical functions, but it can also be used to add two input conditions. Since electronic logic circuits utilize only two numerical units, 0 and 1, they are compatible with the binary number system, a number system which has only two digits. For this reason, the EXCLUSIVE-OR circuit is often called a binary adder.

Various combinations of logic circuits can be used to implement numerous electronic functions. For example, two NAND circuits can be connected to form a bistable circuit called a flip-flop. Since the flip-flop changes state only when an incoming signal in the form of a pulse arrives, it acts as a short term memory element. Several flip-flops can be cascaded together to form electronic counters and memory registers.

Other logic circuits can be connected together to form monostable and astable circuits. Monostable circuits occupy one of two states unless an incoming pulse is received. They then occupy an opposite state for a brief time and then resume their normal state. Astable circuits continually switch back and forth between two states.

C. NUMBER SYSTEMS

Probably because he found it convenient to count with his fingers, early man devised a number system which consisted of ten digits. Number systems, however, can be based on any number of digits. As we have already seen, dual-state electronic circuits are highly compatible with a two digit number system, and its digits are termed bits (binary digits). Systems based upon eight and sixteen are also compatible with complex electronic logic systems such as computers since they provide a convenient shorthand method for expressing lengthy binary numbers.

D. THE BINARY SYSTEM

Like virtually all digital computers, the ALTAIR 8800 performs nearly all operations in binary. A typical binary number processed by the computer incorporates 8-bits and may appear as: 10111010. A fixed length binary number such as this is usually called a word or byte, and computers are usually designed to process and store a fixed number of words (or bytes).

A binary word like 10111010 appears totally meaningless to the novice. But since binary utilizes only two digits (bits), it is actually much simpler than the familiar and traditional decimal system. To see why, let's derive the binary equivalents for the decimal numbers from 0 to 20. We will do this by simply adding 1 to each successive number until all the numbers have been derived. Counting in any number system is governed by one basic rule: Record successive digits for each count in a column. When the total number of available digits has been used, begin a new column to the left of the first and resume counting.

Counting from 0 to 20 in binary is very easy since there are only two digits (bits). The binary equivalent of the decimal 0 is 0. Similarly, the binary equivalent of the decimal 1 is 1. Since both available bits have now been used, the binary count must incorporate a new column to form the binary equivalent for the decimal 2. The result is 10. (Incidentally, ignore any resemblance between binary and decimal numbers. Binary 10 is not decimal 10!) The binary equivalent of the decimal number 3 is 11. Both bits have been used again, so a third column must be started to obtain the binary equivalent for the decimal number 4 (100). You should now be able to continue counting and derive all the remaining binary equivalents for the decimal numbers 0 to 20:

DECIMAL	BINARY		
0	0		
1	1		
2	10		
3	11		

DECIMAL	BINARY
4	100
5.	101
6	110
7	111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111
16	10000
17	10001
18	10010
19	10011
20	10100

A simple procedure can be used to convert a binary number into its decimal equivalent. Each bit in a binary number indicates by which power of two the number is to be raised. The sum of the powers of two gives the decimal equivalent for the number. For example, consider the binary number 10011:

$$10011 = [(1x2^4) + (0x2^3) + (0x2^2) + (1x2^1) + (1x2^0)]$$
$$= [(16) + (0) + (0) + (2) + (1)]$$

= 19

E. THE OCTAL SYSTEM

Since the binary system has only two bits, it doesn't take long to accumulate a long string of Os and Is. For example, a six-digit decimal number requires 19 bits.

Lengthy binary numbers can be simplified by dividing them into groups of three bits and assigning a decimal equivalent to each 3-bit group. Since the highest 3-bit binary number corresponds to the decimal 7, eight combinations of 0s and Is are possible (0-7).

The basic ALTAIR 8800 accepts a binary input, and any binary number loaded into the machine can be simplified into octal format. Of course the octal numbers must be changed back to binary for entry into the computer, but since only eight bit patterns are involved the procedure is both simple and fast. A typical binary instruction for the ALTAIR 8800 is: 11101010. This instruction can be converted to octal by first dividing the number into groups of three bits beginning with the least significant bit: 11 101 010. Next, assign the decimal equivalent to each of the three bit patterns:

11 101 010 3 5 2

Therefore, 11 101 010 in binary corresponds to 352 in octal. To permit rapid binary to octal conversion throughout the remainder of this manual, most binary numbers will be presented as groups of three bits.

F. COMPUTER PROGRAMMING

As will become apparent in Part 2, the Central Processing Unit (CPU) of a computer is essentially a network of logic circuits and systems whose interconnections or organization can be changed by the user. The computer can therefore be thought of as a piece of variable hardware. Implementation of variations in a computer's hardware is achieved with a set of programmed instructions called software.

The software instructions for the ALTAIR 8800 must be loaded into the machine in the form of sequential 8-bit words called machine language. This and other more advanced computer languages will be discussed later.

The basics of computer programming are quite simple. In fact, often the most difficult part of programming is defining the problem you wish to solve with the computer. Below are listed the three main steps in generating a program:

- 1. Defining the Problem
- 2. Establishing an Approach
- 3. Writing the Program

Once the problem has been defined, an approach to its solution can be developed. This step is simplified by making a diagram which shows the orderly, step-by-step solution of the problem. Such a diagram is called a <u>flow diagram</u>. After a flow diagram has been made, the various steps can be translated into the computer's language. This is the easiest of the three steps since all you need is a general understanding of the instructions and a list showing each instruction and its machine language equivalent.


The ALTAIR 8800 has an extensive programming capability. For example, a program can cause data to be transferred between the computer's memory and the CPU. The program can even cause the computer to make logical decisions. For example, if a specified condition is met, the computer can jump from one place in the program to any other place and continue program execution at the new place. Frequently used special purpose programs can be stored in the computer's memory for later retrieval and use by the main program. Such a special purpose program is called a

subroutine. The $\it ALTAIR~8800$ instructions are described in detail in Part 4 of this manual.

G. A SIMPLE PROGRAM

Assume you wish to use the ALTAIR 8800 to add two numbers located at two different memory locations and store the result elsewhere in the memory. Of course this is a very simple problem, but it can be used to illustrate several basic programming techniques. Here are the steps used in generating a program to solve this problem:


- l. Define the Problem--Add two numbers located in memory and store the result elsewhere in memory.
- 2. Establish an Approach--A flow diagram can now be generated:



1!

16

3. Write the Program--Translating the flow diagram into a language or format suitable for use by the computer may seem complicated at first. However, a general knowledge of the computer's organization and operation makes the job simple. In this case, the four part flow diagram translates into five separate instructions:



These instructions may seem meaningless now, but their meaning and application will become much clearer as you proceed through this manual. For example, the need for the extra instruction (MOV) will become more obvious after you learn that the computer must temporarily store the first number retrieved from memory in a special CPU memory called a register. The first number is stored in the register until it can be added to the second number.

H. COMPUTER LANGUAGES

The software for any computer must be entered into the machine in the form of binary words called machine language. Machine language programs are generally written with the help of mnemonics which correspond to the bit patterns for various instructions. For example, 10 000 111 is an add instruction for the $ALTAIR\ 8800$ and the corresponding mnemonic is ADD A. Obviously the mnemonic ADD A is much more convenient to remember than its corresponding machine language bit pattern.

Ultimately, however, the machine language bit pattern for each instruction must be entered into the computer one step at a time. Some instructions may require more than one binary word. For example, an ALTAIR~8800 instruction which references a memory address such as JMP requires one word for the actual instruction and two subsequent words for the memory address.

Machine language programs are normally entered into the ALTAIR~8800 by means of the front panel switches. A computer terminal can be used to send the mnemonics signal to the computer where it is converted into machine language by a special set of instructions (software) called an assembler.

Even more flexibility is offered by a highly complex software package called a <u>compiler</u> which converts higher order mnemonics into machine language. Higher order mnemonics are a type of computer language shorthand which automatically replace as many as a dozen or more machine language instructions with a single, easily recognized mnemonic. Advanced computer languages such as FORTRAN, BASIC, COBAL, and others make use of a compiler.

The higher computer languages provide a great deal of simplification when writing computer programs, particularly those that are lengthy. They are also very easy to remember. The potential versatility of machine language pro-

gramming should not be underestimated, however, and an excellent way to realize the full potential of a higher language is to learn to apply machine language.

PART 2 ORGANIZATION OF THE ALTAIR 8800

A block diagram showing the organization of the ALTAIR 8800 is shown in Figure 2-1. It is not necessary to understand the detailed electronic operation of each part of the computer to make effective use of the machine. However, a general understanding of each of the various operating sections is important.





FIGURE 2-1



A. CENTRAL PROCESSING UNIT (CPU)

The Central Processing Unit (CPU) performs all arithmetic calculations, makes all logical decisions, controls access to the computer by input and output devices, stores and retrieves data from the memory, and coordinates the orderly execution of a program. The CPU is quite literally the heart of the computer.

Of course it is important to remember that the CPU is only as intelligent as the programmer, for the CPU must be instructed in precise terms just how to perform a particular operation. But since the CPU in the $ALTAIR\ 8800$ can execute a complete instruction cycle in only 2 microseconds*, the computer can solve a highly complex problem in an incredibly brief time. In fact, the $ALTAIR\ 8800$ can execute a six instruction addition program approximately 30,000 times in one second.

The compact size and economy of the ALTAIR 8800 is in large part due to the CPU. Thanks to large scale integrated circuit techniques (LSI), the CPU used in the ALTAIR 8800 is fabricated on a tiny silicon chip having a surface area of only a fraction of an inch. This chip, the Intel 8080, is installed in a protective dual-in-line mounting package having 40 pins.

The CPU is by far the most complex portion of the <code>ALTAIR</code> 8800. A complete block diagram of the CPU is shown in Figure 2-2, and while it is not necessary to possess a detailed understanding of this diagram it is important to understand the role of some of the CPU's more important systems. The interrelationship of each of these systems and their contribution to the operation of the CPU will then become more obvious.


1. TIMING AND CONTROL--The timing and Control System receives timing signals from the clock and distributes them to the appropriate portions of the CPU in order to insure coordinated instruction execution. The Timing and Control System also activates several front panel status indicators (HOLD, WAIT, INTE, STACK, OUT, IN, INP, MI MENR, HLTA, WO, INT).

*A microsecond is one millionth of a second.

- 2. INSTRUCTION REGISTER--Binary machine language instructions are temporarily stored in the Instruction Register for decoding and execution by the CPU.
- 3. ARITHMETIC--The Arithmetic System performs both binary and decimal arithmetic. All arithmetic operations are performed by addition. Multiplication is implemented by repetitive addition. Subtraction and division are implemented by inverse addition.
- 4. WORKING REGISTERS—The CPU contains seven 8-bit Working Registers. The most important of these is the Accumulator, the register into which the results of many operations are eventually loaded. In addition to acting as a primary storage point for results of many program operations, numerous arithmetic and logical operations can be performed with the Accumulator and any specified register or memory address.

The six remaining registers, which are arranged in pairs to permit 16-bit operation when necessary, are "scratch-pad" registers. This simply means they are used to store temporary data or addresses on a regular basis and are available for numerous program operations.

Figure 2-3 shows the arrangement and classification of the seven Working Registers. The additional register adjacent to the Accumulator, the Status Bit Register, is a special purpose register used to store the status of certain operations.



*Status Bit Register (See Text)

FIGURE 2-3. The Working Registers

- a. Carry Bit--This bit is set to 1 if a carry has occurred. The Carry Bit is usually affected by such operations as addition, subtraction, rotation, and some logical decisions. The bit is set to 0 if no carry occurs.
- b. Auxiliary Carry Bit--If set to 1, this bit indicates a carry out of bit 3 of a result. O indicates no carry. This status bit is affected by only one instruction (DAA).
- c. Sign Bit--This bit is set to show the sign of a result. If set to 1, the result is minus; if set to 0 the result is plus. The Sign Bit reflects the condition of the most significant bit in the result (bit 7). This is because an 8-bit byte can contain up to the decimal equivalent of from -128 to +127 if the most significant bit is used to indicate the polarity of the result.
- d. Zero Bit--This bit is set to 1 if the result of certain instructions is zero and reset to 0 if the result is greater than zero.
- e. Parity Bit--Certain operations check the parity of the result. Parity indicates the odd or even status of the 1 bits in the result. Thus if there is an even number of 1 bits, the Parity Bit is set to 1, and if there is an odd number of 1 bits, the Parity Bit is set to 0.
- L. PROGRAM COUNTER--The Program Counter is a special 16-bit register which stores the address of the next program step to be executed. The Program Counter is automatically advanced to the next sequential program address upon completion of a step execution. Sometimes called the P-Counter, the Program Counter is directly accessible to the programmer via machine language instructions which implement JUMP, CALL, and RETURN instructions.
- 7. STACK POINTER--The Stack Pointer is another special l6-bit register. A section of memory reserved for the temporary storage of data or addresses is called the \underline{stack} .

Data can be pushed onto the stack for temporary storage and popped out of the stack via several instructions.

The Stack Pointer is used to store the contents of the Program Counter during the execution of subroutines. A RETURN instruction transfers the contents of the Stack Pointer to the Program Counter and sequential execution of the main program continues. The programmer selects the location of the stack in memory by loading the Stack Pointer with the desired memory address via a special instrution (LXI).

The interrelationship of the Working Registers, Program Counter, Stack Pointer, Arithmetic System, Instruction Register, and Timing and Control System should now be more meaningful. The Working Registers incorporate six scratch-pad registers and an Accumulator into which numerous operation results are temporarily stored. The Program Counter causes sequential execution of a program by keeping track of the memory address of the next instruction to be executed. The Timing and Control System supplies timing pulses which coordinate orderly program execution. The Stack Pointer is used for temporary storage of the data contained in any register pair. The Stack Pointer also saves the address in the Program Counter for retrieval after a subroutine has been executed. All these operations combine to provide an enormously flexible and versatile CPU.

B. MEMORY

Though the Working Registers, Program Counter, and Stack Pointer tertainly perform memory roles, the CPU does not contain memory as it is normally defined in a computer application. The primary memory in a computer is external to the CPU.

Simple programs can be implemented with a few dozen words of memory or even less, but more complex applications such as video processing require more memory. The $ALTAIR\ 8800$ is expandable to 65,536 8-bit words of memory.

Access to the memory is always controlled by the CPU.* 16 address lines called the Address Bus connect the CPU to the Memory. These lines permit the CPU to input or output data to or from any memory address. The addresses are specified by two 8-bit bytes. The CPU processes each address as two sequential (serial) cycles, each containing 8-parallel bits. Data stored in the Memory is exchanged between the Memory and CPU via 8 data lines called the Data Bus. This interconnection format permits parallel operation. Thus, when data is inputted or outputted in or from Memory by the CPU, it is transmitted as a complete 8-bit word.

The basic Memory in the *ALTAIR 8800* contains up to eight 256 x 4 bit random access memories (RAMs). However, any conventional memory can be used in the computer if input loading on the buss does not exceed 50 TTL loads and if the buss is driven by standard TTL loads.

*An exception to this is when the computer is connected to a Direct Memory Access Controller. DMA takes control of the address and data lines from the CPU for direct transfers of blocks of data. These transfers can take place internally (from one memory location to another) or externally (from memory to an external device).

C. CLOCK

Orderly execution of a program by the CPU is controlled by a 2-MHz crystal controlled clock. Crystal control is used to permit the clock to operate at the maximum permissible CPU speed. A clock without crystal regulation might occassionally speed up beyond the CPU's capability and program execution errors would result.

D. INPUT/OUTPUT

The ALTAIR 8800 can be interfaced with a great many external devices. Generally, these devices provide input information to the computer and accept output information from the computer. The CPU monitors the status of program execution and Input/Output devices and provides the necessary signals for servicing external devices. The programmer can instruct the CPU to either ignore or respond to interrupt signals provided by an external device. These interrupt signals, when accepted by the CPU, cause the program execution to be temporarily halted while the external device is serviced by the computer. When the external device has been serviced, the program resumes normal execution. The ALTAIR 8800 will service up to 256 Input and 256 Output devices.

This concludes the description of the organization of the ALTAIR 8800. The overall operation of the computer as a powerful and efficient data processing system will become more apparent in Part 3, a discussion of the operation of the ALTAIR 8800.

PART 3. OPERATION OF THE ALTAIR 8800

Access to the basic ALTAIR 8800 is achieved via the front panel, and at first glance the array of 25 toggle switches and 36 indicator and status LEDs may appear confusing. Actually, operation of the ALTAIR 8800 is very straightforward and most users learn to load a program into the machine and run it in less than an hour. If you are a typical user, you will spend far more time developing and writing programs than actually operating the machine.

This part of the *ALTAIR 8800* Operating Manual explains the purpose and application of the front panel switches and indicator and status LEDs. A sample program is then loaded into the machine and run. A detailed discussion of the role and efficient use of memory is included next. Finally, several operating hints which will help you edit and "debug" programs are included.

I/O PORT STRUCTURE AUGUST 1976

VDM-1

Memory Address CCOO (Hex) 146,000 (Octal)

Control Port C8 (Hex) 310 (Octal) 200 (Decimal)

CROMEMCO DAZ.

Ports: 0<u>16</u>, 0<u>17</u> (Octa1)

CCC (CROMEMCO)

Ports: <u>020</u>, <u>021</u>, <u>022</u> (0ctal)

SERIAL I/O (SINGLE CHANNEL)

Ports: <u>000</u>, <u>001</u> 110 Baud

SERIAL I/O (QUAL CHANNEL)

Ports: 010, 011, 012, 013

ACR

Ports: 006, 007 300 Baud

4P **I/**0


Ports: <u>040</u> to <u>057</u>

SINGLE P I/O -

Ports: <u>002</u>, <u>003</u>

D/A

Ports: <u>024</u>, <u>025</u>, <u>026</u>, <u>027</u>



PORTS AVAILABLE

004

005

014

015


030 - 037

060 - 277

301 - 377

CARD STRUCTURE AUGUST 1976

Number	Туре
1	1-SI/O
1	2-SI/O
1	1-P1/O
1	4 -PI/O
1	ACR
1	VDM-1
1	CDZ
1	D/A
7	4K RAM
1	CPV



Altair Software Library

#7-19-762

Author: Matthew Smith Length: 12 Lines (BASIC)

Title: Bases

Computer Notes August, 1976

Program Description

This sub-routine converts a number of said base (from 2 to 16) to its value in another base. It was designed to be used by BASIC programs such as Editors, Assemblers, Monitors or other machine language function programs. An example would be converting a decimal value obtained from the PEEK function to binary, octal, or hex for a memory dump program. Upon calling the BASES routine at line number 9000, the following variables must have been set up by the calling program:

- C\$ should contain the value to be converted. Note, this string must not contain trailing spaces.
- BT the base that the value in C\$ is to be converted to.
- BF the base that C\$ is before conversion.

The routine will use the following variables:

E, B\$, D\$, C\$, BT, BF, X, Y, F, D

In addition, 00, 01, 02 will be used to represent the values of 0, 1, and 2.

When returning from the routine, the following variables will be set:

- C\$ converted value (in BT's base) of old C\$.
- F C\$'s value in decimal.
- E error code. E= \emptyset means no error, E=1 means BF is not in the range of $\emptyset <=BF <=16$, E=2 means BT not of range $\emptyset <=BT <=16$, E=3 means digits of C\$ are not of base BF. For example C\$="1F5" and BF=8.
- *Note this routine works by converting C\$ from BF (base from) to decimal (value contained in F) to C\$ at BT (base to), so if a large value is being converted, round off errors (due to conversion to E notation at variable F) or overflow errors (at line 9070 when D is computed) are possible.

#7-19-762

9\$\$\$ E=\$:B\$="":D\$="\$123456789ABCDEF":BT=INT(BT):BF=INT(BF):01=1:0\$=\$:D=\$:02=2

9\$10 IFBF>LEN(D\$)ORBF<00THENE=1:RETURN

9026 IFBT>LEN(D\$)ORBT<00THENE=2:RETURN

9#5# FORY=OITOLEN(CS):FORX=0#TOBF-01

9\$4\$ IFMID\$(C\$,Y,01)=" "THENY=Y+01:GOTO9\$4\$

9050 IFMID\$(C\$,Y,O1)=MID\$(D\$,X+01,O1)THEN9070

9060 NEXT: E=3: RETURN

9676 D=D*BF+X:NEXTY:C\$="":F=D

9080 B\$=B\$+STR\$(INT((D/BT-INT(D/BT))*BT)):D=INT(D/BT):IFD>=01/BTTHEN9080


9696 FORX-LEN(B\$)T002STEP-02

91\$\$ IFMID\$(B\$, X, 01)=" " THENX=X-01:GOTO91\$\$


9110 C\$=C\$+MID\$(D\$, VAL(MID\$(B\$, x-01,02))+01,01):NEXT:RETURN

Page 2 of 2


																				:	
	(for PROM)		tstrap		scription)																
	12K Basic Load (for PRCM)	EXPLANATION	Beginning of tape bootstrap	037 for 8K Basic	(See elsewhere for de																
8800 CODIN-TORM	/	OCTAL CODE	041 256	057	061	022	000	333	900	017	330	333	200	275	310	055	167	300	351	003	000
=		ADDRESS (Octal)	000	200	003	004	900	900	007	010	011	012	013	01.4	015	910	017	020	021	022	023
		MNEMONIC		•									25								
,	•	TAG	3 Start						2.25	ĕĞ		77									




			8800 CODIN FORM		Pg. 2
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION	.
2 Start		024	333	Beginning of 256 Test	
	٠	025	007	(See elsewhere for description)	ļ
		920	376		
	-	027	256		1
		030	302		.]
		031	024		-
e di		032	000		1
86		033	202		
****		034	000		
-		035	000		
2		036	333	Beginning of serial output	
		037	. 000	(See elsewhere for description).	.
		040	346		
•		041	200		İ
		042	302		
		043	036		1
		044	000		
		045	012	Load A with M at B & C	:




Pg. 3			mlator		t			mulator) 100					
	EXPLANATION	Test for 377 Stop Code	Sub Immediate from accumulator	1's code (stop)	Jump if zero to 256 test			Otherwise, restore accumulator	and output data		Increment B.&.C	Jump to Serial output			Initialize B & C to 000 100		-	Jump to Serial Output		
8800 CODIN FORM	OCTAL CODE	000	326	377	312	024	000	012	323	100	003	303	. 920	000	100	100	000	303	036	
	ADDRESS	046	047	050	051	052	053	054	0.55	980	057	090	061	062	063	064	900	990	067	
	MNEMONIC					- :														
, .	TAG							4.1	स्ट		=	3			1 Start Here					




,			8800 CODIN -ORM		Pg. 4
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION	
		071	000		
	•	072	000		
		073	000		
	•	074	000		
		075	000		
		076	000		
2. d)		077	000		
Message Start?		100	114	(Odd Parity) L	01/001/100
		101	117	0	01/001/11i
,,		102	301	V	11/000/001
2		103	304	D	11/000/100
		104	240	Space	10/100/00
		105	124	Т	01/010/100
,		106	301	A	11/000/001
	-	107	320	Ь	11/010/000
		110	105	<u>μ</u>	01/000/101
		111	015	B	00/001/101
		112	007	Be11	
		113	012	form feed	eed




Jump if zero. If status of zero bit is 1, zero is present and jump to address occurs. Zero 10 = input device has sent data and bit is 1 if instruction result is zero, and 00/000/010 Ended against control channel. computer can now access it. (VLCT Loc 2/3) Load byte from I/O into accumulator. Jump to input start occurs if input Control immediate with accumulator 01 = output device ready Jump occurs if input not ready. And immediate with accumulator reset if greater than zero. Input to accumulator from I/O DIO and DI1 are status bits. Address of device follows I/O Data channel address EXPLANATION is not ready 8800 CODIN FORM OCTAL CODE VLCT I/O TEST PROGRAM 333 346 002 312 000 333 003 000 005 ADDRESS 10 0 9 М MNEMONIC ANI Ľ 12 K Test Result Input Start TAG Ready Test



Load accumulator direct with data at address below. Same as step 2, but output status is being tested Page 2 100/000/001 ended against accumulator. Load byte from I/O into accumulator And immediate with accumulator. Jump is back to output test if (Input stored in location 40) Output sent accumulaotr data I/O control channel address Store accumulator direct Jump if zero to address Output device address Jump to address below Storage location Storage address EXPLANATION not ready. 8800 CODING FORM OCTAL CODE 000 000 040 323 062 040 007 346 312 072 000 003 333 303 014 001 ADDRESS 12 13 15 16 20 23 25 26 1 14 17 21 22 24 27 30 MNEMONIC Jump STAANI ΕĐ Out Z JZOutput Finish Input Finish Output Start Output test Test Result Re-cycle




	-						**						
Page 7											·		
	EXPLANATION	Goes back to input start.											
8800 CODING FORM	OCTAL CODE	000	000	-									
	ADDRESS	31	32			- 1							
	MNEMONIC			-									
<u></u>	TAG	Command								•			




8800 CODING GORM	VLCT LOAD PROGRAM (LOAD STARTS FROM XXX XXX) (Device 2/3)	S OCTAL CODE EXPLANATION	041 Load register pair immediate 00 (rp) 0 001	In this case, register pair 10, or H and L.	Low byte goes in L, high byte in H.	XXX least significant bits (Address low)	XXX most significant bits (Address high)	333 Input loaded into accumulator;	002 control channel address of VLCT	346 And immediate with accumulator to	002 test status; 002 is the test	312 Jump on Zero. If accumulator	003 now zero, jump to address occurs.	000 2 Address bytes	333 Input loaded into accumulator. This	003 step is reached if input ready; data channel	167 MOV Contents from source register to	destination register w/o changing source	register: 01 DDD SSS	B=0; C=1; D=2; E=3; H=4; L=5; M=6;	A=7. M = Memory Reference.
	LOAD PRO	ADDRESS	0			Ţ	2	3	4	5	9	7	10	11	12	13	14				
	VLCT	MNEMONIC	LXIB	•				IN		ANI		JZ			NI		MOV				
<u>_</u>		TAG	Load Address					Input test		The state of the s		End test			Read Input		Mov A to M		-	-	

		L		
				į,
3				
3		•		
3				t. 1
3				•
3				
(3				
3				
******				J
· · · · · · · · · · · · · · · · · · ·				
	'			: 1


<u>,</u>			8800 CODINORM	2
TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION
Output test	IN	15	333	Input from device loaded into
		16	002	accumulator; Control Channel
	ANI	17	346	And immediate with accumulator;
	-	. 20	001	Output ready test
End test	72	21	312	Jump on Lero to address below.
		. 22	015	
		23	000	
MOV M to A	MOV	24	176	Move memory register contents to A.
Output to	Out	25	323	Write A contents on device 3; Data
Data channel		26	003	channel
	STAX	27	022	Store accumulator in memory address
				given by registers H & L.
				Command: 0X2
•				B&C = 0 $D&E = 1$ $H&L = 2$
Increment	INX	30	043	Increment register pair by one
Register Pair				B&C = 00; D&E = 01; H&L = 10;
				Flags and A = 11. Command =
				00 (rp)0 011




۲۰				_									:
	EXPLANATION	Jump to address shown		Three VLCT keystrokes will enter the octal code into	or test echo.								
8800 CODING ORM	OCTAL CODE	303	000	ee VLCT keystrokes	Push ready key for test echo.								
&	ADDRESS	31	33		ion XXX XXX.								
	MNEMONIC	Jump		location 000, push run.	accumulator, starting from location XXX XXX								
Ç	TAG	Return to		To run, examine	accumulator, st					•			




J													. !							
		EXPLANATION	machine language program sends a bute to memory and echoes it back	Input call	Control Channel	And Immediate	Test (In ready)	Jump on Zero	Address		Input Call	Data Channel	Mov A to Memory	Memory address		Input Call	Control Channel	And Immediate	Test (Out ready)	Jump on Zero
8800 CODING FORM	COMPTER 256/SERIAL I/O TEST	OCTAL CODE	sends a bute to me	333	000	346	001	302	000	000	333	001	062	040	000	333	000	346	200	302
	COMPTE	ADDRESS	ace program	0	1	2	3	4	5	9	7	10	11	12	13	. 14	15	16	1.7	2.0
		MNEMONIC	ing machine langu	IN		ANI		JZ			IN	,	МОV			NI		ANI		JZ
)		TAG	The followi	3														-		



2												€.				
	EXPLANATION	Address		Mov Memory to A	Memory Address		Output	Data Channel	Jump (Unconditional)	Address of program begin						
8800 CODING CORM	OCTAL CODE	014	000	072	040	000	323	001	303	000	000					
2	ADDRESS	21	2.5	23	24	25	26	27	30	31	32					
	MNEMONIC		-	MOV	-		OUT		JP							
G	TAG												• •			



Accumulator is sent to PIO latch. Signal will show up immediately at output port if SBO is held high. A control EXPLANATION Output STB (High) and ND (low) are suggested, 8800 CODING JORM PIO A/D OUTPUT OCTAL CODE 323 100 ADDRESS 0 signal can be used for the D/A strobe. MNEMONIC OUT TAG




														•							
	ut; VLCT) (Device 2/3)	EXPLANATION	Input from device loaded in A	Control Channel	And immediate with accumulator.	Input ready test	Jump on zero	Low Address	High Address	Input loaded into accumulator	Data channel	Move accumulator data to register B	IN to A	Control channel	And immediate	Test	Jump to zero	Address of input test		Input loaded into accumulator	Data channel
8800 CODING FORM	Binary Add (Octal Readout; VLCT)	OCTAL CODE	333	002	346	002	312	000	000	333	003	107	333	002	346	002	312	012	000	333	003
	Binary	ADDRESS	0	1	2	3	4	2	9	7	10	11	1.2	13	14	15	16	17	20	- 21	22
		MNEMONIC	IN		ANI		Zſ			NI		MOV	NI		ANI		JZ			IN	
Ç		TAG	Input Test						End Test	Input Read		Mov A to B	Input Test			•			END TEST	Input Read	

	, , , , , , , , , , , , , , , , , , ,	
		!

((•
	8800 CODING FORM	

ADDRESS OCTAL CODE EXPLANATION 23 200 Add register B to 24 107 Sum moved to regis 25 333 Input loaded into 26 002 Control channel 27 346 And immediate with 31 312 Jump on zero to ou 32 000 Address 33 000 Address 34 170 Moy sum to accumul 35 323 Accumulator sent t 36 003 Data channel 36 003 Data channel 37 303 Data channel 40 000 H 41 000 H	ر,			8800 CODING FORM		7
Sum ADD 23 200 Add register B to Sum moved to regis	TAG	MNEMONIC	ADDRESS	OCTAL CODE	EXPLANATION	
SUM TO B MOV 24 107 Sum moved to regis ut Test IN 25 333 Input loaded into at Test 26 002 Control channel ANI 27 346 And immediate with ANI 27 346 And immediate with 15 31 312 Jump on zero to ou 15 31 312 Jump on zero to ou 15 32 000 Address 10 33 000 Address 10 34 170 Moy sum to accumul 10 35 323 Accumulator sent to accumul 10 36 003 Data channel 10 40 000 Accumulator sent to accumul 10 36 003 Data channel 10 40 000 Accumulator sent to accumul 10 40 000 Accumulator sent to accumul 10 41 000 Accumulator sent to accumul <t< td=""><td>ADD (B+A)</td><td>ADD</td><td>23</td><td>200</td><td>Add register B to Accumulator</td><td></td></t<>	ADD (B+A)	ADD	23	200	Add register B to Accumulator	
IN 25 333 Input loaded into 26 002 Control channel 27 346 And immediate with 31 312 Jump on zero to ou 32 000 Address 33 000 Address 33 000 Address 33 000 Address 34 170 Moy sum to accumul 36 003 Data channel 37 303 Address 300 Address 34 170 Moy sum to accumul 36 000 Address 36 000 Address 36 300 Address 36 300 Address 300	SUM TO	MOV	24	107	Sum moved to register B	
ANI 27 346 And immediate with 30 001 Test for output respectively. 32 001 Test for output respectively. 32 0025 Address Address 000 Address 33 000 Address Accumulator sent to 35 323 Accumulator sent to 36 003 Data channel 37 303 Accumulator sent to 40 000 Address ready. Load second number: press ready.	Output Test	IN	2.5	333	Input loaded into accumulator	
ANI 27 346 And immediate with 30 001 Test for output re 32 312 Jump on zero to ou 32 025 Address Address Address Anov 54 170 Moy sum to accumul 55 323 Accumulator sent t 36 0003 Data channel 57 303 Accumulator sent t 40 0000 Animber; press ready. Load second number; press ready.			26	002	Control channel	
JZ 31 312 Jump on zero to ou	Test	ANI	2.7	346	And immediate with accumulator	
J2 31 312 Jump on zero to ou sero to be printed Moy sum to accumul our sero to sero to our sero to sero sero to sero sero to sero sero sero sero sero sero sero ser			30	001	Test for output ready	
S2		Žſ	31	312	on zero to output	
reaches here, sum is ready to be printed MOV			32	025	Address	
NOV 34 170 Moy sum to accumul			33	000		
MOV 34 170 Mov sum to accumul OUT 35 323 Accumulator sent t 36 003 Data channel 37 303 A0 40 000 41 10ad first number; press ready. Load second number; press ready.	If program rea			printed		
OUT 35 323 Accumulator sent t 36 003 Data channel 37 303 A0 40 000 41 10ad first number; press ready. Load second number; press ready.	MOV B to A	MOV	34	170	Mov sum to accumulator	
36 003 Data channel 37 303 37 303 40 000 41 000	Output	OUT	35	323	Accumulator sent to output	
37 303 40 000 41 000 41 000 10ad first number; press ready. Load second number; press ready.			36	003	Data channel	
40 000 41 000 load first number; press ready. Load second number; press ready.	Jump return		37	303		
10ad first number; press ready. Load second number; press ready.			40	000		
load first number; press ready. Load second number; press ready.			41	000		
load first number; press ready. Load second number; press ready.						
. /	To run,	first number;	press ready.	Load second num	per; press ready. Result appears.	



PROGRAM # 92751

PROGRAM NAME: KILL THE BIT

PROGRAMMER: DEAN B. MCDANIEL

DATE WRITTEN: MAY 15, 1975

COMPUTER: ALTAIR 8800

CORE REQUIRMENTS: 24 WORDS (RELOCATABLE)

INPUT/OUTPUT REQUIRMENTS: SENSE SWITCHES

000000 000001 000002	D D LXI	Н	041 000 000	INTIALIZE COUNTER
000003	NVI	D	026 200	SET-UP INTIAL DISPLAY BIT
000004 000005	TXI D	В	001	LOAD SPEED DATA (HIGHER
000006	ם ם		016	THE VALUE THE FASTER THE
000007 000010	BEG: LDAX	D	000 032	DATA ROTATES) DISPLAY BIT PATTERN ON
000011	LDAX	D	032	UPPER 8 ADDRESS LIGHTS
000012 000013	LDAX LDAX	D D	032 032	(IE. SENSE SWITCHES)
000013	DAD	В	011	INCREMENT DISPLAY COUNTER
000015	INC	BEG	322	
000016 000017	A A		010 000	
000020	IN	255 D	333	INPUT DATA FROM SENSE SWITCHES
000021	A		377	DVG UGTUR OD MINU A DEG
000022	XOR	D	252 017	EXCLUSIVE OR WITH A-REG. ROTATE DISPLAY RIGHT ONE BIT
000023 000024	RRC MOV	D, A	127	MOVE DATA TO DISPLAY REG.
000025	JMP	BEG	303	REPEAT SEQUENCE
000025	A		οιο	ALLIA AALEA WAR VALON VAN
000027	Ā		000	

PROGRAM TYPE: DEMOSTRATION (GAME)

OBJECT: TO KILL THE ROTATING BIT. IF YOU MISS
THE LIT BIT ANOTHER ONE AT THAT SWITCH POSITION
WILL TURN ON, NOW LEAVING YOU 2 BITS TO DESTROY.
MERELY TOGGLE THE SWITCH DON'T LEAVE THE S.S.
IN THE UP POSITION. BEFORE STARTING MAKE SURE ALL
THE S.S. ARE IN THE DOWN POSITION.
HAVE FUN



By Jerry Ogdin

SOFTWARE TOOLS

NO MATTER how small the computer, even the most dedicated programmer will rapidly become bored with binary notation.

Some hobbyists use a Teletype as there are several older models on the market at reasonable prices. Even with a Teletype, though, you need some software to convert those keystrokes into something meaningful in memory. If you can't afford a Teletype, you can almost always use an en-


coded keyboard. These are frequently on the surplus market for less than \$25.00.

A terminal is important, but it is only one tool in the computer hobbyist's kit. Once you've written a program and gotten it into storage, you ought to use the cassette interface (HIT) described in September's column. With this tool, you have to "button in" the program bit-by-bit only once. After it is in storage, you can write it out to be taped

and read in the next time you want it. Of course, if your only storage medium is RAM, you'll lose the memory contents when you turn the computer off. So, it's a good idea to copy the latest version of a program out to tape as a backup.

Also, if your only storage medium is RAM, you'll have to reenter the tape reading routine laboriously through the switches (or the terminal) each time the computer power is turned on. That is a good reason for having a small program, called a bootstrap loader, kept in read-only memory. This program makes it possible to read data from the tape and then execute that data. Such a read-in program is usually somewhat larger and more powerful, so it reads in several records (perhaps using the bootstrap program as a subroutine), which make up an even larger and more sophisticated program. The effect, then, is to use one group of records to read the next

	THIS IS THE POPULAR FLECTRONICS SUPER-	CD0301	CALL WRCHR
	SIMPLE MONITOR. COMMANDS ARE:	00A21 0A	MORE: LDAX B FETCH BYTE TO DUMP
	D XXXX (DUMP FROM XXXX)	1F	BAR
	L XXXX (LOAD FROM XXXX)	î.	RAR
		1F	RAR .
		18	RAR
	CAMP DECEMBER OF THE PARTY OF T	CDEDOO	CALL CYTAS ; ISSUE MSS
		ĆA.	LDAX B
-	RECHR EQU 0100H 1 YOUR READING ROUTINE	CDED00	CALL CVTAS
	MONITOR ENTRY POINT	3E20	KVI A,
	; MENTION ENTRY POINT	CD0301	CALL WRCHR
210002	PEMON: LXI SP, STACK / INITIALIZE	03	INX B ; ACQUIRE NEXT CELL
0040: 31FF03 CD0601	CALL CRLF ISSUE CARRIAGE RETURN,	C37700	JMP DUMP+3
3237	MAI W'.S. : TIME REED YND 5	l.	THIS ROUTINE READS ONE OR MORE HEXADECIMAL
CD0301	CALL WRCHR		DIGIT CHARACTERS ('0''9', 'A''F') IN
CD0301	CALL ROCHE : AWAIT COMMAND		; AND ACCUMULATES A SIXTEEN-BIT HUMBER IN
E67F	ANI OTEN STRIP OFF PARITY BIT		THE (H,L). BACH NEW DIGIT IS SHIFTED INTO
FE4C	CRT IL!		THE LEAST-SIGNIFICANT FOUR BITS OF THE (R.L).
CA6300	JE LOAD ("LOAD" COMMAND	1 .	CONTROL IS RETURNED WHENEVER THE DEPENDENT
FE 44	CPI 'D'		TROUTINE ("RDHEX") SETS THE CARRY BIT TRUE. RTNIBM: LXI H.0 ,START OFF VALUE AT 0
CA7400	JZ DUMP "DUMP" COMMAND	0097: 210000	
9E47	CPI 'G'	CDD600	
C24000	JHS PEHON : ERROR	DAH 700	
*	THIS THE THE "GO" COMMAND PROCESSOR. WE	00C0: 29	
Î	. NOW EXPECT A 16-BIT DESTINATION ADDRESS	29	DAD H
	AND THEN TRANSFER TO IT	29	DND W
005F: CDB700	CALL ROBUM	29	ORA L 1PLACE NEW FOUR BITS IN
29	PCHL : "GO"	95 6F	HOV L.A
1	THIS IS THE "LOAD" COPMAND PROCESSOR. THE	CDD600	CAST PROFES 1GO GET NEXT DIGIT
	POLICIED BY DATA BYTES TO LOAD INTO SUCCESSIVE	D8	BC THE NUMBER'S FINISHED
•	: POLICIED BY DATA BITES TO LOAD IN STPARATES : LOCATIONS. ANY BON-HEX CHARACTER STPARATES	630000	THE POWER OF PROCESS NEXT DIGIT
	THE BYTES FROM ONE ANOTHER. ANY BYTE THAT IS	230000	. THIS POUTINE READS A NUMBER VIA "RONUM" AND
	TERMINATED WITH A COLON WILL BE IGNORED.		. nraced to thro the (B.C) PAIR
		00CD: CDB700	PRINCE, CALL BINNIN SCRT THE VALUE IN (B.L)
0063: CDCD00		44	MOV B.H ; THEN MOVE IT
CDB700	CPI '1'	. AD	HOV C/L
PEJA		29	RET
CA6660	MOV A,L GET LAST TWO HEX DIGITS		THIS ROUTINE READS IN AN ASCII CHARACTER,
7D 02	STAX B STORE THEM AWAY		. CTRIDS OFF PARITY AND EXAMINES IT FOR
. 02	INX B		HEMBERSKIP IN THE HEX-DIGIT SET. IF IT IS
C36600			A REN-DIGIT THE A-REGISTER IS LEFT AT THE POUR
C36600	; THIS IS THE "DUMP" COMMAND PROCESSOR.	1	BIT VALUE APPROPRIATE AND THE CARRY IS CLEARED. ANY OTHER CHARACTER IS LEFT UNTOUCHED AND THE
	THE USER IS EXPECTED TO SUPPLY A 16-BIT	ĭ	ANY OTHER CHARACTER IS LEFT ON COUCHED AND THE
	- CONTROL ENDERS WHENEVER THE LEAST-SIG-		CARRY IS SET.
1	. WISTORNE WATER BITS OF THE ADDRESS OF THE	00D3: D630	
I	WE'VE BUTTE AND THE CARRIAGE IS RETURNED	C9	RET POWER: CALL ROCHE ; ***ENTRY POINT***
ł	. AND THE ADDRESS IS PRINTED (FOLLOWED BY COLON).	00D6: CD0001	
0074- 000000	DUMP: CALL RONR2 :GET STARTING ADDRESS	E67F	1272 1177
79	MOU A.C. ICHECK TO SEE IF	FE 30	CPI '0' CHAR LESS THAN '0' (NOT BEX)
E60F	ANI 15 ; NEW-LINE TIME.	DB PE3A	CPI '9'+1
C2A200	JNZ MORE INQ. JUST PRINT	DAD300	
CD0601	CALL CRLF ; START NEW LINE	PR41	CPT 'A'
78	MOV A,S GET PSE OF ADDRESS	D8 1	RC ;BETWEEN 9 AND A
1.F	rar	PE47	CPI '7'+1
17	RAR .	38	mer .
1F	RAR	DB	RC INOT REX CHARACTER
1.7	RAR	D637	SUI 'A'-10 TRANSLATE 'A''F'
CDEDGG	CALL CVTAS	C9	RET
78	MOV A,B ;GET 3NO DIGIT		THIS ROUTINE CONVERTS & BINARY NUMBER IN THE
CDECO	CALL CUTAS MOV A.C :GET 3AD DIGIT		
79		1	AN ASCII CHARACTER REPRESENTING THE HEX VALUE
117	RAR	ı	AND THEN ISSUES IT AS OUTPUT.
1P	rar rar	BOED: E60F	CVIAS: ANI 15 :ISOLATE FOUR HITS ADI '0' :SHIFT DIGITS INTO ASCLE
19	RAR RAR	C630	
1P CDEDUI		PE3A	CPI '9'+1 ; SEE IP IT WAS 09
79	HOV A.C ; DO LAST DIGIT	DA030	JC WRCHR
00250	CALL CYTAS	C607	ADI 'A'-'0'-10 ; CONVERT TO 'A' F'
3E3A	MVI A.': HARK ADDRESS SPECIALLY	C30301) JMP WRCHR
CD030		į.	<u>.].</u>
		•	. Fullular Flectronics
	•		4 Or Desire desired



group in, thus "pulling" the program in by its own bootstraps.

Using a Monitor. The ability to preserve a program for later recall is important, but it doesn't solve two major nuisances: (1) you still have to key in the program bit-by-bit the first time; and (2) every time you make an error in the program, you have to key in the changes, some of which may be traumatic and complex. One of the best ways to solve this kind of inconvenience is to provide a small monitor. A monitor is just another computer program, but one that is designed to make computer use more convenient. This program reads characters from a terminal (or a separate keyboard), with these characters specifying the bit patterns to put into memory.

The simplest monitor has three basic commands: Load, Dump and Go. A command is a single letter typed at a time when the monitor is not otherwise engaged in some activity. Typical commands are single letters like "L" for Load, "D" for Dump and "G" for Go. When you type in "L" you are directing the monitor program to accept keyboard input and load it into memory; "D" means you want to display contents of memory on your terminal or display device; "G" is your means of transferring control out of the monitor into the program you have previously loaded.

Most programmers now use the hexadecimal number system for communicating with the machine, although there are "pockets" of users of octal. Hex and octal are, of course, just shorthand notations for binary code. Hex digits allow us to specify four bits with one symbol, octal allows three. The hexadecimal digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. (The letters A through F stand for decimal equivalent values 10 through 15, respectively.) The manitor, for utmost simplicity, uses only hexadecimal digits for the specification of addresses and data byte values.

Each of the command letters (L, D or G) is followed by an address that specifies where to start. For the Load command, that address is where the first byte of data from the keyboard will be stored; for Dump, it is the address from which data will begin being displayed; for Go, it is the address that is to be placed into the CPU's program counter. Whenever the Go command's address has been suppiled, control is transferred to that NOVEMBER 1975

location. Whenever the Dump command's address has been given, data displaying will begin. However, after the Load command's address, the monitor will expect more bytes (one after another) to be loaded into successive locations in memory.

A small monitor for the 8080 microprocessor that you can use as a model is shown opposite. Each command is stopped by resetting the CPU, thus returning control to the top of the monitor. Notice some error correction conventions that have been instituted to save you some time: numbers are assumed to consist of any number of hex digits but if the monitor wants an address, only the least-significant four digits are used. Likewise, for a data byte, only the least-significant two hex digits are preserved. This means that if you've made an error, just keep typing. Hex digits end with any character that is not a hex digit; most people find that the space character is the most convenient.

News Items. The extremely popular 8080, originally from Intel, is now being supplied by other semiconductor makers as well. The TI TMS8080 is identical to the original 6080, which Intel no longer makes. Intel's newer device, the 8080A, is functionally identical but has better current drive capacity. Intel has another part, the 8080A-1, that'll go faster so that AMD's 9080 (which is supposed to run 50% faster than the original Intel part) will have a competitor. So, if you are using the 6080, be sure to check the diagrams to see that your part matches the requirements.


The new MOS Technology 6501 is destined to become a popular CPU among hobbyists, if only because of its dramatically low price (\$20 at press time). The device is modelled after Motorola's 6800, although with some major differences. All of the Motorola support parts like memory I/O chips can be used with the 6501, so you can get on board quickly. The Motorola software, however, cannot be executed on the 6501 without revision.

The 6501 is capable of operation at twice the Motorola part's speed; some parts may operate three times as fast. The introduction of this part is likely to start the real price war that has been brewing in the microprocessor business. Even with the new support chip for the 8008 that Intel has announced, it seems unlikely that it can compete with the 6501 for hobbyist use.

OUICK.... what number is this?

ullet \circ





If you have to read your microcomputer like this-bit by bit, from rows of lights-the computer's making you do its work. And if you have to use rows of toggle switches to program it, you might wonder why they call the computer a labor-saving device!

Contrast the layout of a typical pocket calculator. A key for each number and function; six easy-to-read digits. Why not design microcomputers like that?



Here they are! The modular micros from Martin Research. The keyboard programs the computer, and the bright, fullydecoded digits display data and memory addresses. A Monitor program in a PROM makes program entry easy. And, even the smallest system comes with enough RAM memory to get started!

Both the MIKE 2 system, with the popular 8008 processor, and the 8080-based MIKE 3 rely on the same universal bus structure. This means that accessories-like our 450 ns 4K RAM-are compatible with these and other 8-bit CPUs. And, systems start at under \$300! For details, write for your.

FREE CATALOG!




MIKE 2 MANUAL.. book includes full information on the MIKE 2

system, with

schematics. Price for orders received \$19 by November 15, 1975... Includes a certificate worth \$10 towards a modular micro system, good 90 days. (Offer valid, USA only.) After 11/15: \$25.

modular micros martin research

Martin Research / 3336 Commercial Ave Northbrook, IL 60062 / (312) 498-5060 carcle no. 40 cm press information cand in 2





By Jerry Ogdin

SOFTWARE TOOLS

O MATTER how small the computer, even the most dedicated programmer will rapidly become bored with binary notation.

Some hobbyists use a Teletype as there are several older models on the market at reasonable prices. Even with a Teletype, though, you need some software to convert those keystrokes into something meaningful in memory, if you can't afford a Teletype, you can almost always use an en-


coded keyboard. These are frequently on the surplus market for less than \$25.00.

A terminal is important, but it is only one tool in the computer hobbyist's kit. Once you've written a program and gotten it into storage, you ought to use the cassette interface (HIT) described in September's column. With this tool, you have to "button in" the program bit-by-bit only once. After it is in storage, you can write it out to be taped

and read in the next time you want it.
Of course, if your only storage medium is RAM, you'll lose the memory contents when you turn the computer off. So, it's a good idea to copy the latest version of a program out to tape as a backup.

Also, if your only storage medium is RAM, you'll have to reenter the tape reading routine laboriously through the switches (or the terminal) each time the computer power is turned on. That is a good reason for having a small program, called a bootstrap loader, kept in read-only memory. This program makes it possible to read data from the tape and then execute that data. Such a read-in program is usually somewhat larger and more powerful, so it reads in several records (perhaps using the bootstrap program as a subroutine), which make up an even larger and more sophisticated program. The effect, then, is to use one group of records to read the next

	THIS IS THE POPULAR PLECTRONICS SUPER-		20	CALL WRO	-08	- Y	
	STMPLE MONITOR, COMMANDS ARE:	60A2: 0A		ORE: LDAK B	FETCH BYT	E TO DUMP	1.
	D XXXX (DUMP FROM XXXX)	19,721 07		RAR		1	1 3
	L XXXX (LOAD FROM XXXX)	i îi		RAR		. 1	1
		11		RAR			
	STACK EQU 03FFH ;YOUR STACK ORIGIN CRLF EQU 0106H ;YOUR CR, LF ROUTH	ie 12	•	RAR	TAR : 198UE MSB		
	TOUR OUTPUT ROUTE	NE E CE	ED00	CALL CV	PAS ; 1980E RSB		1
	ROCHR EQU 0100H YOUR READING ROUT	INE U		LDAX B	0		1
	ROCHA DES VIVE	e c	2003	CALL CV	TAS	į	
	MONITOR ENTRY POINT		20	CALL WRO	CM D	!	
		Ci O:	20301	INX D	;ACQUIRE N	EXT CELL	П.
0040: 31FF03	PEMON: LXI SP,STACK : INITIALIZE		22700	JMP DUI	MP+3		
CD0601	CALL CRUF ISSUE CARRIAGE OF			. THE DOUBTHE	READS ONE OR MORE H	EXADECIMAL	1 :
363F		' l					
CD9301	CALL WRCHR CALL ROCHR ; AWAIT COMMAND	1					
CD0001		817					
E67₽	ANI DIFM STRIP OFF PARITY						
FE4C CA6300				CONTROL IS R	STURNED WHENEVER THE	DEPENDENT	
FE44	CPI 'D'			, ROUTINE ("RD	HER") SETS THE CARRY	VALUE AT 0	- 3
CA7406		00B7: 2		RONOM: LXI K,	O STARTOFF	HRX DIGIT	
P#47	Cbi ,@,		DD 600		KEH TIANA; MUM	DIGIT	- 3
C2400	JN3 PEMON FERROR		AB700	RDNXT: DAD #	SHIPT (H,	L) LEFT 4	1 3
		00C0: 2		DAD H	70	-,	1 1
	NOW EXPECT A 16-BIT DESTINATION ADDRESS	2		DAD R			1 1
_	; AND THEN TRANSFER TO IT		ģ.	DAD H			
005F1 CDB70		' '		ORA L		POUR BITS IN	
E 9	THE TA OUT STOADS COMMIND PROCESSOR. T	HE 1 6	F	HOV L,		NAME OF COME	1
			DD600		HEX GO GET NE	DER'S FINISHED	
	MATTOWN BY DATA BYTES TO LOAD INTO SUCC	Laate E	*	RC	THE HUND	S NEXT DIGIT	
			30000	JMP RD	MAXT 160 PROCES READS A NUMBER VIA	"RONUM" AND	1 .
		NI 19		1 JHTS KOOLINE			
Ĭ	TERMINATED WITH A COLON WILL BE IGNORED.			RONR2: CALL RD	WITH THE	VALUE IN (H.L)	- [:
0063: CDCD0	DOTO: COM L DVTD	88 00CD: 0	14	HOV B.		UE IT	- 1
CDB70			Ď	MOV C.			
FE3A	CPI ': SKIP IF FOLLOWED	my 'a'	.9	RET	-		- 1
CA660	NOV A,L GET LAST TWO HEX	DIGITS		I THIS ROUTINE	READS IN AN ASCII	CHARACTER,	
. 7D 02	STAX B STORE THEM AWAY			. CONTROL APP I	DANTTY AND EXAMINES .	IT FOR	- 1
02	THY D			; MEMBERSHED !	IN THE HEX-DIGIT SET THE A-REGISTER IS L	CENTRAL POLIS	
C3660	A THE LOAD+3 : (GET W/ CPU RESE	r)		; A HEX-DIGIT	PPROPRIATE AND THE C.	ABOV IS CLEARED.	1 3
C,500.				; BIT VALUE AL	HARACTER IS LEFT UNT	OUCHED AND THE	- 13
				CARRY IS SET	T.		1 1
		EG- 00D3: I		RDDIG: SUI	1TRANSLAT	E '0''9"	
	MESTICANE POINT RITS OF THE ADDRESS OF THE	40000	*6	RET			
	, NEXT BYTE ARE ZERO, THE CARRIAGE IS RET			RDHEX: CALL RO	DCHR ; * * EMTRY	POINT	- 1
i e	; AND THE ADDRESS IS PRINTED (FOLIONED BY		67F	AKT 0	35H : KEMDAR 1.	ARITY BIT	- 1 :
0074: CDCD0			FE30		0,	S THAM 'O' (NOT BEEK	a Li
79	MOV A,C ; CHECK TO SEE IP ANT 15 ; NEW-LINE TIME.		D8	RC	9*+1	2 1DG 4 (
E607 C2A20	THE STATE OF THE PARTY OF THE P		PE3A		DDIG :IN RANGE	09	
CD066	CALL COLF START NEW LINE		DAD390 PR41		R.	i	- 14
78	MOV A.B GET MSB OF ADDRES		D8	RC .	: RETWEEN	9 AND A	- 14
iř	RAR		PE 47	ČPI '	7'+1	!	
' ÎP	RAR		37	CHC			- 4
1.	RAR		DB	RC		CHARACTER	- 13
15	RAR		0637		A'-10 ;TRANSLAT	E 'A' 'P'	1
CDED	G CALL CVTAS MOV A.B GET 2ND DIGIT	1 .	C9	RET		NUMBER IN THE	- 1
78				THIS ROUTIN	E CONVERTS A BINARY FICANT BITS OF THE A	-BEGISTER TO	- 1
CDSD0	MOV A.C IGET 3RD DIGIT			, LEAST-SIGNI	ARACTER REPRESENTING	THE HEX VALUE	- 43
íř	RAR	!		; AN ASCII CH	SUES IT AS OUTPUT.		- 1.3
12	RAR		n.co=	CVTAS: ANI 1	< : I SOLATE	FOUR BITS	- 13
ir	RAR	0020:	C630		A SHIFT DI	GITS INTO ASCLL!	- 13
1F	RAR .	1	FE3A		9'+1 ; SER IF	17 WAS 09	- 1
CDED			DV0301	JC W	INCUR		- 1
79	MOV A.C : DO LAST DIGIT		C607	ADI '		TO 'A' 17	- 13
CDED	O CALL CVTAS MVI A.": : MARK ADDRESS EPE		C30301	JMP W	PRCKR	• •	- 1
3E3A						.	
CD03	IT CULT ADERA .	•	•			INPULAR ELECTRON	IILS :



group in, thus "pulling" the program in by its own bootstraps.

Using a Monitor. The ability to preserve a program for later recall is important, but it doesn't solve two major nuisances: (1) you still have to key in the program bit-by-bit the first time; and (2) every time you make an error in the program, you have to key in the changes, some of which may be traumatic and complex. One of the best ways to solve this kind of inconvenience is to provide a small monitor. A monitor is just another computer program, but one that is designed to make computer use more convenient. This program reads characters from a terminal (or a separate keyboard), with these characters specifying the bit patterns to put into memory.

The simplest monitor has three basic commands: Load, Dump and Go. A command is a single letter typed at a time when the monitor is not otherwise engaged in some activity. Typical commands are single letters like "L" for Load, "D" for Dump and "G" for Go. When you type in "L" you are directing the monitor program to accept keyboard input and load it into memory; "D" means you want to display contents of memory on your terminal or display device; "G" is your means of transferring control out of the monitor into the program you have previously loaded.

Most programmers now use the hexadecimal number system for communicating with the machine, although there are "pockets" of users of octal. Hex and octal are, of course, just shorthand notations for binary code. Hex digits allow us to specify four bits with one symbol, octal allows three. The hexadecimal digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. (The letters A through F stand for decimal equivalent values 10 through 15, respectively.) The monitor, for utmost simplicity, uses only hexadecimal digits for the specification of addresses and data byte values.

Each of the command letters (L, D or G) is followed by an address that specifies where to start. For the Load command, that address is where the first byte of data from the keyboard will be stored; for Dump, it is the address from which data will begin being displayed; for Go, it is the address that is to be placed into the CPU's program counter. Whenever the Go command's address has been supplied, control is transferred to that

location. Whenever the Dump command's address has been given, data displaying will begin. However, after the Load command's address, the monitor will expect more bytes (one after another) to be loaded into successive locations in memory.

A small monitor for the 8080 microprocessor that you can use as a model is shown opposite. Each command is stopped by resetting the CPU, thus returning control to the top of the monitor. Notice some error correction conventions that have been instituted to save you some time; numbers are assumed to consist of any number of hex digits but if the monitor wants an address, only the least-significant four digits are used. Likewise, for a data byte, only the least-significant two hex digits are preserved. This means that if you've made an error, just keep typing. Hex digits end with any character that is not a hex digit; most people find that the space character is the most convenient.

News Items. The extremely popular 8080, originally from Intel, is now being supplied by other semiconductor makers as well. The TI TMS8080 is identical to the original 8080, which Intel no longer makes. Intel's newer device, the 8080A, is functionally identical but has better current drive capacity. Intel has another part, the 8080A-1, that'll go faster so that AMD 's 9080 (which is supposed to run 50% faster than the original Intel part) will have a competitor. So, if you are using the 8080, be sure to check the diagrams to see that your part matches the requirements.

The new MOS Technology 6501 is destined to become a popular CPU among hobbyists, if only because of its dramatically low price (\$20 at press time). The device is modelled after Motorola's 6800, although with some major differences. All of the Motorola support parts like memory I/O chips can be used with the 6501, so you can get on board quickly. The Motorola software, however, cannot be executed on the 6501 without revision.

The 6501 is capable of operation at twice the Motorola part's speed; some parts may operate three times as fast. The introduction of this part is likely to start the real price war that has been brewing in the microprocessor business. Even with the new support chip for the 8008 that Intel has announced, it seems unlikely that it can compete with the 6501 for hobbyist use.

QUICK.... what number is this?

If you have to read your microcomputer like this—bit by bit, from rows of lights—the computer's making you do its work. And if you have to use rows of toggle switches to program it, you might wonder why they call the computer a labor-saving device!

Contrast the layout of a typical pocket calculator. A key for each number and function; six easy-to-read digits. Why not design microcomputers like that?



Here they are! The modular micros from Martin Research. The keyboard programs the computer, and the bright, fully-decoded digits display data and memory addresses. A Monitor program in a PROM makes program entry easy. And, even the smallest system comes with enough RAM memory to get started!

Both the MIKE 2 system, with the popular 8008 processor, and the 8080-based MIKE 3 rely on the same universal bus structure. This means that accessories—like our 450 ns 4K RAM—are compatible with these and other 8-bit CPUs. And, systems start at under \$300! For details, write for your...

FREE CATALOG!



MIKE 2
MANUAL...
This looseleaf book includes full information on the MIKE 2 system, with schematics.

Price for orders received by November 15, 1975... \$19 Includes a certificate worth \$10 towards a modular micro system, good 90 days. (Offer valid, USA only.) After 11/15: \$25.

modular micros martin research

Martin Research / 3336 Commercial Ave Northbrook, IL 60062 / (312) 498-5060 CIRCLE HG. 49 ON FREE INFORSIATION CARD 183

OVEMBER 1975

