# **INS8251 Programmable Communication Interface**

## General Description


The INS8251 is a programmable Universal Synchronous. Asynchronous Receiver/Transmitter (USART) chip contained in a standard 28-pin dual-in-line package. The chip, which is fabricated using N-channel silicon gate technology, functions as a serial data input/output interface in National Semiconductor's N8080 microcomputer family. The functional configuration of the INS8251 is programmed by the system software for maximum flexibility, thereby allowing the system to receive and transmit virtually any serial data communication signal presently in use (including IBM Bisync).

The INS8251 can be programmed to receive and transmit either synchronous or asynchronous serial data. The INS8251 performs serial-to-parallel conversion on data characters received from an input/output device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the INS8251 at any time during the functional operation. Status information reported includes the type and the condition of the transfer operations being performed by the INS8251, as well as any transmission error conditions (parity, overrun, or framing).

### **Features**

- Synchronous and Asynchronous Full Duplex Operations
- Synchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - Internal or External Character Synchronization
  - Automatic Sync Insertion
- Asynchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - 3 Selectable Clock Rates (1x, 16x or 64x the Raud Ratel
  - Line Break Detection and Generation
  - 1-, 11/2-, or 2-Stop Bit Detection and Generation
  - False Start Bit Detection
- Baud Rates
  - DC to 56k Baud (Synchronous Mode)
- DC to 9.6k Baud (Asynchronous Mode)
- Transmission Error Detection Capabilities
  - . Parity
  - Overrun
  - Framing
- Double Buffering of Data
- TTL Compatible
- Single TTL Clock
- Reduces System Component Count
- MICROBUSTM\* Compatible

# **INS8251 MICROBUS Configuration**



# **Absolute Maximum Ratings**

Ambient Temperature Under Bias	
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground .	0.5 V to +7 V
Power Dissipation	1 Watt

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under dc electrical characteristics.

## **DC Electrical Characteristics**

 $T_A = 0^{\circ}C$  to +70°C;  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ; GND = 0 V


Symbol	Parameter	Min -0.5	Тур	Max 0.8	Unit V	Test Conditions			
VIL	Input Low Voltage								
VIH	Input High Voltage	2.0		Vcc	٧				
VoL	Output Low Voltage			0.45	٧	I <sub>OL</sub> = 1.6 mA			
V <sub>OH</sub>	Output High Voltage	2.4			٧	I <sub>OH</sub> = -100 μA			
I <sub>DL</sub>	Data Bus Leakage			-50 10	μ <b>Α</b> μ <b>Α</b>	V <sub>OUT</sub> = 0.45 V V <sub>OUT</sub> = V <sub>CC</sub>			
l <sub>IL</sub>	Input Leakage			10	μΑ	V <sub>IN</sub> = V <sub>CC</sub>			
Icc	Power Supply Current		45	80	mA				

## Capacitance

 $T_{\Delta} = 25^{\circ}C; V_{CC} = GND = 0 V$ 

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
C <sub>IN</sub>	Input Capacitance			10	pF	f <sub>C</sub> = 1 MHz	
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND.	

## **Test Load Circuit**



+26 +10


Typical  $\Delta$  Output Delay vs.  $\Delta$  Capacitance (pF)

## **AC Electrical Characteristics**


 $T_A = 0^{\circ}C$  to +70°C;  $V_{CC} = 5.0 V \pm 5\%$ ; GND = 0 V

ymbol	Parameter Parameter	Min	Max	Unit	Test Conditions
BUS PA	ARAMETERS (Note 1) yde		1	I	<u> </u>
t <sub>AR</sub>	Address Stable Before READ (CS, C D	50	-	ns	;
tRA	Address Hold Time for READ (CS, C D	5	+	ns	<del></del>
t <sub>RR</sub>	READ Pulse Width	430	•	ns	
t <sub>RD</sub>	Data Delay from READ		350	ns	C <sub>L</sub> = 100 pF
tDF	READ to Data Floating		200	ns	C <sub>L</sub> = 100 pF
		25		ns	C <sub>L</sub> = 15 pF
t <sub>RV</sub>	Recovery Time Between WRITES (Note 2	6		tcy	
Write C	ycle				
t <sub>AW</sub>	Address Stable Before WRITE	20	T	ns	
twA	Address Hold Time for WRITE	20	:	ns	
tww	WRITE Pulse Width	400	•	ns	
t <sub>DW</sub>	Data Set-Up T-me for WRITE	200	•	ns	
two	Data Hold Time for WRITE	40	!	ns	
	RTIMINGS		1	113	
t <sub>CY</sub>	Clock Period (Note 3)	0.420	1.35	μs	}
t <sub>øW</sub>	Clock Pulse Width	220	0.7 t <sub>CY</sub>	ns ns	
t <sub>R</sub> , t <sub>F</sub>	Clock Rise and Fall Time	0	50 tcy	ns	
t <sub>DTx</sub>	TxD Delay from Falling Edge of TxC	+ -	1	μs	C <sub>1</sub> = 100 pF
tsRx	Rx Data Set-Up Time to Sampling Pulse	2		μs	C <sub>L</sub> = 100 pF
tHRx	Rx Data Hold Time to Sampling Pulse	2			C <sub>L</sub> = 100 pF
f <sub>Tx</sub>	Transmitter Input Clock Frequency			μs	CL - 100 pr
1.	1x Baud Rate	DC	56	kHz	
	16x and 64x Baud Rate	DC	520	kHz	
·->/	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	. 1		tcy	<del> </del>
t⊤₽D	Transm tter Input Clock Pulse Delay 1x Baud Rate	15	i		1
	16x and 64x Baud Rate	15 3		tcy	A A A A A A A A A A A A A A A A A A A
f <sub>Rx</sub>	Receiver Input Clock Frequency			tCY	<del> </del>
	1x Baud Rate	DC	56	kHz	
	16x and 64x Baud Rate	DC	520	kHz	
RPW	Receiver Input Clock Pulse Width				
Ì	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	. 1		tcy	
RPD	Receiver Input Clock Pulse Delay	4-			
	1x Baud Rate 16x and 64x Baud Rate	15 3		tcy	
Tx	TxRDY Delay from Center of Data Bit		16	tcy	C - 50 - 5
Rx	RxRDY Delay from Center of Data Bit		16	tcy	C <sub>L</sub> = 50 pF
is is	Internal SYNDET Delay from Center of Data Bit		20	tcy	
ES	Internal SYNDET Belay from Center of Data Bit  Internal SYNDET Set-Up Time Before Falling Edge of RxC		25	tcy	
	TxEMPTY Delay from Center of Data Bit		16	tcy	
TxE			16	tcy	C <sub>L</sub> = 50 pF
wc	Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)	<del> i</del>	16	t <sub>CY</sub>	
CR	Control to READ Set-Up Time (DSR, CTS)		16	tcy	L

- 1. AC timings measured at V $_{OH}$  = 2.0 V, V $_{OL}$  = 0.8 V, and with test load circuit of page 2.
- 2. This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.
- 3. The TxC and RxC frequencies have the following limitations with respect to CLK: for 1x Baud Rate,  $f_{Tx}$  or  $f_{Rx} \le 1/30 \ t_{CY}$ ) for 16x and 64x Baud Rate,  $f_{Tx}$  or  $f_{RX} \le 1/4.5 \ t_{CY}$ )
- 4. Reset Pulse Width = 6 t<sub>CY</sub> minimum.



## **INS8251 Block Diagram**



# **INS8251 Functional Pin Definitions**

The following describes the function of all the INS8251 input/output pins. Some of these descriptions reference internal circuits.

#### INPUT SIGNALS

Chip Select (CS): When low (logic 0), the chip is selected. This enables communication between the INS8251 and the INS8080A microprocessor.

Read (RD): When low, allows the INS8080A to read data or status information from the INS8251.

Write (WR): When low, allows the INS8080A to write data or control words into the INS8251.

Control/Data (C/ $\overline{D}$ ): Used in conjunction with an active  $\overline{RD}$  or  $\overline{WR}$  input (logic 0) to determine overall device operation as indicated below.

cs	C/D	RD	WR	Operation
0	0	0	1	Data character read from INS8251
0	0	1	0	Data character written into INS8251
0	1	0	1	Status information read from INS8251
0	1	1	0	Control word written into INS8251
1	х	x	х	Device not selected

Reset: When high (logic 1), places the INS8251 in the idle mode. The device remains in this mode until a new set of control words is written into the INS8251 to program its functional definition. Minimum Reset pulse width is 6 t $_{\rm CV}$ .

Clock (CLK): TTL clock that is used to generate internal timing signals for the INS8251. The minimum frequency of the CLK input is 30 times the receiver/transmitter clock frequency for the synchronous mode, and 4.5 times the receiver/transmitter clock frequency for the asynchronous mode. The CLK input is normally connected to the  $\phi_2$  (TTL) output of the INS8224 Clock Generator and Driver device.

Transmitter Clock ( $\overline{TxC}$ ): This clock input controls the rate at which a data character is to be transmitted. The frequency of the  $\overline{TxC}$  input is equal to the Baud Rate for the synchronous mode, and is a multiple (1x, 16x or 64x) of the Baud Rate for the asynchronous mode. A portion of the Mode Instruction Word (see figure) selects the value of the Baud Rate Factor when in the asynchronous mode. Transmitter Data are clocked out of the INS8251 on the falling edge of the  $\overline{TxC}$  input.

Data Set Ready (DSR): General-purpose input whose condition can be tested by the INS8080A using a status read operation. However, a low-level DSR input is normally used to test data set ready conditions.

Clear to Send ( $\overline{CTS}$ ): If low when the TxEN bit (D<sub>0</sub>) of the Command Instruction Control Word (see figure) is set high, enables the INS8251 to transmit serial data.

Receiver Data (RxD): Serial data input from a MODEM or an input/output device.

Receiver Clock ( $\overline{RxC}$ ): This clock input controls the rate at which a data character is to be received. The frequency and selection of the  $\overline{RxC}$  input is as described above for the  $\overline{TxC}$  input. Receiver data are clocked into the INS8251 on the rising edge of the  $\overline{RxC}$  input.

V<sub>CC</sub>: +5-volt supply.

Ground: 0-volt reference.

#### **OUTPUT SIGNALS**

Data Terminal Ready ( $\overline{DTR}$ ): General-purpose output which can be set to an active low by programming the  $\overline{DTR}$  bit (D<sub>1</sub>) of the Command Instruction Control Word. However, a low-level DTR output is normally used for data terminal ready or rate select control.

Request to Send ( $\overline{RTS}$ ): General-purpose output which can be set to an active low by programming the  $\overline{RTS}$  bit (D<sub>5</sub>) of the Command Instruction Control Word. However, the RTS output is normally used for request to send control in the transmit mode.

Transmitter Data (TxD): Composite serial data output to a MODEM or input/output device. The TxD output is held in the marking state (logic 1) upon a Reset operation.

Transmitter Ready (TxRDY): When high, alerts the INS8080A that the transmitter is ready to accept a data character. The TxRDY output, which is automatically reset whenever a character is written into the INS8251, can be used as an interrupt to the system. For polled operation, the condition of the TxRDY signal can be tested by the INS8080A using a status read operation.

Transmitter Empty (TxE): Goes high to indicate the end of a transmit mode. The TxE output is automatically reset whenever a character is written into the INS8251. In the synchronous mode, a high-level TxE output indicates that a character has not been loaded, the trans-

mitter buffer is empty, and the sync character(s) of a data block are soon to be transmitted automatically as fillers

Receiver Ready (RxRDY): When high, alerts the INS8080A that the receiver contains a data character that is ready to be input to the CPU. The RxRDY output, which is automatically reset whenever a character is read from the INS8251, can be used as an interrupt to the system. For polled operation, the condition of the RxRDY signal can be tested by the INS8080A using a status read operation.

#### INPUT/OUTPUT SIGNALS


Data ( $D_7$  -  $D_0$ ) Bus: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the INS8251 and the INS8080A. Data are routed to or from the internal data bus buffer upon execution of an INS8080A OUT or IN instruction, respectively. In addition, control words, command words and status information are transferred through the data bus buffer.


Sync Detect (SYNDET): This pin may be used in the synchronous mode only. System software can program SYNDET as either an input or an output. When used as an output (internal sync detect mode), a high-level SYNDET indicates that the INS8251 has detected sync character(s) in the received serial data. The SYNDET output is automatically reset upon a status read operation by the INS8080A. When used as an input (external sync detect mode), a high-level SYNDET causes the INS8251 to start assembling data characters on the falling edge of the next RxC input.

## **INS8251 Programming**


The system software uses a Mode Instruction Control Word and a Command Instruction Control Word (see figures) to establish the complete funetional definition of the INS8251. These control words must immediately follow an internal or external reset operation. Once the Mode Instruction Control Word has been written into the INS8251 by the CPU, sync characters (when applicable) or Command Instruction Control Words may be inserted as shown in the typical data block transfer diagram.

# **Pin Configuration**






#### **ASYNCHRONOUS MODE**




#### SYNCHRONOUS MODE

#### mode instruction control word format




#### command instruction control word format



typical data block transfer


## INS8251 Status

The INS8251 has provisions for allowing the programmer to read the status of the device at any time during the functional operation. When the  $C/\overline{D}$  input is a high-level, a normal read operation is executed to read this status information. The figure below shows the bits in the Status Read Word format. Since some of the status word bits have identical meaning to external output pins, the INS8251 can be used in a completely polled environment or in an interrupt driven environment.



status read word format

## **Physical Dimensions**





National Semiconductor Corporation 2900 Semiconductor Drive

2900 Semiconductor Drive Santa Clara, California 95051 Tel. (408) 737-5000 TWX: (910) 339-9240 National Semiconductor GmbH 8000 München 21 61/2 Eisenheimerstrasse West Germany

Tel: 089/9 15027 Telex 05-22772 NS International Inc., Japan Miyake Building 1—9 Yotsuya, Shinjuku-ku 160 Tobo, Japan Tel: (03) 355-3711 TWX 232-2015 NSCJ-J NS Electronics (Hang Kong) Ltd 8th Floor. Cheung Kong Electronic Bldg 4 Hing Yip Street Kwun Tong Kowloon. Hang Kong Tel 3-411241-6

Telex 73856 NSEHK HX Cable NATSEMI Avda Brigadeiro Faria Lima 844 11 Andar Conjunto 1104 Jardim Paulistano Sao Paulo, Brasil Telex 1121008 CABINE SAO PAULO

