VIDEO DISPLAY BOARD

IA-1100

Instruction Manual

Issued Mov., 1978

Revised May, 1979

# TABLE OF CONTENTS

	PAGE
TABLE OF CONTENTS	X
FEATURES	1 .
ASSEMBLY INSTRUCTIONS	2
BOARD ASSEMBLY	2
DIP SWITCH SELECTION	4
CIRCUIT DESCRIPTION	5
MASTER TIMING	5
SCREEN MEMORY	7
CHARACTER GENERATION	8
CURSOR	9
DEBUG INSTRUCTIONS	11
VISUAL	11
VOLTAGES	11
TIMING CHAIN	12
Character Clock	12
Morizontal Timing	14
Line Counter	16
Row Counter	18
VIDEO	18
SYNC	20
BUS ACCESS	20
CURSOR	20

	PAGE
VIDEO SOFTWARE DRIVER	22
REVISION LIST	25
REVISION A	26
PARTS LIST	
LAYOUT DIAGRAM	
EVALUATION	
SCHEMATIC	

#### FEATURES

- \* 16 lines of 64 characters each
- \* Full upper/lower case ASCII character set, numbers, symbols, and Greek letters
- \* Characters are composed of  $7 \times 9$  dot matrix in an  $8 \times 10$  field
- Selectable display modes, normal or reverse video, blinking character
- \* ''emory addressable to any 1K page
- \* Software driver simulates TTY, provides full cursor control (up, down, forward, back, home, and flashing), scrolling and paging
- \* Convenient composite video out connector, RCA phono plug
- \* 50 60 Uz jumper option, compatible with European requirements
- \* Commatible with CP/M or Ithaca Audio's K3 Operating System
- \* All S-100 lines fully buffered


#### ASSEMBLY INSTRUCTIONS

#### BOARD ASSEMBLY

- 1) Install sockets for Ul through U35, U37, and UR1 (U36 is a spare position). Be sure you don't accidentally solder an IC socket in the upper right hand corner of the board. A DIP switch is normally mounted in this position. DO NOT INSTALL ANY IC'S UNTIL AFTER THE POWER SUPPLY HAS BEEN CHECKED OUT.
- 2) Install an eight position DIP switch (SPST) in the upper right hand corner of the board. This location is not designated with any IC number. Position # 1 on top.
- 3) Install a .001 uf (1000 pf) at 15 volts (or higher) capacitor in locations Cl and C7.
- 4) Install .01 to .1 uf bypass capacitors in locations C8, C10, C11, C12, C18, C19, and C21. These are simply bypass capacitors and their exact value is not critical, although they should be at least .01 uf at 15 volts.
- 5) Install a 10 pf at 15 volts (or higher) capacitor in location C2.
- 6) Install a 10 uf at 15 volts (or higher) electrolytic capacitor in locations C3, C4, C14, C15, and C16. A tantalum capacitor is ideal but ordinary aluminum electrolytics are perfectly adequate. With the board facing you and the edge connector down, C3 and C4 are installed with their positive end on your right. C14, C15, and C16 should be installed with their positive end on your left.
- 7) Install a .1 uf at 15 volts (or higher) capacitor in locations C5, C6, and C20.
- 8) Install a 100 uf at 12 volts (or higher) electrolytic capacitor in location C9. The positive end should face down.
- 9) Install a 470 pf at 15 volts (or higher) capacitor in location C17.
- 10) Install a 1 to 10 uf electrolytic capacitor at 10 volts (or higher) in location C22. The positive end should face up.
- 11) Install a 390 ohm 1/4 watt resistor in locations R1 and R2.
- 12) Install a 4.7K ohm DIP resistor pac in location UR1 (R6 thru R12). Install a 4.7K ohm, 1/4 watt resistor in location R3, R4, R14 and R23.
- 13) Install a 2.7K ohm 1/4 watt resistor in locations R5 and R13.
- 14) Install a 10K ohm 1/4 watt resistor in locations R15 and R22.

- 15) Install a 100 o'm 1/2 watt resistor in location R16.
- 16) Install a 330 ohm 1/4 watt resistor in location R17.
- 17) Install a 270 obm 1/4 watt resistor in location R18.
- 13) Install a 75 ohm 1/4 watt resistor in location P19.
- 19) Install a 1000 ohm 1/2 watt resistor in location P20.
- 20) Install a 5.6 megohn 1/4 watt resistor in location R21.
- 21) Install a 7305 (LM340T-5) in locations Q1 and Q2. The voltage regulators should be greased but no heat sink is needed since the current drain on each regulator is well under 1/2 amp.
- 22) Install a 50% ohm trimpot in locations URI and UR2. The trimpots are .1 inch in-line miniatures, such as D2C503 ALLEN-BRADLEY.
- 23) Install the crystal in location Y1. The crystal should be 13.478 mHz if jumper J1 is installed (recommended) and 12.636 mHz if jumper J1 is not installed. Strap the crystal down by soldering a wire across the crystal in the mounting holes provided.

  For explanation of J1, refer to page 5.
- 24) Install a 12 volt zener diode in location 1. The cathode band end should be on the left.
- 25) Install a 3.3 volt zener diode in location 2. The cathode band end should also be on the left.
- 26) Install J2.



27) Install RCA phono jack, female receptive, such as IEU PJP5116-1 or SMK SQ 3031 in the upper left edge. Insert output cable with male RCA plug.

At this point the board should be completely populated but no ICs should be installed. Insert the card into the computer and measure the voltages on pins 1, 2 and 3 of P12. The voltages should be -3.3, +5 and +12 plus or minus 5% respectively. If the voltages do not check out, examine the zener diodes and Q1. Make sure the diodes are installed properly and check to see of there are any shorts. Measure the voltage on pin 16 of U30. It should be 5 volts plus or minus 5%. When all the voltages check out, the integrated circuits may be installed.

# DIP SWITCH SELECTION

POSITION	1:	(Top of Boa video is di is off, rev	splaye	d (whit	e on black	k). W	ted), normal nen switch	
POSITION	2:						is displayed lock is displa	
POSITION	3:	Determines	Al5 of	board	address.	On 0,	Off 1.	17 0)
POSITION	4:	Determines	Al4 of	board	address.	On 0,	Off 1.	$\begin{cases} c \\ \beta \\ \beta \end{cases}$
POSITION	5:	Determines	Al3 of	board	address.	On 0,	Off 1.	8 1
POSITION	6:	Determines	Al2 of	board	address.	On 0,	Off 1.	<b>8</b> 1)
POSITION	7:	Determines	All of	board	address.	On 0,	Off 1.	17
POSITION	8:	Determines	AlO of	board	address.	On 0,	off 1.	$\begin{pmatrix} 1 \\ C \rightarrow \tilde{F} \end{pmatrix}$

#### CIRCUIT DESCRIPTION

The IA-1100 can be broken down into essentially five functional blocks: 1) Master timing and sync generation; 2) screen memory;

3) character generation; 4) cursor; 5) and computer interface.

#### MASTER TIMING

Two inverter gates (U7) connected as a feedback pair with a series resonant crystal (Y1) form a crystal controlled oscillator. This oscillator (typically 13.478 mHz or 12.636 mHz) defines the period for one dot and is referred to as the DOT CLOCK. Since the IA-1100 uses a high resolution 7 x 9 character generator, it is required that 9 DOT CLOCK periods form a complete character along the horizontal. Seven dots are displayed and two dots provide space between characters. U26 provides this character timing by dividing the DOT CLOCK by nine. U26 is preset to 7 by its own carry to provide the proper division. Two outputs are supplied by U26; the LOAD CLOCK, which is an active low signal of one DOT CLOCK duration, and the CHARACTER CLOCK, which is high for 4 and low for 5 DOT CLOCK periods. The positive going edge of the LOAD CLOCK and the CHARACTER CLOCK occur simultaneously.

The CHARACTER CLOCK is counted by Ull and Ul8. This pair of binary counters is preset to 31 hex (or 37 hex) and count to 90 hex. Thus they count either 96 or 90 CHARACTER CLOCKS. The choice of either 96 or 90 CHARACTER CLOCKS is provided by jumper Jl. When it is installed Ul8 and Ull count 96 CHARACTER CLOCKS and a 13.478 mHz crystal must be used. When the jumper is left out, 90 CHARACTER CLOCKS are counted and a 12.636 mHz crystal must be used.

The preset of Ull and Ul8 define the left hand margin of the display. Counts 40 hex through 7F hex define the 64 successive displayed character positions and counts 80 hex through 8F hex define the right hand margin. The outputs of Ul8 provide the 4 lowest order address bits (AO, A1, A2, and A3) to the screen memory. The QA and QB outputs from Ul1 provide the two higher order address bits (A4 and A5). The QC output from Ul1 controls the horizontal margin blanking. When QC is low, the screen is blanked; when it is high, characters can be displayed. The QD output from Ul1 provides the horizontal sync advance and will be discussed later in this section.

When Ull reaches a count of 9, the output of nand gate U9 presets
Ull and Ul8 back to a count of 31 hex (or 37 hex) and the horizontal
cycle repeats itself.

At the same time the preset of U11 and U18 occurs, the ROM counter U25 is incremented. The ROM counter counts the horizontal scan lines that make up a row of characters and supplies the line number to the character generator ROM. The ROM counter is preset to a count of 15 and counts from 0 to 11. Therefore it counts 13 horizontal lines per character. U13, U14, and U15 decode the output from the ROM counter and supply it with a load pulse when it reaches a count of 11. This load pulse is used to preset the ROM counter to 15.

The load pulse which presets the ROM counter also increments the row counters U27 and U28. The row counters count the number of rows which are displayed and supply the screen memory with the four highest order address lines (A6, A7, A8, and A9). The row counters are preset to zero

and count to 19. When count 19 is reached, nand gate U17 supplies U27 and U28 with a load pulse and presets them back to count zero.

The row counters also supply the signals that provide vertical margin blanking. When U27 and U28 reach a count of 16, they provide a signal which blanks the screen (QA output of U27). This blanking is needed so only 16 rows are displayed and no "Wrap Around" occurs. This same signal is also used to create the vertical sync advance.

The vertical sync advance line is used to trigger a dual monostable multivibrator Ul6. One-half of Ul6 is used to generate a user adjustable delay pulse. The width of this pulse is adjusted by VR1. This pulse is then used to trigger the other half of Ul6 which provides a vertical sync pulse (typically 700us). By setting VR1 the user can then adjust the vertical sync timing with respect to the video output, thus allowing the vertical position to be "adjusted" to the particular monitor used.

The horizontal sync advance line, mentioned earlier, is used in much the same way as the vertical sync advance line. The QD output from Ull is used to trigger one-half of a monostable, U8, which generates a delay determined by VR2. This delayed generator is used to trigger the other half of U8 which provides the horizontal sync pulse (typically 3us). By setting VR2 the user can then adjust the horizontal sync timing with respect to the video output, thus allowing the horizontal positioning to be "adjusted" in much the same manner as the vertical.

## SCREEN MEMORY

The screen memory (U20, U21, U22, U23, U31, U32, U33, and U34)

consist of eight 250ns 2102's. All of the screen memory chips are held enabled (pin 13 low). Memory addressing is provided by four tri-state buffers (U19, U29, U30 and U35) which select addressing from one of two possible sources: external address from the computer or internal character address from U11, U18, and U28. The computer always has priority with respect to the screen memory and the write enable input (pin 3) to the screen memory chips is active only when the computer is doing a screen write operation.

#### CHARACTER GENERATION

The outputs from the screen memory are connected to the character inputs of U12, the character generator ROM. This ROM has seven character address inputs, four row select inputs, and seven data outputs. The row select inputs, as mentioned earlier, are connected to the row counter U25. The data outputs are connected to U5, a synchronous parallel—in serial—out shift register.

U5 is loaded by the LOAD CLOCK and shifted by the DOT CLOCK. The serial output line of U5 (pin 13) is connected to an exclusive-or gate (U4). This gate performs an exclusive-or operation between the shifted serial output and the cursor control circuitry to provide an "inverted video" cursor block.

The output of the previously mentioned exclusive-or gate is then routed to U2, a four input nand gate. This gate combines all of the blanking signals (horizontal blanking, vertical blanking, and board-enable blanking) with the video.

The output of U2 is sent through another exclusive-or gate, U4,

which allows the entire screen to be inverted (black on white). This option is provided by the first position on the dip switch. When the switch is on, normal video (white on black) is displayed. When the switch is off, reverse video (black on white) is displayed.

The output of the inverted video exclusive-or gate is connected to Ul, the video output gate. Ul combines the video signal with the horizontal and vertical sync pulses that are generated by the previously mentioned one-shots, U8 and U16. R17, R18, and R19 set the voltage ratios of the video level and the sync level. The final video output is coupled through the output capacitor, C9.

### CURSOR

A CMOS inverter, U6, is connected as a self oscillating RC feedback oscillator. The .5 second period of this oscillator is set by R21 and C20. The output of this oscillator is connected to R22 and then inverted by another gate in U6. The input to this gate can be shorted to ground by switch position 2 on the dip switch, thus allowing the cursor to appear as a solid inverted video block or as a hardware blinking inverted video block (when the switch is on, the cursor is solid - when it is off, it will blink).

The output of the gate described above is connected to the reset line on U3, a "D" type flip-flop. U3 is used to clock the data from bit 7 of the screen memory to the previously described video inversion exclusive-or gate, U4. When the output of U6 is low, U3 is held in a reset state and no video inversion occurs. When the output of U6 is high, video inversion can occur if bit 7 of the screen memory is high, thus the cursor

will appear to blink.

Any character in the screen memory can appear as an inverted video cursor simply by setting bit 7 of that character location high.

## DEBUG INSTRUCTIONS

- 1) Visual Check: CAREFULLY (95% of problems come from these errors)
  - 1.1 Pins bent under sockets
  - 1.2 Pins folded out
  - 1.3 Solder splashes
  - 1.4 Cold solder, missing solder

INSERT BOARD: Remove all other boards: Turn on machine

- 2) Check Voltages:
  - 2.1 plus 5 volts at plus of C3
  - 2.2 plus 5 volts at plus of C4
  - 2.3 minus 3.3 volts at minus of Cl6
  - 2.4 plus 12 volts at plus of C15


#### 3) Timing Chain

It is not possible to debug the timing chain without an oscilloscope. If there is no scope available, return board to factory. See instructions in warrantee.

- 3.1 Character Clock: See Fig. 1
  - A) Dot Clock: Check at IC 26 pin 2

    This signal is a square wave with period of 75 nsec
  - B) Load Clock: Check at IC 26 pin 11 74 nsec low, 600 nsec high
  - C) Character Clock: Check at IC 7 pin 10 300 nsec high, 375 nsec low
  - D) AO at IC 18 pin 14 Square wave with period of 1.35 usec
    Also check at IC 34 pin 7
  - E) (not on Fig. 1)
    Al at IC 18 pin 13
    Square wave with period of 2.7 usec
    Also check at IC 34 pin 5
  - F) A2 at IC 18 pin 11 Square with period of 10.8 usec

    Also check at IC 34 pin 15
  - G) A3 at IC 18 pin 11 Square with period of 10.8 usec Also check at IC 34 pin 14



CHARACTER CLOCK TIMING (all times in (nsec) nanoseconds)

FIG. 1

### 3.2 Horizontal Timing: See Fig. 2

- A) High count enable at IC 11 pins 7 and 10 Narrow high going pulse with period of 10.8 usec
- B) A4 at IC 11 pin 14
  Square wave with period of 21.6 usec

  Also check at IC 34 pin 2
- C) A5 at IC 11 pin 13
  See Fig. 2 for timing

  Also check at IC 34 pin 1
- D) Horizontal screen blank at IC 11 pin 12 43.2 usec high, 21.6 usec low Screen blanked while low
- E) Horizontal Sync Adv at IC 11 pin 11 10.8 usec low, 54 usec high
- F) Horizontal Reset at IC 11 pin 9
  Narrow negative pulse with period of 64.8 usec

HORIZONTAL TIMING
(all times in (µsec) microseconds)
FIG. 2

## 3.3 Line Counter: See Fig. 3

- A) Line Clock at IC 9 pin 11 Narrow negative going pulse with period of 64 usec
- B) Line Bit O (QA output) at IC 25 pin 14 See Fig. 3 for Timing
- C) Line Bit 1 (QB output) at IC 25 pin 13 See Fig. 3 for Timing
- D) Line Bit 2 (QC output) at IC 25 pin 12 See Fig. 3 for Timing
- E) Line Bit 3 (QD output) at IC 25 pin 11 See Fig. 3
- F) Line Reset (load input) at IC 25 pin 9
  Narrow negative pulse with period of 832 usec

LINE COUNTER TIMING

(all times in (µsec) microseconds)

FIG. 3

### 3.4 Row Counter: See Fig. 4

- A) Row Clock at IC 25 pin 9 Negative pulse with period of .83 msec
- B) A6 (QO output) at IC 28 pin 14
  Square wave with period of 1.664 msec
  Also check at IC 34 pin 4
- C) A7 (Q1 output) at IC 28 pin 13
  Square wave with period of 3.328 msec


  Also check at IC 34 pin 16
- D) A8 (Q2 output) at IC 28 pin 12 See Fig. 4

Also check at IC 34 pin 6

- E) A9 (Q3 output) at IC 28 pin 11 6.656 msec high,  $\approx$  10 msec low Also check at IC 34 pin 8
- F) Vertical Sync Adv at IC 27 pin 14 13.312 msec low, 3.32 msec high
- G) Row Counter Reset (load input) at IC 27 pin 9
  IC 28 pin 9
  Negative pulse with period of 16.64 msec

#### 4) Video

- A) Access Blanking: At IC 2 pin 12 Should be high unless board is Accessed
- B) Open switch at Position 1 Check IC 4 pin 11 for presence of high frequency video signal
- C) Close switch at Position 1 Video should invert



ROW COUNTER TIMING
(all times in (msec) milliseconds)
FIG. 4

- 5) Sync: See Fig. 5
  - A) Horizontal delay at IC 8 pin 4
    Pulse width should vary with adjustment of HPOS control VRZ
    from 750 nsec to 8 usec
  - B) Horizontal sync at IC 4 pin 1 low 60 usec, high 4.5 usec
  - C) Vertical Delay at IC 16 pin 4
    Pulse width should vary with VPOS control (VR1)
    from 200 usec to 3 msec
  - D) Vertical Sync at IC 4 pin 2 Low 16.6 msec, high 190 usec
  - E) Composite Sync at IC 4 pin 3
- 6) Bus Access

Plug a CPU into the computer and connect the front panel. Close switches at Positions 3 thru 8. Turn on and hit rest and examine location  $\phi$ 

- A) ENABLE at IC 37 pin 9 Should be low
- B) ACCESS BLANK at IC 10 pin 8 Should be low
- C) ADDRESS MUX

at IC 19 pin 1 - should be high at IC 19 pin 15 - should be low

- D) Deposit each data bit, one at a time. These should then appear on the front panel data lights.
- E) Check IC 34 pins 8, 6, 16, 4, 1, 2, 15, 14, 5, 7 All should be low
- F) Examine location Q3FF
  Repeat step E but all should be high
- 7) Cursor
  - A) Cursor Blink at IC 6 pin 13 Square wave with period of 1 sec
  - B) Open switch at Position 2
    Deposit FF at location Ø
    Connect video monitors
    Cursor should blink

FIG. 5

```
VIDEO DISPLAY DRIVER
                         5/4/78
A E000
EGGO
                          0005 *
E000
                          0010 *
EQQQ
                          0015 #SOFTWARE VIDEO DRIVER FOR IA-1100, VB1-B, & VDM
E000
                          0020 *
E000
                          9925 *CHANGE SCROLLING SPEED BY TYPING A NUMBER DURING OUTPUT
E000
                          0030 * (1(FAST)-9(SLOW))
E000
                          0035 *
E000
                          0040 *STOP DISPLAY BY TYPING SPACE BAR, RESTART BY TYPING
E000
                          0045 * ANY OTHER CHARACTER
E000
                          0050 *
E000
                          0055 *CALL ROUTINE AT "STRT" WITH CHARACTER IN ACCUMULATOR
E000
                          9060 ¥
EQQ0
                          0065 *NOTE: A SCREEN CLEAR (CTRL-L) MUST BE FIRST CHARACTER SENT
E000
                          9970 * TO DRIVER UPON SYSTEM INITIALIZATION TO SET UP SCREEN
E000
                          0075 * AND PROPER SCROLLING
E000
                          0080 *
E000
                          0085 *MAY BE PLACED IN PROM IF SCRATCHPAD RAM IS PROVIDED
E000
                          0090 * FOR "VDMF" AND "NEWSP". ALSO: THIS DRIVER USES
E000
                          0095 * ABOUT 16 BYTES OF THE USER'S STACK.
EQQQ
                          0100 *
E000
                          0105 *MAY 4: 1978 REF! DR: DOBB'S JOURNAL: V#2:ISSUE 10:P: 13
E000
                          0110 *
E000 E5
                          0115 STRT
                                       PUSH
                                                            SAVE SYSTEM REGISTERS
E001 D5
                          0120
                                       PUSH
                                             Ð
E002 C5
                          0125
                                       PUSH
                                             P
E003 F5
                          0130
                                       PUSH
                                             PSN
                                                            FCHARACTER IN ACCUM-
E004 2A D2 E0
                                                            *GET SCREEN POSITION POINTER
                          0135
                                       LHLD
                                             VDMP
E007 FE 00
                                       CPI
                          0140
                                             ODH
                                                            FIS IT A CARRIAGE RETURN?
E009 CA 28 E0
                          0145
                                       JΖ
                                             CR
                                                            TYES: SCROLL: OUTPUT A CR
ECOC FE 5F
                          0150
                                       CPI
                                             5FH
                                                            FIS IT AN UNDERLINE(BACKSPACE)?
E00E CA 22 E0
                          0155
                                       JZ
                                             PS.
                                                            FYES, MOVE CURSOR BACK
E011 FE 00
                          0160
                                       CPI
                                             OCH
                                                            FIS IT A CTRL-L (FORM FEED)
E013 CA BO E0
                          0165
                                       JZ
                                             CLEAR
                                                            PYES-ERASE ENTIRE SCREEN
E016 FE 20
                          0170
                                       CPI
                                             20H
                                                            #DON'T DISPLAY CONTROL CHARACTERS
E018 DA 6D E0
                          0175
                                       JC
                                             SPEED
                                                            FEXIT TO CHANGE SPEED
E019 77
                          0180
                                       MOV
                                             M.A
                                                            FIT MUST BE DATA
E01C 23
                                             H
                          0185
                                       INX
                                                            SUPDATE SCREEN POSITION
E01D 36 A0
                          0190
                                       MVI
                                             MedAch
                                                            PUT CURSOR ON SCREEN
                                                            FIEST FOR LINE OVERFLOW
E01F C3 34 E0
                          0195
                                       JMP
                                             LINGV
E022 36 20
                          0200 BS
                                       MVI
                                             M: 20H
                                                            *REMOVE CURSOR
E024 28
                          0205
                                       DCX
                                             Н
                                                            JBACK UP POINTER
E025 C3 1D E0
                                       JMP.
                          0210
                                             BS-5
E028 36 20
                          0215 CR
                                       MVI
                                             M: 20H
                                                            FCHAR IS A CARRIAGE RETURN
E02A 7D
                          0220
                                                            FUPDATE NEXT CHAR POSITION
                                       MOV
                                             A-L
E028 E6 C0
                          0225
                                       ANI
                                             OCOH
E02D C6 40
                          0230
                                                            FSETTING UP FOR NEW LINE
                                       ADI
                                             40H
E02F 6F
                          0235
                                                            *ADDRESS OF NEW LINE
                                       MOV
                                             L. FA
E030 3E 00
                          0240
                                       MUI
                                             A+0
E032 8C
                          0245
                                       ADC
                                             H
E033 67
                          0250
                                       MOV
                                             H-A
E034 22 D2 E0
                          0255 LINGV
                                       SHLD
                                             UDMP
                                                            #SAVE POINTER FOR NEXT CHAR
E037 3E 7F
                          0260
                                       MVI
                                             A+7FH
E039 A5
                          9265
                                       ANA
                                             L
E03A C2 6D E0
                          0270
                                       JMZ
                                             SPEED
                                                            FEXIT
E03D 36 20
                          0275
                                       MUI
                                             M: 20H
E03F 21 C0 CF
                          0280
                                       LXI
                                             H-OCECOH
                                                            FSET UP DATA LINE (LINE 16)
```

4/

CN

4				D3 31				
	E843			<del>E8</del>	8288	CXI	UDMP H: OCC40H	150 LINES OF SCREEN DATA
	E048 E048				0305	ΕXI	₽•03C0H D•0CC00H	TOP OF SCREEN SET UP
	E04E				0305 SCROL	MOV	A.M	#START SCROLLING UP
	E04F				0310	STAX	Ð	
	E050				0315	INX	Н	
	E051				0320	INX	D.	ACCOUNT POUNT
	E052 E053				0325 0330	DCX XRA	P A	FCDUNT DOWN FCLEAR STATUS WORD
	E054				0335	CMP	P	115 LINES SCROLLED?
	E055		4E	E0	0340	JNZ	SCROL	NOT YET COMPLETE
	E058				0345	CMP	C	
	E059				0350 0355	JNZ	SCROL H-OCFCOH	ISTILL NOT COMPLETE RESET DATA LINE TO LINE 16
	E05F			Lr .	0360 ERASE	LXI MVI	M+20H	FRUT BLANK ON SCREEN
	E061		20		0365 ENHSE	INX	H	FIGT PERMY ON SCREEN
	E062				0370	MOV	A+L	
	E063				0375	ANI	3FH .	·
	E065				0380	JNZ	ERASE	FLINE NOT YET ERASED
	E068			CF	0385 0390	LXI MVI	H:OCFCOH M:OAOH	FRESET DATA LINE TO LINE 16 FPUT CURSOR ON SCREEN
	E06D			EQ ~ 65	0395 SPEED	CALL	STATS	FLOOK AT KEYPOARD STATUS
	E070				0400	CNZ	GETIT	FIF BUSY, GET ASCII DATA
	E073	3A	D4	EO ,	0405	LDA	NEWSP	FLOAD NEW SPEED BYTE
	E076			die	0410	MOV	H-A	FCHANGE SPEED WITH ASCII 1-9
	E077		80		0415	DCX	L+80H	FDELAY ROUTINE FOR VARIABLE
	E079				0420 DELAY 0425	MOV	A.H	# CUTPUT SPEED
	E078				0430	ORA	A	
	E070	C2	79	E0 V	0435	JNZ	DELAY	#JUMP FOR MORE TIME
	E07F				0440	POP	PSW	GET READY TO RETURN TO USER PROGRAM
	E080				0445	POP POP	<u>n</u>	
	E081 E082				0450 9455	POP	H FI	
	E083				0460	RET	A Property of the Control of the Con	
	E084	CD	DP	EO.	0465 GETIT	CALL	DATA	FINPUT ASCII FROM KEYBOARD
1	E087				0470	CPI	<b>'9'+1</b>	FIS CHAR AN ASCII 1-97
	E089			EO .	0475	JNC	WAIT '1'	FT00 BIG
	EOBE EOSC			EΛ	0480 0485	CPI JC	WAIT	TOO SMALL
	E091				0490	PUSH	PSW	
	E092		0F		0495	ANI	QFH	FREMOVE ASCII PIAS
	E094				0500	PUSH	P	#SAVE TEMPORARILY
	E095				0505	MOV	C#A	FSAVE DELAY NUMBER
	E096 E097				0510 0515	XRA - STC	A	FCLEAR ACCUMULATOR FINITIALIZE DELAY CARRY BIT
	E098				0520 LESS	DCR	Ċ	DECREASE DELAY NUMBER
	E099		ΑO	EO	0525	JZ	FOUND	FSTOP ROTATING DELAY BIT
	E09C				0530	RAL		SHIFT DELAY BIT LEFT
	E09D		98	ع ( الحريب EC	0535	JMP	LESS	NEXT ROUND
	E0A0			50 What I	0540 FOUND	POP STA	P NEWSP	FRESTORE REGISTERS
	EOA1 EOA4		114	EV	0545 0550	POP	PSW	
	EOA5	. –			0555 0555	RET		
	EOA6		20		TIAW 0000	CPI	20H	FIS IT A SPACE BAR?
	ECAB			-	0565	RNZ		*NO-CONTINE
	EOA?						STATS	#WAIT TILL A KEY IS PRESSED ## BEFORE CONTINUING
	EOAC EOAF		нУ	EV	0575 0580	JZ RET	MAIT2	- PERMIC CANITACTES
	EORO		οó	£C	0585 CLEAR		H+OCCOOH	FCLEAR SCREEN
	EOB3				0590	MOI	A:NFLAG	
								•

```
E085 32 FF CF
                          0595
                                      STA
                                             SCREN
                                                           FRAVE FLAG IN LAST SCREEN LOCATION
E088 3E 20
                          0600 CLER1
                                      IVM
                                             A+20H
E08A 77
                                      MOV
                          0605
                                             M:A
EQBB 23
                                      INX
                          0610
EOBC 3A FF CF
                          0615
                                      LIIA
                                             SCREN
EORF FE 20
                          0620
                                      CPI
                                             20H
E001 02 R8 E0
                          0625
                                      JNZ
                                             CLER1
                                                            ICONTINUE CLEARING
E0C4 21 C0 CF
                                      LXI
                                                           FRESET DATA LINE TO LINE 16
                          0630 DONIT .
                                             H-OCECOH
E007 36 A0
                          0635
                                      MVI
                                             HCAOH
                                                            PRESTORE CURSOR TO SCREEN
E009_22 02 E0
                          0640
                                      SHLD
                                             UDMP
                                                           FSAVE SCREEN POINTER
EOCC AF
                                      XRA
                          0645
                                             A
                                                           ICLEAR VDM-1 STATUS LATCH
                                             0C8H
EOCD D3 C8
                          0650
                                      DUT
EOCF C3 6D EO
                                       JMP
                                             SPEED
                          0655
E002
                                             92H
                          9669 VIMP
                                      DS
E004 00 00
                          0665 NEWSP
                                      DU
                                             OOH
EOD6
                                                           FEND OF SCREEN FLAG
                          0670 NFLAG
                                     EQU
                                             CAAH
EOD6
                                                           FEND OF SCREEN MEMORY
                          2675 SCREN EQU
                                             OCFFFH
EODS
                          0680 *
EOD9
                          0685 *THESE ARE AUXILIARY ROUTINES FOR I/O THAT ARE
EQD6
                          0690 * NORMALLY PART OF THE CALLING PROGRAM: THEY ARE
                          0695 * USED HERE FOR INPUT OF SCROLLING SPEED FROM
EOD9
                          0700 * THE KEYROARD
EOD6
EQD6
                          0705 *
EOD9
                          0710 STAT
                                      EQU
                                             OD5H
                                             OD4H
EQD6
                          0715 KBD
                                      EQU
                                                           FINPUT FROM STATUS PORT
                                             STAT
EODS DR D5
                          0720 STATS
                                      IN
                                             808
                                                           FLOOK AT STATUS BIT ONLY
E0D8 E6 80
                          0725
                                      ANI
                          0730
                                      RET
EODA C9
                                                           FINPUT FROM DATA PORT
                                      IN
                                             KPD
EODB DB D4
                          0735 DATA
                                             7FH
                                                           #STRIP PARITY
EODD E6 7F
                          0740
                                      ANI
EODF C9
                                      RET
                          0745
SYMBOL TABLE
                                                                    DELAY E079
PS
      E022
             CLEAR EOFO
                           CLER1 E098
                                        CR
                                               E028
                                                      DATA
                                                            EODB
                                                                    LESS E098
                                         GETIT EOR4
                                                      KBD
                                                            0004
             ERASE EOSF
DONIT ECC4
                           FOUND EGAG
                                         SCREN CFFF
                                                      SCROL EG4E
                                                                    SPEED EOGD
             NEWSP EOD4
                           NELAG COAA
```

YDMP.

STRT E000

E0D3

WAIT EGA6

WAIT2 EOA9

61

€093

004

500A,

LINOV E034

STAT CODS

STATS EOD6

# REVISIONS LIST

# IA-1100 Video Display Board

- Rev. 0 Initial Release
- Pev. A The board has been improved with the addition of a 50/60 Mz jumper option and a composite video jack.

# PARTS LIST

# INTEGRATED CIRCUITS

Ul.			•				•							٠	٠,		7406
U2, 1	11.7 .																74LS20
U3, 1	U10.	•								٠						٠	74LS74
U4							•	•							•	•	74LS86
U5 .		•	• .	•		•		•	•					•	٠		74166 or 74LS166
U6 .		•	•			•	•				٠		٠.		•	٠	4049
υ7.		٠	٠				•	•	•	•	٠		•	•	•		74LS04
V8, 1	J16.			•	•		٠	•	•	•	•		•		•	•	74LS221
U9, 1	J14.			•	•		٠	•	•	•	•	•			•	٠	74LS00
U11,	U18	, T	125	,	U2	6,	Į	J27	,	U2	28		•		•	•	74LS163
U12.				٠.	•			•	•	•	•		٠		•	•	6571A or 6574 (Motorola)
U13			•		•		•		٠	•				•	•	•	74LS10
U15.	• . •	•	•	•	•	•	•	•		٠		•	•			•	74LS32
U19,	U24	, T	129	,	<b>U3</b>	Ο,	Į	135	j.	•	•	٠		٠	•	•	74LS367.
U20,																	
U31,	U32	<b>,</b> .T	133	,	U3	4		•	•	•	•	•	•		•	٠	21F02 (250ns - 2102)
U37.											•						8131

#### CAPACITORS

Cl, C7
C2 10 pf ceramic
C3, C4, C14, C15, C16 10 uf electrolytic
C5, C6, C20
C8, C10, C11, C12,
C18, C19, C21
C9 100 uf electrolytic
C17 470 pf ceramic
C22

All capacitors should have a working voltage of 15 volts or higher.

## PARTS LIST CONTINUED

## RESISTORS


21, 22									390 ohms, .25 watts
									4.7% ohms, DIP res. pac
R3, R4, R14,	n.2	23.					•		4.7K ohms, .25 watts
R5, R13									
R15, R22									10K ohms, .25 watts
R16									•
									330 ohms, .25 watts
									270 ohms, .25 watts
									75 ohns, .25 watts
									1000 ohms, .5 watts
									5.6 meg. ohms, .25 watts
									50K ohm trimpot


Note: R6 - R12 have been replaced by UR1.


# HISCELLANEOUS PARTS


01,7	<u>γ2.</u>	٠										7805 (LM340T-5)
												voltage regulators
Y1.									•	•		13.478 or 12.636 series
												resonant crystal
D1												12 volt zener diode, 1 watt
D2.			•			•		•				3.3 volt zener diode, 1 watt

- 1 SPST eight position DIP switch.
- 25 sixteen-pin IC sockets
- 11 fourteen-pin IC sockets
- 1 twenty-four pin IC socket
- 1 video output cable with male RCA connector
- 1 RCA phono jack (female receptor) (such as IEH PJP5116-1 or SMK Electronics SQ 3001)









# CUT ALONG LL

# **USER'S CRITIQUE**

To make this manual more useful to you, our customer, we will appreciate your comments and recommendations on any improvements to this nanual you feel are needed. After using this manual, please take the first opportunity to complete this questionnaire and return it, postpaid, to the factory where your comments will be given every consideration. Thank you.

	ed enough and useful?		
Yes, No.	Comment		
Were the manual sections well or Yes, No,	ganized?  Comment	·	
GRAPHICS How would you rate the quality Excellent, Adequate			
Were there enough illustrations the	roughout the manual? Comment		
Were the tables clear and easy to Yes, No,	follow?  Comment		
TEXT How would you rate the quality Excellent, Adequate			
If there are particular paragraph your comments.	s, instructions, etc., you feel need clarification	o or rewriting, pl	ease identify them and ac
your comments.			
GENERAL COMMENTS			
GENERAL COMMENTS			
GENERAL COMMENTS  Respondent Company			

## NO POSTAGE NECESSARY IF MAILED IN U.S.A.