The Standard of Excellence in Microcomputer Systems.

IMSAI

MDC-DIO

USER MANUAL

Carter Marine Eng., Inc.
505 Beatrice Street
Venice, Florida 33595

IMSAI Manufacturing Corporation
San Leandro, CA

IMSAI

MDC-DIO

Shugart SA400 Mini-Floppy

with DIO Controller

January, 1978

The following manual is divided into four sections. The first section is a guide for the installation of the Shugart Mini-Floppy and interface boards (DIO and PDS). It includes all the information necessary for power and control signal cabling and diagrams to complement these instructions. Diskette handling and use are also described. The second section contains information on the floppy disk system as a whole including system theory of operation and user guide. Section III provides pertinent information on the DIO and PDS boards including schematics and assembly diagrams The last section is a reprint of the Shugart documentation provided with the drives.

SECTION I

INSTALLATION

The drive and interface boards (DIO and PDS) are assembled, tested and ready for installation. The instructions below provide information first on satisfying the power requirements and second, cabling the drives to the DIO board.

To start, unpack the unit. Do not throw away any packing material until all parts are accounted for. This unit includes:

> Shugart Mini-Floppy Disk Drive
> Cable AP
> MDC-DIO Harness Cable
> DIO Controller consisting of:
>> DIO Board
>> PDS Board
>> Board Interconnect Cable

We recommend that you save the shipping cartons in case the need arises to ship any of the above components.

POWER CONNECTION

The SA400 Shugart Mini-Floppy requires the following voltages:

Voltage	Regulation	Typical Current	Max Current
+12VDC	±.6VDC	.9A	1.8A *
+5VDC	±.25VDC	.5A	.7A

*   The 1.8A maximum may occur only during the pack motor start or if the pack motor is stalled.

The MDC-DIO harness is the power cable for the SA400. One end of the cable is a conector which will mate with the drive DC power connector J2, the other end is 4, color-coded, stripped and tinned wires.

Three power connections options will be discussed.

EXTERNAL

The diagram below details which wires carry the various voltages. This is a very general description and we recommend that you first refer to the other options before choosing this one.

INTERNAL REGULATOR CARD

Power may also be taken from the mainframe. However, this option requires that a regulator card be used to provide the necessary voltages. Refer to the following diagram for a schematic representation of the card.

INTER MOTHERBOARD REGULATORS

If you are connecting the MDC-DIO to a PCS-80/15 or 80/30, you may use the auxiliary regulator option on the EXP-10 motherboard. Although there is provision for +12 VDC and +5VDC regulator chips on the EXP-10, the components may or may not presently be installed on the EXP-10 depending on which options have been purchased. The following parts MUST all be present to supply the MDC-DIO power requirements:

	Location	ITEM
( )	U3	7812 +12V Regulator
( )	U1	7805 +5V Regulator
( )	C6	2.2 uF Tantalum Capacitor
( )	C2	2.2 uF Tantalum Capacitor
( )	C1	2.2 uF Tantalum Capacitor
( )	J1	6-Pin Male Connector

As stated above, your EXP-10 may or may not have these items installed. Carefully check each part listed against the EXP-10 in your chassis. If any item is not there, it will have to be installed. DO NOT ATTEMPT TO INSTALL A PART WHILE THE EXP-10 IS ATTACHED TO THE CHASSIS. To remove the EXP-10, first shut the power off then remove all PC boards that are plugged into the motherboard. Next, detach all power connections from the power supply. There are seven tab-style power connectors on the left edge of the EXP-10 board and 4 ground connections along the right-hand edge. A screwdriver may be used if these connectors are difficult to remove. Next, detach any Molex connectors that will hinder removal. Finally, unscrew the nuts that hold the EXP-10 to the chassis and lift the motherboard from the chassis. Refer to the appropriate section of your User's Manual (PCS-80/15: Section III-C; PCS-80/30: Section III-D) for instructions for installing regulators, tantalum capacitors and connectors. While the EXP-10 is disconnected, it is a good time to install any extra edge connectors to accomodate the two new boards. Refer to either of the above for instructions on EXPM insertion if new edge connectors are required. Reconnect the EXP-10 to the chassis again referring to either of the above sections.

Once any and all necessary modifications have been made, the wire end of the MDC-DIO harness may be terminated with a connector to mate with the EXP-10 at J1 or may be added to a pre-existing connector already attached at J1. Refer to the drawing below for proper pin assignments on the connector. Finally, while the power is still off plug the MDC-DIO harness into connector J1.


CONTROL SIGNAL INTERCONNECTION

Now that the power requirements have been satisfied, the control signal interconnection can be completed. First, press the DIO and PDS boards into the edge connectors. The EXPM is a high quality edge connector and is possibly very stiff so be sure that the board is seated all the way down. Connect the DIO and PDS using the short 26-pin cable. Note the orientation of pin 1 (the red line.)

To connect the SA400 to the DIO, cable AP will be used. Refer to the drawing below for proper connection. Again, note the orientation of pin 1 (the red line) in the drawing and be sure to observe its proper alignment.

This completes the installation procedures for the MDC-DIO. The Mini-Floppy is now ready for use. Read further for instructions on Diskette handling and use.


OPERATION

If you have just received the Mini-Floppy, the door is probably closed (the face of the drive is smooth). To open, press gently on the top of the latch (the side toward the circuit board). Turn the power on and the drive is now ready to accept a diskette.

) load a diskette, first remove it from the paper sleeve. ΝOTE: diskettes should always be stored in this sleeve to protect them from dust, sunlight and other destructive elements. Notice that there is a plastic disk enclosed in a paper package with a square notch on one side and two round notches beside an exposed

area (see the diagram below). This constitutes the diskette; do not remove the plastic disk from the paper package. To insert the diskette into the drive, hold it such that the edge with the two small notches will go in first and the small circle on the diskette is on the same side as the red LED on the drive. Push the diskette all the way in and close the door; the diskette will automatically align itself. NOTE: it is good practice not to power up or down with a diskette in the drive. If you have purchased IMDOS (IMSAI Multi Disk Operating System) with your MDC-DIO, refer to the IMDOS System User Guide, Section 9 (starting on page IMDOS - 49) for instructions on "booting" the system.

LABEL

SECTION II

THE FLOPPY DISK SYSTEM

SYSTEM COMPONENTS

The IMSAI Floppy Disk System consists of a Controller Set and a Drive Assembly.

The Controller Set is composed of two boards, the DIO (Floppy Disk Interface) and the PDS (Programmable Data Separator).

The DIO contains all the control logic necessary to drive the floppy disk from the IMSAI PCS-80 or VDP-80 and plugs into the standard S100 Bus. It contains 2K bytes of ROM/EPROM for the Floppy Firmware and 256 bytes of RAM for its intermediate storage.

The PDS contains a programmable data separator which is based on a phase locked oscillator to ensure a high level of data integrity and to permit the detection of IBM 3740 format Address Marks and other Address Marks with missing clock patterns. It can be programmed to separate Frequency Modulated (FM) data at 125 or 250kHz or Modified Frequency Modulated (MFM) data at 500 KHz.

The Floppy Disk Drive can be any of the following drives:

Shugart Model SA800 for single or double density recording

PERSCI Model 270 for single or double density recording

GSI Model GSI-110 for single or double density recording

Shugart Model SA400 for single density recording

The SA400 is a Mini Floppy and contains .65M bits of formatted data storage. The Model 270 is a dual floppy drive and contains 3.88M bits of formatted storage in single density or 9.14M bits of formatted storage in double density. The SA800 and GSI-110 are standard drives and contain 1.94M bits of formatted storage in single density or 4.57M bits of storage in double density.

THEORY OF OPERATION

PREFACE

This section is intended to help the User gain a general
understanding of how the IMSAI Floppy Disk System functions as a
whole. The operation of a theoretical floppy disk system is
first presented to convey a general understanding of the
principles involved in floppy disk transfers. Once this is
achieved the operation of the IMSAI Floppy Disk System is
explained.

Systems Operation does not cover the detailed logic and timing
functions. If this information is desired the User should
reference the Theory of Operations section for the individual
system component.

I. FLOPPY DISK SYSTEMS IN GENERAL

A floppy disk system allows for the storage and retrieval of
blocks of data between the main system memory and a storage
medium, the floppy diskette.

The floppy disk system shown in Figure 1 provides the
framework for a discussion of the processes involved in
general floppy disk transfers. This floppy disk system is
assumed to interface to a main processing system and is
composed of two major elements:

    1) a controller
    2) a drive


Figure 1 A Simple Floppy Disk System

The controller contains all of the logic necessary to interface the floppy disk drive with the main processing system. All transfer routines are taken care of by the main processor. Note that control resides with the main processor only.

The drive contains the floppy disk storage unit which utilizes a movable read/write head to access information stored on a flexible diskette.

DATA FORMATS

The data on the diskette is organized into tracks and sectors.

A track can be conceived of as a circular ring with its center located at the physical center of the diskette. If the read/write head is located a "distance" n from the center of the diskette, the nth track is defined as the area passing directly under the head in one complete revolution of the diskette.

Each track consists of a number of sectors. A sector is composed of preamble information, a data block, and postamble information. (See Figure 2)

The preamble information will normally contain: 1) a set pattern to indicate the start of a sector; 2) the track address; and 3) the sector address.

The data block contains the actual data transferred from the system's main memory.

The postamble information will normally include: 1) a number of check characters and 2) a gap to fill the end of a sector.

WRITE PROCESSES IN A SIMPLE FLOPPY DISK SYSTEM

Assume there exists a block of data located in the system RAM which is to be stored on a floppy diskette. For simplicity, assume that the block size is equal to the sector data block size. In order to set up the transfer, the processor needs to get the address of the data block in system RAM and the location of the destination on the diskette (track and sector). During the transfer, the controller needs to compute check characters for the block of data being transferred.

Figure 2 Tracks and Sectors

The check characters are used to verify the validity of the data when the block is read back into memory.

At this point the processor tells the floppy controller to position the head over the destination track and sector on the diskette. Once the floppy acknowledges it has positioned the head over the correct location, the processor sets the write enable and executes the transfer a word at a time until the block transfer is complete.

The check characters are then stored in the postamble, and the write enable is turned off. The process of writing onto the diskette is complete.

READ PROCESSES IN A SIMPLE FLOPPY DISK SYSTEM

Transferring a block of data stored on diskette to the main processor's memory involves a similar process. The processor first needs to get the location of the data block on the diskette (track and sector) and the address of the destination in the system RAM.

The processor then commands the floppy to position the head over the desired track and sector. When the floppy acknowledges it has found the requested track and sector, the processor begins reading the data from the diskette into a previously defined storage area until the block read is complete.

The check characters (CRC) are then read and checked to insure the validity of the data.

II.   THE IMSAI FLOPPY DISK SYSTEM

The IMSAI DIO Floppy Disk System consists of a Controller and Drive Assembly. The Controller contains all of the logic necessary to interface up to four standard floppy disk drives and three mini floppy disk drives. The firmware, located in the Controller's 2K bytes of ROM/EPROM contains the driving software to operate the floppy disk drive in any of the supported Data Formats.

DATA FORMATS

All data is recorded on the floppy disks using soft sectoring with sector sizes of 128 bytes. Recognition of the individual sectors is accomplished by using unique patterns of clock and data bits to identify the start of sectors. The data or clock bits are recorded on the diskette as flux reversals.

Most flexible disk files today operate with Frequency Modulation (FM) encoding. The rules for FM encoding are:

1.   Write data bits (D) at the center of the bit cell.

2.   Write clock bits at the leading edge of the bit cell.

Examination of the rules show that a penalty is paid in clocking bits, and if the code could be made more efficient by elimination of clock bits then higher information densities could be achieved.

BIT CELLS

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |

FM

Figure 3   FM Encoding

Such a technique was devised several years ago and is commonly called Modified Frequency Modulation or MFM. This encoding scheme has been used successfully on high performance disk drives such as the IBM 3330 and IBM 3340. The rules for MFM are:

1.   Write data bits (D) at the center of the bit cell.

2.   Write clock bits at the leading edge of a bit cell if:

    A)   No data bit has been written in the previous bit cell and,

    B)   No data bit will be written in the present bit cell.

BIT CELLS

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |

MFM

Figure 4   MFM Encoding

The mini floppy disk uses only FM recording at 125 kHz (8 microseconds per bit cell). Standard floppy disks record FM at 250 kHz (4 microseconds per bit cell) or MFM at 500 kHz (2 microseconds per bit cell). For IBM 3740 compatability, FM recording is used in conjunction with the standard IBM sector organization. In order to use MFM, the user must ensure that both the floppy disk drive and diskette in use are capable of operating in the double density mode. Figures 5, 6 and 7 give the sector organizations used. The definitions of the terms for the charts are as follows:

* G4A = Gap from physical index to index AM sync.
* S   = # of bytes for data separator sync prior to
        any AM -- includes a minimum of two bytes before any AM
        plus sync up requirement.
* AM = One unique byte not written per the encode rules.

FM Encode	Hex Byte	Missing Clocks
Index AM	FC	Bit cells 2,4
ID AM	FE	Bit cells 2,3,4
Data AM	FB	Bit cells 2,3,4
Deleted Data AM	F8	Bit cells 2,3,4

MFM Encode	Hex Byte	Missing Clock
Index AM	OC	Bit cell 3
ID AM	OE	Bit cell 3
Data AM	OB	Bit cell 3
Deleted Data AM	O8	Bit cell 3

Bit cells 1 (high order) thru 8 (low order)

```
G1 (Gap 1) = Gap from index AM to ID AM sync
        ID = Four binary bytes of track and sector address
       CRC = Two cyclic redundancy check bytes (IBM or
             equiv.)
G2 (Gap 2) = Gap from ID CRC to data AM sync - includes
             speed variation, osc. variation and erase core
             clearance of ID CRC bytes. Prior to write gate
             turn on for update write.
      Data = User data
** WG off = Write gate turn off after data field update -
             usually one byte to prevent write turn off
             affecting CRC byte.
```

** G3 (Gap 3) = Gap from WG OFF to next ID AM sync -
              includes speed variation and osc. variation for
              previous update write and preamp recovery for
              next read ID
      G4B = Gap after last G3 to physical index - includes
              remaining speed variation and osc. variation for
              format write
  G4 (Gap 4) = Last gap prior to physical index equal to
              G3 and G4B - includes total speed variation and
              osc. variation for format write.

          *contained in IBM format but reason unknown
          **G3 bytes and WG. OFF are same hex bytes and
            their combined total used to be called Gap 3.

MAIN PROCESSOR CONTROL OF FLOPPY DISK FUNCTIONS

Execution of a disk transfer operation is determined by Command
Strings which reside in the main processor's memory. The
execution of these Command Strings are initiated from the Main
Processor by means of a subroutine call with a command byte in
the A register. This Command byte contains a BYTE COMMAND number
of 0 in the 4 high order bits and a pointer number to a
particular Command String in the 4 low order bits.

WRITE PROCESSES IN THE IMSAI FLOPPY DISK SYSTEM

MAIN PROGRAM PROCESSES

Assume there exists a block of data located in the main system
RAM to be transferred to floppy disk. The main processor needs
to first set-up the COMMAND STRING in main memory with 1) the
command number for a sector write; 2) a position for the Status
Byte; 3) the destination track and sector number and 4) the
address in memory of the data block to be transferred.

The main processor then executes the subroutine call to initiate
the execution of the write. The acknowledgement of a completed
operation will be indicated by a non-zero value being stored in
the status word of the COMMAND STRING and contained in the
accumulator on the return from the subroutine call.

FIRMWARE PROCESSES

The output word 0 is decoded by the DIO firmware as being a
command to execute from the COMMAND STRING located in the System
RAM. The Command Number is decoded as a write operation.

TRACK POSITIONING

A request is issued to the DIO to load the head, position the head, sync the PDS, and then to synchronize on the ID Address Mark. The DIO then places the processor in a WAIT state until it has found the desired missing clock pattern.

Once the DIO has recognized the Address Mark, it raises the READY line, allowing the processor to read and check the track address. A compare is made to see if the head is positioned over the desired track. If not, the direction and Step lines are used to reposition the head over the destination track.

SECTOR POSITIONING

Again, the processor issues a request to the DIO to synchronize on the ID Address Mark. The processor is again placed in a WAIT State until the ID Address Mark is recognized. Once the processor is allowed to continue, it reads and checks track and sector number, this time looking for the destination sector. If the head is verified to be positioned over the desired sector, the processor waits for the gap before writing the sync 0 bytes, the Data Address Mark, 128 bytes of data, and the 2 CRC characters according to the Data Format.

COMPLETION OF THE OPERATION

At this point, the Write operation is complete and the firmware will indicate the results of the operation to the Main System by storing a non-zero value in the Status Word of the COMMAND STRING, and returning from the subroutine.

READ PROCESSES IN THE IMSAI FLOPPY DISK SYSTEM

MAIN PROGRAM PROCESSES

To prepare for a Read operation the main processor sets up the COMMAND STRING with:

1) The Command Number for a sector read;
2) A position for the Status Byte;
3) the track and sector number for the data block to be read from the diskette;
4) the Address of the destination in Main memory.

The main processor then executes the subroutine call to initiate the READ operation.

FIRMWARE PROCESSES

As before, the firmware will receive the call from the main program and decode it as a command to execute from the COMMAND STRING located in the System RAM.

The Command Number is decoded as a READ operation and the processor positions the read/write head over the desired track and sector as before. Once the head is correctly positioned, the processor waits for the Data Address Mark. When the Data Address Mark is recognized, 128 bytes of data are read into the RAM. The two CRC characters are then read and checked to verify the data block.

acknowledge completion of the READ operation, the firmware will store a non-zero value in the Status Byte. This value is also passed to the calling program in the A register when the return is executed.

Physical Index

5208 bytes

REPEATED FOR EACH RECORD

	INDEX	MK		ID FIELD					DATA FIELD						
G4A G4A	SYNC	AM	G1 G1	SYNC	AM	ID	CRC	G2 G2	SYNC	AM	DATA	CRC	WG OFF	G3 G3	G4B G4B
# of Bytes															
40	6	1	26	6	1	4	2	11	6	1	128	2	1	26	247
Hex Byte															
00	00	FC	00	00	FE	Note 1	Note 2	00	00	Note 3	Note 4	Note 2	FF	00	00

Binary Byte

Update Write

Notes:

1 – Track Addr, Zeroes, Sector Addr, Zeroes
2 – Generated by CRC Generator which should be IBM or equiv.
3 – FB for data field or F8 for deleted data field
4 – User data

Figure 5 – Recommended FM Format   (26 Records – IBM 3740 Compatible)

Figure 6 – Recommended MFM or M²FM Format (58 Records)

Notes:
1 – Track Addr, Zeroes, Zeroes, Sector Addr, Zeroes
2 – Generated by CRC Generator which should be IBM or equiv
3 – 0B for data field or 08 for deleted data field
4 – User data

Physical Index

3161 Bytes

REPEATED FOR EACH RECORD

ID FIELD: SYNC | AM | ID | CRC
DATA FIELD: SYNC | AM | DATA | CRC | WG OFF

	G1	SYNC	AM	ID	CRC	G2	SYNC	AM	DATA	CRC	WG OFF	G3	G4B
# of Bytes	16	4	1	4	2	6	4	1	128	2	1	16	103
Hex Byte	00	00	FE		Note 2	00	00	Note 3	Note 4	Note 2	FF	00	00
Binary Byte				Note 1									

Update Write

Notes:

1 – Track Addr, Zeroes, Sector Addr, Zeroes
2 – Generated by CRC Generator which should be IBM or equiv.
3 – For data field or for deleted data field
4 – User data

Figure 7 – Recommended Mini FM Format (18 Records)

USER GUIDE

ADDRESS SELECTION

The DIO Floppy Disk Interface is designed to plug into the standard IMSAI backplane. The interface occupies address locations E000 Hex to EFFF Hex and uses two I/O port locations. The I/O ports used are switch selected to be XE Hex and XF Hex where X can be any hex digit from 0 to F. The DIO is designed so it can be used with RAM locations using the same addresses, providing that the RAM Memories use A16 (Backplane pin 16) to disable their address selection logic. In this case, the two I/O ports are used to enable and disable the DIO from responding to these addresses. The DIO can also be jumper configured to operate with an IMSAI IMM Board. The following paragraphs give the jumper and program requirements for the various possible configurations.

SINGLE DIO INTERFACE WITH NO OVERLAPPING RAM ADDRESSES

Upon receiving a reset command, the DIO is enabled and no further I/O instructions need be executed for the DIO. The I/O ports should be jumper selected to be I/O ports which are NOT used in the rest of the system.

SINGLE DIO INTERFACE WITH OVERLAPPING RAM ADDRESSES

Upon receiving a reset command, the DIO is enabled. To disable the DIO (thus enabling the RAM locations of the same address) an OUT XE instruction should be executed. For the I/O instructions, the contents of the A Register (i.e. the data value) is not used and can be any value. An OUT XF instruction will reenable the DIO. The value of X should be switch selected to be unique to that DIO and the appropriate output instruction executed to enable or disable the DIO for DIO and RAM references respectively.

CAUTION: Note that this definition precludes the transfer of data directly to or from the RAM locations E000-EFFF using the DIO Floppy Disk System.

MULTIPLE DIO INTERFACES IN A SINGLE SYSTEM

Multiple DIO Interfaces may be used in a single system by selecting a different set of I/O ports (e.g. a different value of X) for each DIO. Then the derived DIO can be enabled, or all of them disabled for referencing overlapping RAM Memory. In addition, the reset command jumpers should be inserted so that the primary DIO board is enabled and the others are disabled by

the Reset Command.

DIO INTERFACE USED WITH AN IMSAI IMM BOARD

If an IMM board is being used, the DIO board may be jumpered to
reside in the top 65K of the Megabyte Address Space. Within this
65K, it still resides at E000-EFFF and the above alternatives do
not exist for overlapping RAM Memory and multiple DIO's.

DRIVE SELECTIONS

The DIO board requires switch settings to delineate the type of
standard floppy drive and the recording format for that drive
for use by the Firmware. These switch values are read by the
Firmware when bootstrapping and each time the system is
initialized to determine the type of drive. The results are
stored in the DIO RAM Memory. The value in the RAM Memory is
then used by the Firmware when transferring data to or from the
disks. In this manner, the same physical drive can be used,
under program control, to read and record in different formats.
For more complete information on how to do this, the reader is
referred to the Programming Options section of this Guide.

JUMPER AND SWITCH SELECTIONS

This section gives the physical configuration requirements to
accomplish the above alternatives. The switches at location U3
are used for the I/O Port selection and the Drive selection. The
discrete jumper locations are called out alphabetically as shown
on the assembly diagram.

STANDARD SWITCH SETTINGS

Switches 1 - 4: Address Assignments
   DIO 1 Set to D hex
   DIO 2 Set to E hex

	OFF	ON
Switch 5	Shugart / GSI	PERSCI
Switch 6	Double (MFM)	Single (FM)
Switch 7	8085	8080
Switch 8	Not Used	

NOTE: For the purpose of illustration, DIO
1 is set for D hex, Shugart drives, single
density and 8085 processor. DIO 2 is set
for E hex, PERSCI drives, double density,
and 8085 processor. Your DIO may or may
not be so configured.

ADDRESS ASSIGNMENT

The standard address assignments are selected by switches 1 - 4. The assignment for the first DIO is D and E for the second. Note that a 1 corresponds to OFF on the switch.

DRIVE SELECTION

The type of standard drive used is selected by switch 5. For PERSCI drives this switch should be ON, for GSI or Shugart drives it should be OFF.

RECORDING FORMAT SELECTION

The recording format used by the standard drives is selected by switch 6. It should be ON for single density FM and OFF for double density MFM.

MPU SELECTION

Due to differences in system clock frequency the type of MPU being used must be set in switch 7. It should be ON for 2 mHz 8080 (MPU-A) systems and OFF for 3 mHz 8085 (MPU-B) systems.

RESET COMMAND SELECTION (L,M,N)

Standard DIO has a trace from L to M and this causes the DIO to be enabled by a Reset Command. To cause it to be disabled, cut the trace from L to M and insert a jumper from M to N.

IMM SELECTION (A,B; C,D,E; F,G,H; I,J,K)

To jumper a DIO for use with an IMSAI IMM board make the following changes:

        Cut trace from A to B
        Cut trace from D to E, add jumper from C to D
        Cut trace from G to H, add jumper from F to G
        Cut trace from K to J, add jumper from I to J

SYSTEM BOOTSTRAP

A "bootstrap" is a short program which reads another program from some storage medium into system RAM and executes it. This simple, yet general procedure gives the user freedom to load in any kind of operating system s/he desires. The IMSAI Floppy Disk System bootstrap reads sector 1 of track 0 from drive 0 into system RAM at 0-7F and then jumps to location 0. Drive 0 of the

standard drive is used by the boostrap starting at E000 and drive
0 of the mini drive is used by the bootstrap starting at E003.

The following procedure should be used when bootstrapping from
an IMSAI IMDOS System Diskette in an IMSAI 8080 system. Refer to
the PCS-80 or VDP-80 operator manual for other systems.

1. Insure that the diskettes are removed from the
    drives.

2. Power up the computer.

3. Power up the floppy disk drive.

4. Insert a system diskette in drive 0.

5. Set the ADDRESS switches for E000 (standard drive) or
    E003 (mini drive) and press EXAMINE. A "C3" should
    appear in the DATA lights.

6. Press RUN.

At this point, the operating system should automatically load
and run.

If a hardware error occurs the bootstrap will be retried until it
is successful, or until it is stopped.

PROGRAMMING GUIDE

A. Introduction

An Assembly Language Program stored in the 8080 System
Memory is necessary to access the Floppy Disk. To use the
IMSAI Floppy Disk System, the User must understand how to
write such a program.

In order to accomplish this, the User may think of the
Floppy Disk as a subroutine called from the 8080
Microprocessor System.

The program which will access the Floppy Disk System
utilizes TWO TYPES OF INSTRUCTIONS:

1. BYTE INSTRUCTIONS and
2. A COMMAND STRING INSTRUCTION

BYTE INSTRUCTIONS are subroutine calls to the Starting Address in the Floppy Disk Firmware.

A COMMAND STRING is a series of consecutive words located in the System Memory.

The processes which need to take place within this program are described as follows:

START.....SET UP THE COMMAND STRING IN RAM FOR
          A PARTICULAR DISK OPERATION

          ISSUE THE SUBROUTINE CALL TO INITIATE THE
          EXECUTION OF A DISK OPERATION

          CHECK THE VALUE OF THE A REGISTER OR STATUS WORD
          IN THE COMMAND STRING FOR AN INDICATION THAT THE
          DISK OPERATION WAS SUCCESSFULLY COMPLETED.

END........

The sections of the USER GUIDE which follow give the detailed information necessary to WRITE THE FLOPPY DISK ACCESS PROGRAM.

B.   Command Types

These are two basic Command types available for control of the DIO Floppy Disk System:

    1)   the BYTE COMMAND and
    2)   the COMMAND STRING

Both of these commands are executed by making subroutine calls to the DIO firmware with the Byte Command Value in the A register. The Command String is executed when a Byte Command of 0 is passed to the firmware. There are two subroutine entry points for the commands in the DIO firmware:

    E006 – Entry point for commands using standard
           drives
    E009 – Entry point for commands using mini drives

In addition to the basic commands, there is an Initialization Command. This command is executed by making a subroutine call to E00C, and is the same regardless of the drive type. An Initialization Command must be executed after power up or a RESET before any attempt is made to execute one of the two basic commands. It is automatically

executed when the DIO bootstrap is used or the system is booted using any version of the MPU-B firmware.

C.   BYTE COMMANDS

The Byte instruction is an eight bit word structured so that the upper four bits contain the BYTE INSTRUCTION NUMBER and the lower four bits contain either a pointer number or a drive select number, depending on the command used. (See Figure 9.)

DATA BIT 7	DATA BIT 6	DATA BIT 5	DATA BIT 4	DATA BIT 3	DATA BIT 2	DATA BIT 1	DATA BIT 0

BYTE COMMAND ──────────────│────────────── DRIVE SELECT OR POINTER NO.

Figure 8 Byte Command

The Byte Instructions are listed below according to the Byte Instruction Number (the hex number contained in the upper four bits of the Byte Instruction).

COMMAND 0:   Execute Command String from pointer.
                    This command will take the pointer number
                    from 0 to 15 and execute the Command String
                    pointed to by that pointer. Note that prior
                    to using this command the pointer address
                    must have been initialized using Command 1.

COMMAND 1:   This command will cause the floppy
                    firmware to take the next two bytes passed to
                    it by the master program and use these as the
                    new address for the pointer specified. Note
                    that three bytes must be output to the DIO
                    firmware from the main program to properly
                    execute this command.   (BYTE COMMAND NUMBER,
                    LOW ORDER ADDRESS, HIGH ORDER ADDRESS)

COMMAND 2:   Restore Drive causes the floppy
                    controller to execute a restore command
                    (position the head over track 0) on any or
                    all drives selected the next time that drive
                    is referenced.

COMMAND 3:   Set software Write Protect causes the
                  controller to set a Write Protect on all of
                  the drives which are selected. Note that in
                  an initialized state all drives come up WRITE
                  ENABLED and therefore the WRITE PROTECT must
                  be reset whenever power goes on.

COMMAND 4:   Software WRITE ENABLE causes the
                  microprocessor or the floppy controller to
                  remove the WRITE PROTECT on any or all drives
                  selected.

COMMAND 5 through COMMAND 15 perform no operation.

POINTERS

The pointer is a number from 0 to 15 which signifies that
one of 16 addresses be used as the address of the Command
String in Main Memory. Byte Commands 0 and 1 will take the
lower four bits of the Byte Instruction Word as a pointer
number to a Command String address. Note that Byte Command
1 is used to initialize the addresses of the pointers, while
Byte Command 0 will execute the Command String pointed to by
the lower four bits of the Byte Command Word.

On   system   initialization,   the   sixteen   pointers are
initialized with the following default values (all in
hexadecimal).

0:	0080	4:	4000	8:	8000	C:	C000
1:	1000	5:	5000	9:	9000	D:	D000
2:	2000	6:	6000	A:	A000	E:	E000
3:	3000	7:	7000	B:	B000	F:	F000

DRIVE SELECT NUMBERS

Byte Commands 2, 3 and 4 will take the lower four bits of
the Byte Instruction Word as a Drive Select number. A drive
is selected (0-3) if its corresponding bit is a 1.   A
command with no drives selected does no operation.

Figure 9 Drive Select Numbers

D.   COMMAND STRING INSTRUCTIONS

Command String Instructions are indirectly executable and
are stored in a variable length Command String in the Main
Program RAM.

Figure 10   Command String Instructions

All Command Strings consist of at least four bytes of
information. The definition of each 8 bit byte in the
Command String is given below.

BYTE 1 - Command Byte

This byte contains a command number in the upper
hexadecimal digit and the drive select number in the
lower digit. The opertion for each Command Number is
defined in the next section and a drive is selected
(0-3) if its corresponding bit is a one (bits 0-3).

BYTE 2 - Status Byte

This byte indicates to the master program the results
of the last disk operation. This byte is set non-zero
at the completion of the Command String by the DIO
firmware. The same value is returned in the A
register. If bit 7 is set, it indicates that the
operation was not completed successfully. Bit 0 only
is set on successful completion.

BYTE 3 and 4 - Track Address

Two bytes are allowed for the track address for future
expansion. At this time, Byte 3 must be 0, and Byte 4
contains a value to specify on what track the operation
should be performed. The range is from 0 to 76 for
standard drives and 0 to 34 for mini drives.

BYTE 5 - Sector Number (when required)

This byte contains a value to specify on what sector
the operation should be performed. The sector numbers
are 1 to 18 for mini drives, 1 to 26 for standard
drives using single density and 1 to 58 for standard
drives using double density.

BYTE 6 and 7 - Memory Address (when required)

Two bytes are used to contain the Memory Address to or
from which data is to be transferred for Disk read or
write operations. Byte 6 contains the least
significant half of the address and Byte 7 the most
significant half. Byte 7 MAY NOT contain E0 hex,
since this would result in an attempt to transfer data
to or from the same addresses occupied by the DIO.

COMMAND TYPES

The individual Command String commands are listed below by
the command numbers - the upper four bits of the Command
Byte.

COMMAND 0

NOT USED

COMMAND 1

The WRITE SECTOR command causes the floppy controller
to write the data from the location pointed to by Bytes
6 and 7. Byte 6 contains the least significant half of
the data buffer location, and Byte 7 contains the most
significant half. The data is written in the sector
specified in Byte 5.

COMMAND 2

READ SECTOR: The sector number contained in Byte 5 is read and the data is transferred to the data buffer location contained in Bytes 6 and 7. Byte 6 contains the least significant half of the data buffer location, and Byte 7 contains the most significant half.

COMMAND 3

The FORMAT TRACK command uses no additional bytes and causes the floppy controller to write a format on the selected track number. This command destroys all previous information on the track and should be used with caution to initialize new diskettes.

COMMAND 4

The VERIFY SECTOR command causes the floppy controller to read and verify the redundancy check on the selected sector. NO DATA TRANSFER to the main processor's memory is initiated. Byte 5 for this command contains the sector number which is to be verified.

COMMAND 5

The WRITE DELETED DATA SECTOR MARK command causes the floppy controller to write a deleted data mark in the data portion of the sector number contained in Byte 5.

E. USE OF THE COMMAND STRING INSTRUCTIONS

Use of the Command String Instructions is detailed in the following discussion.

1. SET UP A POINTER TO A COMMAND STRING

By using Byte Command 1, the program may set the value of a pointer. The main program will pass a 1X to the DIO firmware where X is a pointer number (0-15). Following this it will pass 8 bits and HH is the high order 8 bits of the address.

Once this is accomplished, the Command String beginning at address HHLL may be referred to by the pointer number X.

2.   SET UP THE COMMAND STRING WITH ALL REQUIRED
     INFORMATION

a)   Load the Command Number and Drive Select
          Number in BYTE 1.
     b)   Load a zero in the Status Byte (optional).
     c)   Load a zero in BYTE 3.
     d)   Load the track number in BYTE 4.
     e)   Load BYTES 5-7 as required by the operation
          being performed.

3.   ISSUE A BYTE COMMAND 0 TO INITIATE THE EXECUTION
     OF A COMMAND STRING

     The processor will pass a 0X to the DIO firmware where
     X is a pointer number causing the Command String
     pointed to by X to be executed.

4.   WAIT FOR THE COMPLETION OF THE OPERATION

     The firmware completes the requested operation and
     returns the status in the A register and the Status
     Byte. If an error is indicated, the processor may at
     this time take appropriate actions.

     EXAMPLES ARE GIVEN IN THE SECTION ON SYSTEM TESTING.

F.   ERROR SPECIFICATION FOR THE STATUS WORD

     An error is indicated in the status word by BIT 7 being
     set. BITS 6, 5, and 4 are used to identify the class of
     error. The specific error is indicated in the low order
     nibble (BITS 0 through 3) of the status byte. The error
     classes and specific error codes are as follows:

     BIT 6 set (Cx)

     Bit 6, if set to a 1, indicates that an error was detected
     in the Command String. The specific error codes are:

          C2 - No drive was selected.

          C3 - Greater than one drive was selected.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

USED FOR ERROR
MESSAGE DECODING

ERROR INDICATOR
1 = ERROR
0 = NO ERROR

1 = ERROR IN
COMMAND
STRING

1 = RECOVERABLE
SYSTEM ERROR

1 = HARDWARE ERROR

Figure 11 Status Word

C4 - An illegal command number was contained in the string.

C5 - There was an illegal track address in the string.

C6 - There was illegal sector address in the string.

C7 - There was an illegal data buffer location in the string.

BIT 5 set (Ax)

Bit 5, if set, indicates that there was a system error which may be recoverable by the operator. The specific error codes are:

A1 - The selected drive was not ready for operation.

A2 - The selected drive is hardware write protected, and an attempt to initiate a write operation on this drive was performed.

A3 - The selected drive is software write protected, and an attempt was made to initiate a write on this

drive.

BIT 4 set (9x)

Bit 4, if set, indicates that there was a hardware malfunction which inhibited completion of the operation. The specific error codes are:

91 - The selected drive is not operable; that is, the controller was unable to position over track 0, or the drive was not ready during an operation.

92 - A track address error has occurred when attempting to read or write data onto the drive. An attempt is made 3 times to reposition the head over this track prior to indicating the error.

93 - A data synchronization error occurred; that is, the floppy controller was unable to find the selected sector number on the track prescribed within the permissible time. An attempt is made 3 times to reposition the head prior to indicating the error.

94 - A CRC error occurred in the ID sector when attempting to locate the sector for read or write. This error is retried 20 times prior to submitting it as an error.

96 - A CRC error occurred in the data portion of the sector when the data was read. This error is retried 20 times prior to submitting it. The data is transferred independent of the error.

97 - A deleted data address mark was encountered when attempting to read data from the prescribed sector. The data is transferred independent of the error, and no CRC error was detected. No retries are performed.

PROGRAM OPTIONS

Under program control, the main program can alter the recording format used on a standard disk drive, modify the timing used by the DIO Firmware and program input/output pins on the 34 and 50 pin flat cables to use options available on the disk drives which are not supported by the firmware.

ALTERING RECORDING FORMATS

The first seven locations of the DIO RAM Memory are used to define the type of drive present and the recording format used for that drive. The locations are:

```
E800 - Specify drive 0 for the standard drives
E801 - Specify drive 1 for the standard drives
E802 - Specify drive 2 for the standard drives
E803 - Specify drive 3 for the standard drives
E804 - Specify drive 0 for the mini drives
E805 - Specify drive 1 for the mini drives
E806 - Specify drive 2 for the mini drives
```

These locations can be filled with the different values for defining the types of drives. Locations E804 to E806 must have a value of 6 to indicate a 125 kHz Single Density Mini Drive. Locations E800 to E803 can assume the following values:

```
2 - SA800 or GSI-110, Single Density
3 - SA800 or GSI-110, Double Density
0 - Persci 270, Single Density, Side 0 (Note 1)
4 - Persci 270, Single Density, Side 1 (Note 2)
1 - Persci 270, Single Density, Side 0 (Note 1)
5 - Persci 270, Single Density, Side 1 (Note 2)
```

> Note 1 - Locations E800 and E802 only.
> Note 2 - Locations E801 and E803 only.

These seven locations are loaded with the switch selected drive type and recording density each time Initialization Command or Bootstrap is executed.

The following table gives the Memory Addresses and Corresponding RAM locations for the registers.

Register Name		Memory Address	RAM Address
Output Control 1	(OC1)	E900	E80F
Output Control 2	(OC2)	E902	E810
Output Control 3	(OC3)	EA01	E811
Output Control 4	(OC4)	EA02	E812
Input Sense 1	(IS1)	E901	None
Input Sense 2	(IS2)	EA00	None

MINI DRIVE OPTIONS

> Motor On - Controlled by OC2, bit 4. Always
> turned on by DIO Firmware. 1 is on, 0 is off.

PERSCI DRIVE OPTIONS

>   Motor On - Controlled by OC4, bit 7. Always
>   turned on by DIO Firmware. 1 is on, 0 is off.

> * Remote Eject 0 - Controlled by OC4, bit 5.
>   Set to 1 for eject.

> * Remote Eject 1 - Controlled by OC3, bit 3.
>   Set to 1 for eject.

> * This feature only applies to those machines purchased
>   with the remote eject option.

SA800 and GSI-110 OPTIONS

Since the manufacturers have multiple options associated with a
single I/O pin, a list of the pins available and for input and
output options will be given.

Input Sense Pins

Pin 6 - Appears on IS1, bit 5
Pin 10 - Appears on IS1, bit 3
Pin 12 - Appears on IS2, bit 4

Output Drive Pins

Pin 2 - Driven by OC4, bit 6
Pin 4 - Driven by OC4, bit 0
Pin 12 - Driven by OC3, bit 1
Pin 14 - Driven by OC4, bit 5
Pin 16 - Driven by OC3, bit 0

DISK DRIVE OPTIONS

The DIO uses memory mapped transfers for transferring its I/O
data.   There are four output registers and two input registers
used for the control functions. For a complete description of all
bits in these registers the reader is referred to the User Guide
- DIO Board. When using the control ports, care must be taken to
ensure that all bits of that port are set appropriately.

SECTION III

FLOPPY DISK SYSTEM
DIO CONTROLLER

FUNCTIONAL DESCRIPTION

The IMSAI DIO Board is designed to operate with an IMSAI PDS Board to form a floppy disk controller. The controller provides for control of up to four standard floppy disks and three mini-floppy disks from the IMSAI PCS-80 and VDP-80 systems. The standard floppy disks can use either double-density or single-density recording techniques and can be drives supplied by Shugart Associates, General Systems International or PERSCI. The mini-floppy disk should be the type supplied by Shugart Associates. For single-density recording on standard drives, the data formats are fully compatible with the IBM 3740 format.

With the exception of the data separator (contained on the PDS Board), the DIO is a self-contained floppy disk interface. It contains 2K bytes of ROM/EPROM (in a single 2316/2716 chip) for the firmware which operates the floppy drives. Commands for the floppy drives (i.e. read sector or write sector, etc.) are executed by making subroutine calls to the entry points in the firmware. There are two entry points, one for standard drives and one for mini drives. There are also 256 bytes of RAM on the DIO Board, 128 are used by the firmware and the other 128 bytes are available as storage for the user program.

The DIO Board operates on a memory mapped basis and occupies 1000H locations. The addresses which are not used for the ROM/EPROM and RAM are used for memory mapped I/O. For large system users, the DIO Board can be configured (using hardware jumpers) to operate with an IMSAI IMM board. It has the capability of residing in the same location as RAM memory and can be switched in and out using I/O instructions.

Data is transferred between the floppy disk drives and the main system memory under program control. The CPU Ready line is used to introduce Wait States and thereby provide synchronization with the floppy disk drive data transfer rates.

This board of the floppy system is designed to make the operation as easy as possible for the end user. All initialization sequences and error recovery procedures are contained within the firmware in the floppy disk controller. Hence, if a hardware error is indicated by the floppy disk

firmware, it is an unrecoverable error and the user need not have error recovery procedures in his/her software. Similarly, the floppy firmware is designed to do the necessary head positioning and to remember the existing head positions, so the user need only execute read and/or write functions.

The communication between the master program and the DIO firmware uses subroutine calls (to fixed locations in memory) for passing single-byte commands to the firmware. The actual command is contained in the A-register when the call is made, and the resultant status from the execution of the command is contained in the A-register when the return is executed. The byte commands are immediately executed upon the subroutine call. One of these commands, a byte command of zero, informs the DIO firmware to execute a string command, and the command string is stored in the main system RAM.

The DIO firmware is designed to pick up from its internal RAM memory the type of drive and recording technique being used each time a read or write operation is requested. Therefore, under program control the main system program can modify RAM locations and change the recording format used on the same physical drive. Thus, a single-drive system is capable, under program control, of reading or writing IBM 3740 compatible diskettes and then switching to a high or double-density format to achieve economy in storage using the same physical drive. These settings are initialized by the initialization call to the value which is defined by the hardware switch settings on the DIO board. There are five different entries to the DIO firmware. Two are for the minifloppies, two for the standard floppies, and one to perform an initialization on the entire system.

THEORY OF OPERATION

The DIO Board is designed to operate with a data separator to form a complete floppy disk controller. It is used with the IMSAI Programmable Data Separator (PDS) Board to form the IMSAI Floppy Disk Controller which is capable of operating with minifloppy disks and standard floppy disks in either single density or double density. The minifloppies and standard floppie s are connected to the DIO using flat cables as recommended by the drive manufacturers. The minifloppies connect to J3 using 34-conductor cable and the standard floppies connect to J4 using 50-conductor cable. In either case, there is a one-to-one correspondence between the pin numbers and signals on the DIO connectors and those called out in the drive manual. The reader is referred to the manual for the particular drive used to identiy these signals for his system.

The PDS connects to the DIO using a 20-conductor flat cable attached to connector J2. All odd-number pins on this connector are signal ground. The signals contained on the even pins are as follows:

    Pin 2 - CLK DATA

        This signal is a high if there was a clock pulse in the previous bit cell. It is gated into the DIO on the low-to-high transition of the PLO shift pulse.

    Pin 4 - PLO SHFT

        This is the square wave output of the phaselocked oscillåtor. The low-to-high transition is used (one per bit cell) to shift the value of the data and clock lines into registers on the DIO.

    Pin 6 - /CLK

        This is a 2 mHz reference signal transmitted from the DIO to the PDS. It is used on the PDS for the self-adjust feature.

    Pin 8 - CLK A

        This is used with CLK B to define the format of the input data as follows:

CLK B	CLK A	Data Format
0	0	FM Data at 125 kHz
0	1	Not Used
1	0	FM Data at 250 kHz
1	1	MFM Data at 500 KHz

Pin 10 - /STD DATA

> This is the Raw Data input from the standard
> drives. A high-to-low transition is used to
> signify a pulse. It must be high when not being
> used.

Pin 12 - /MINI DATA

> This is the Raw Data input from the minidrives. A
> high-to-low transition is used to signify a pulse.
> It must be high when not being used.

Pin 14 - CLK B

> This is used with CLK A to define the format of the
> input data as described above.

Pin 16 - /CLR

> When low, this causes the PDS to be in a clear
> state which in turn forces the PLO Shift Output
> signal to be a high.

Pin 18 - /SYNC

> Input signal used by the PDS to properly phase
> itself during an input of zeroes on the raw data
> line.

Pin 20 - DATA IN

> This signal is a high if there was a data pulse in
> the previous bit cell. It is gated into the DIO on
> the low-to-high transition of the PLO Shift Pulse.

With the exception of the data separator, all the logic required
to interface with the floppies is contained on the DIO.   There
are two 8255 Programmable Peripheral Interface chips used to
generate and receive all signals except read and write data from

the floppies. They are also used to generate or receive other
control signals for the interface. All I/O operations in the
DIO Firmware are performed using Memory Mapped I/O. The reader
is referred to the User Guide -- DIO BOARD for a definition of
the addresses used and the bit assignments within the two 8255
chips.

The self-contained memory on the DIO consists of 2048 bytes of
ROM (or EPROM) and 256 bytes of RAM. The ROM is implemented
using a single 2316/2716 ROM/EPROM. The RAM is implemented using
two 8111 chips (each is a 256 x 4 RAM). The serializing and
deserializing of the data is accomplished using the two 74LS395
chips. These tri-state chips are usd so an internal data bus can
be used. The data bus provides bidirectional communication with
the two 8255 chips, the two 8111 RAMs, the two 74LS395 chips and
the S100 Bus Interface 8216 chips. The 2316/2716 ROM/EPROM also
gates its data onto the internal bus. The 8216 chips are
selected by the /BD SEL signal (discussed below) while the
direction of data flow is determined by the Backplane signal
PDBIN which is high when data flow is from the DIO to the MPU
Board.

There are three possible sources for an internal RESET signal for
the DIO. Two are low active back plane signals /POC and /EXTCLR.
These signals are ORed with an internal reset signal by the
74LS11 at U42. The internal signal is active (i.e. low) whenever
the +5 Volts from the regulator chip falls below approximately
4.25 Volts. This is detected by comparing the output voltage of
the Zener Diode CR1 (which is 3V) with the voltage at the base of
Q2 formed by the divider network of R9 and R10. When this is
less than 2.3V (+5V bus is less than 4.25V) Q1 is turned on
providing the low active signal.

As defined in the User Guide, the DIO may be enabled or disabled
using two I/O ports with addresses of XE (for deselect) and XF
(for select) where X is any hex digit. This is accomplished by
comparing the I/O addresses with the switch settings using the
74LS85 Comparator at U39. The A=B Input is active when the 4
LSB's (bits) contain an E or F and the /PWR signal is low. The
A=B output is ANDed with the SOUT signal at the 74LS08 gate
located at U26 to form a clock signal for the 74LS74 at U1. This
clock captures the value of AO and selects or deselects the DIO
on a high or low respectively. Note that the M, N and P jumper
configuration can be used to have the /RESET signal cause this
flip-flop to be initialized in the set (selected, M to N) or
reset (deselected, P to N) state.

Figure 1 shows the DIO address Decode Logic. The standard (trace present) jumper configurations are shown with the solid curved lines. For operation with the IMSAI IMM Board these traces must all be cut and the jumpers shown with dotted curved lines must be added. The 74LS21 at U32 (output pin 6) is used to form the board select signal. In either case, the 4 MS bits of the address must be an E (Hex) and the other Backplane signals must be low (indicating that this is a memory reference). For the standard case the select flip-flop must be set (U1-5) or with the IMM the four extra address bits must all be ones (thus putting the DIO in the topmost page) to complete the selection.

Figure 1 DIO Address Decode

The /BD SEL signal is then used to enable the ROM (or EPROM) if
All is low. This uses addresses E000 to E7FF Hex and is
accomplished by the 74LS32 at U22. If All is high then /BD SEL
enables the 8205 Decode chip at U23.

This selects eight 256-byte segments of the addresses from E800
to EFFF Hex. The User Guide defines the use of each of these
selections and defines the addresses used by the DIO Firmware.

Figure 2   DIO Bit Timing Generation

Figure 2 shows the bit timing generation for the DIO. During a
read operation the Write signal (U12 pin 7) is low causing the
two counters and the flip-flop to be held in the clear state. The
PLO SHFT signal from the data separator is used to generate the

timing and to form the SHFT (internal shift) signal. When Write
is high, the PLO SHFT signal is low and the DIO generates the
timing. The two sections of the 74LS04 at U9 with the feedback
resistors are used with the crystal to form a free-running 10 mHz
oscillator. Capacitor C1 is to ensure that the crystal is not
overstressed while C2 is used for pulse shaping.

The 74LS161 at U18 is then used to divide the 10 mHz signal for
the required speeds as follows:

CLK B	CLK A	Output Freq.	Bit Freq.
0	0	2.5 mHz	125 kHz
0	1	Not used	Not used
1	0	5.0 mHz	250 kHz
1	1	10.0 mHz	500 kHz

The output frequency (from U9-12) is used to determine the
amount of write precompensation and to keep it in proportion with
the bit rate. The 74LS161 at U19 divides the output of U19 by
ten; its output is divided in half by the 74LS74 at U1 to form
the bit frequency.

Figure 3   DIO Byte Timing

Figure 3 shows the Byte Timing for the DIO. The SHFT signal,
which is a square wave with a cycle time equal to a bit cell, is
divided by eight using the 74LS161 at U27 to form the BYTE RDY
signal. When reading, BYTE RDY is active when a full byte has
been assembled in the shift registers (i.e., the two 74LS395
chips). This byte must be read from the interface during the
next bit (as opposed to byte) time. When writing, BYTE RDY is
active during the bit time AFTER the parallel data from the CPU
has been loaded into the shift registers. Note that the division
is accomplished by sequencing the counter from 1 to 8. The

74LS21 at U33 is used to decode a count of seven when a write is in progress. Its output goes to the mode control of the 74LS395 chips and causes a parallel load of these chips on the leading edge of the clock which counts the 74LS161 to the BYTE RDY state. (Note that the clock signal for the 74LS395 chips is the inversion of SHFT.)

Figure 4 Ready Synchronization Logic

As discussed above, there is a single bit time used to accomplish the reading or writing of the parallel data from the CPU. The CPU is put into the Wait State to perform the required synchronization for this timing. The logic used to generate the ready signal is shown in Figure 4. The one-shot (74LS123) at U43 is used to ensure that the DIO does not cause continuous Wait State if there is a hardware malfunction. Its time constant is set longer than any Wait State required for normal operation and it is triggered each time the DIO is referenced. The /Q output is then ANDed with the internal wait signal (by the section of U25 with pin 1 as its output) in order to form the wait (PRDY) signal for the MPU.

Figure 5   CRC and Write Pulse Generation

All other registers in the system shift on the low-to-high transition of the SHIFT signal. Due to the long setup and hold times required by the CRC chip it is set to shift on the high-to-low transition of this signal. The one exception is when the CRC value is to be shifted from this chip onto the Data Out Line. At this time the CRC chip must also shift on the low-to-high transition of the SHIFT signal. This is accomplished by having the CRC SHIFT signal select an alternate clock input. This clock is generated by the one-shot (74LS123) at U37 which is triggered on the low-to-high transition of SHIFT.

For writing, the output of the CRC chip is shifted into the 74LS164 at U13. This is required because five bits of data (two previous bits, the bit being written and the next two bits to be written) are needed to properly encode and compensate the data being written for the MFM format. Finally, the SHIFT signal is used to determine when a clock pulse (SHIFT is high) or a data pulse (SHIFT is low) is to be written. These seven bits are used to select one of 128 locations in the PROM located at U14 and the data stored in each location determines whether a pulse is required and how it is compensated.

The signals PWR and PDBIN are ORed and the result ANDed with the
internal address decodes to prevent internal gating of signals
when there is not a legitimate memory reference. The output of
the 74LS08 at U26 is used to synchronize internal signals at the
end of the Wait State.

There are two different synchronization requirements for the DIO.
The first is waiting for the hardware to recognize the unique
clock and data pattern associated with the Address Marks for the
three formats. For a definition of these patterns, see the
Theory of Operation - Floppy Disk System. The recognition is
performed by comparing the five clock bits (ignoring the MSB and
two LSB) required to define the patterns. A 74LS85 at U15 is
used to compare with the clock data value (deserialized by the
74LS164 at U20) with the value loaded in the 8255 by the
firmware. When /SYNC RD goes low, the CPU is then put into the
Wait State (U25 pin 13 goes high) until a comparison is found
(U15 pin 6 goes high).

The other synchronization required is for the parallel transfer
of bytes between the CPU and the DIO. The low active decodes of
these signals are ORed by the 74LS11 at U42. Its output going
low causes the Wait State to be entered until the BYTE RDY signal
(from U27 pin 11) goes high indicating that output data has been
taken or input data is ready.

The remainder of the logic on the DIO is associated with the CRC
generation and testing and forming the clock and data pulses for
writing on the diskettes. A complete specification of the MC8506
CRC chip is attached, so this discussion will only describe how
it is used. Figure 5 shows the logic involved in the CRC and
write pulse generation. The serial input data comes from the
74LS395 shift register for both reading and writing. Therefore,
when in the read mode one trailer byte (after the two CRC bytes)
must be shifted into the shift register before sampling the /ALL
ZERO output to determine whether there was a CRC error.

The 3622 PROM has a 512 x 4 organization. The 512 locations are
divided into four quadrants by A7 and A8 for the different
encoding schemes as follows:

A8	A7	Used For
0	0	Encoding standard FM data
0	1	Not used
1	0	Encoding standard MFM data
1	1	Encoding the unique Address Marks for all formats

The 74LS166 shift register is parallel loaded twice per bit with the output of the PROM, once for the clock pulse and once for the data pulse. This is accomplished by having the output of the divide-by-ten chip at U19 (via U9 pin 6) activate the parallel load enable. There are 6 different values used in the PROM. The values and resultant compensation are as follows:

Prom Data	Pulse Compensation
0	No Pulse
1	Pulse, Compensated Heavy Late (300 ns)
3	Pulse, Compensated Light Late (100 ns)
7	Pulse, no compensation
B	Pulse, Compensated Light Early (100 ns)
F	Pulse, Compensated Heavy Early (300 ns)

The times in parentheses are calculated based on the fact that compensation is only used for MFM encoding and for these formats the shift pulse from U9 pin 12 will be a 10 mHz signal.

Note that the PROM outputs together with the gates at U26 and U22 insure that whenever a data bit in the 74LS166 is parallel loaded with a one, all bits to the right of it will also be a one. Therefore, pin 13 of U11 will go high once (if at all) and stay high until all of the bits are shifted out (eight shifts at most). This in turn will cause negative going pulses at J3 and J4. All drives which interface with the DIO detect the leading edge of input data pulses and ignore the pulse width. Hence the difference in timing of the leading edge of the pulse generates the desired precompensation at the drive.

USER GUIDE

The DIO Floppy Disk Interface is designed to function with a PDS
Programmable Data Separator to form a Floppy Disk Controller. The
DIO uses 1000 Hex address locations beginning at E000 Hex for its
self-contained ROM, RAM and Memory Mapped I/O. The following
paragraphs provide a detailed description of the address use
within the 1000 Hex locations. For jumper options available on
this board, the reader is referred to the User Guide - FLOPPY
DISK SYSTEM.

The format for the following discussion will be to give the
address locations in hex followed by a description of the use of
those locations.   Locations labeled as undefined will cause
indeterminate results if referenced with a read or   write
operation.

E000 to E7FF - Used to address the 2048 bytes of ROM contained
     on the board. The ROM contains all of the firmware required
     to operate all supported combinations of drives.   Use of
     the routines is described in the FLOPPY DISK SYSTEM - User
     Guide.

E800 to E8FF - Used to address the 256 bytes of RAM contained
     on the board. The first 128 bytes of RAM (E800 - E87F) are
     used for parameter and intermediate storage by the firmware.
     The parameters which may be changed by the user are
     described in the FLOPPY DISK SYSTEM - User Guide. The last
     128 bytes of RAM (E880 - E8FF) are not used by this system
     and may be used by other programs.

E900 - Output Control 1 register, write only. The individual
     bits of this register are used as follows:

     Bit 0 - Enable the CRC calculation on the CRC chip.

     Bit 1 - Bit 0 (LSB) of the four bit clock pattern which is
             used for identifying the soft-sectored Address
             Marks.

     Bit 2 - Bit 2 of the clock recognition pattern.

Bit 3 - Bit 3 of the clock recognition pattern.

Bit 4 - Enable a write on the selected drive. Controls
the Write Gate line for all drives.

Bit 5 - LSB of the Write Precompensation ROM group select.
These two bits are used as follows:

>   00 - FM Recording Format
>   01 - Not used
>   10 - MFM Recording Format
>   11 - Address Mark recording - used to write
>   AM's for all formats

Bit 6 - MSB of the Write Precompensation ROM group select.

Bit 7 - Enable the CRC bytes to be shifted out onto the
data line (for recording CRC)

E901 - Input Sense 1, read only. The individual bits contain
the following input values:

Bit 0 - Write Protect for selected Mini Floppy - 0 when
protected.

Bit 1 - Contains the value of Switch 6.

Bit 2 - Contains the value of Switch 5.

Bit 3 - Seek Complete Signal from selected PERSCI Drive -
0 when complete.

Bit 4 - Contains the value of Switch 7.

Bit 5 - Side 1 Ready from selected PERSCI Drive - 0 when
ready.

Bit 6 - T00 from selected Mini Floppy - 0 when positioned
over Track 0.

Bit 7 - Index pulse from selected Mini Floppy - 0 when
index pulse is present.

E902 - Output Control 2 register, write only. The individual
bits of this register are used as follows:

Bit 0 - Enable the Step line for Mini Floppy

Bit 1 - Enable the Drive Select 1 line for Mini Floppy.

Bit 2 - Enable the Drive Select 2 line for Mini Floppy.

Bit 3 - Enable the Drive Select 3 line for Mini Floppy.

Bit 4 - Enable the Motor On line for Mini Floppy

Bit 5 - Enable the Direction Select Line for Mini Floppy
(0 causes head to move out towards lower-numbered
track.)

Bit 6 - Bit 1 of the clock recognition pattern.

Bit 7 - Preset the CRC value in the CRC chip to all ones.

E903 - Write only, used to configure the 8255 chip containing
the above three locations. Must be loaded with 82 Hex
after any RESET pulse.

E904 to E9FF - Undefined.

EA00 - Input Sense 2, read only. The individual bits contain
the following input values:

Bit 0 - Contains the present value of the head load active
one shot. The value is a one if the heads are still
loaded on the selected drive.

Bit 1 - CRC value from the chip. Contains a zero when
okay.

Bit 2 - Write Protect-Side 1 from the selected
PERSCI
Drive - 0 when protected.

Bit 3 - Index pulse from the selected standard drive - 0
when index pulse is present.

Bit 4 - Disk Change line from Shugart Standard Drive.

Bit 5 - Ready Line from the selected standard drive. 0
when ready.

Bit 6 - T00 from the selected standard drive. 0 when drive
is over track 0.

Bit 7 - Write Protect from the selected standard drive -
0 when protected.

EA01 - Output Control 3 register, write only. The individual
bits of this register are used as follows:

Bit 0 - Enable the Low Current line for GSI Drives.

Bit 1 - Enable the Restore line for PERSCI Drives.

Bit 2 - Enable the Drive Select 3 line for GSI or Shugart
Drives.

Bit 3 - Enable the Drive Select 4 line for GSI or Shugart
Drives.

Bit 4 - Enable the Direction Select line for standard
drives. Zero causes head to move out towards
lower-numbered track.

Bit 5 - Enable the Drive Select 2 line for standard drives.

Bit 6 - Enable the Step line for standard drives.

Bit 7 - Enable the Drive Select 1 line for standard drives.

EA02 - Output Control 4 register, write only. The individual
bits of this register are used as follows:

Bit 0 - Enable the Head Load - Side 1 line for PERSCI
drives.

Bit 1 - Not used.

Bit 2 - MSB of the density select control. Used
with LSB
to select densities as follows:

        00 - 125 kHz FM (for Mini)
        10 - 250 kHz FM
        11 - 500 kHz MFM

Bit 3 - LSB of the density select control.

Bit 4 - Enable the Head Load line for standard drives.

Bit 5 - Enable the Remote Eject - Side 0 line for PERSCI
drives.

Bit 6 - Enable the Side Select line for PERSCI drives.
A one selects side 1.

Bit 7 - Enable the Motor On line for PERSCI drives.

EA03 - Write only, used to configure the 8255 chip containing the above three locations. Must be loaded with 90 Hex after any RESET pulse.

EA04 to EAFF - Undefined.

EB00 - Read only, Address Mark Synchronous read input. Reading this address causes the CPU to be put into a Wait State until there is a compare in the clock value compare logic. When the comparison occurs, the data byte corresponding to the clock byte is input on the data lines.

EB01 to ECFF - Undefined.

ED00 - Read only, Byte Complete Synchronous read. Reading this address causes the CPU to be put into a Wait State until the next serial byte from the drive is ready for parllel input.

ED01 to EDFF - Undefined.

EE00 - Write only, Byte Complete Synchronous write. Loading this address causes the CPU to be put into a Wait State until the Controller is ready to accept the next parallel output byte.

EE01 to EEFF - Undefined.

EF00 - Write only. Loading this byte causes the head load active one shot to be triggered, independent of the data value.

EF01 to EFFF - Undefined.

U1	74LS74	R1	
U2	74LS175	R9	
U3	16 PIN DIP JMPR.	R11 THRU R16	1K 10% ¼W
U4 U5 U7 U8	7416	R2 R3 R4	330 10% ¼W
U24	2716 WITH 24 PIN SOCKET	R5 R17	47K 10% ¼W
		R6	36K 5% ¼W
U6 U9 U21 U36	74LS04	R7	2.2K 10% ¼W
		R8	390 10% ¼W
		R10	1.2K 10% ¼W
U10	8506	R18	1K TERMINATOR
U11	74LS166	R19 R20	220/330 TERMINATORS
U12	74174		
U13 U20	74LS164	C1	10 pF
U14	3622	C2 C24	.001 uF
U15 U39	74LS85	C3	2.2 uF
U16 U17	8255	C4 THRU C6	33 uF
U18 U19 U27	74LS161	C7 THRU C23	.1 uF
U22	74LS32	C25	39 pF
U23	8205		
U25 U38	74LS02	CR1	3V ZENER
U26	74LS08	Q1	2N3904
U28 U34	74LS395	Q2	2N3906
U29 U35	2111	Y1	10MHz XTAL
U30	7805		
U31 U42	74LS11		
U32 U33	74LS21		
U37 U43	74LS123		
U40 U41	8216		

TOLERANCES UNLESS OTHERWISE SPECIFIED
FRACTIONS   DEC.   ANGLES
±   ±   ±

APPROVALS	DATE
DRAWN	
CHECKED	

IMSAI SYSTEM
DIO REV. 1
SCHEMATIC DIAGRAM

SCALE

SIZE **B**

DRAWING NO.

DO NOT SCALE DRAWING   SHEET

BISHOP GRAPHICS, INC.
REORDER NO. 20621

U1	74LS74	R1	
U2	74LS175	R9	
U3	16 PIN DIP	R11	1K 10% ¼W
	JMPR.	THRU	
U4		R16	
U5		R2	330 10% ¼W
U7	7416	R3	
U8		R4	
U24	2716 WITH	R5	47K 10% ¼W
	24 PIN	R17	
	SOCKET	R6	36K 5% ¼W
U6	8T98 OR 74368	R7	20K 5% ¼W
U9		R8	390 10% ¼W
U21	74LS04	R10	1.2K 10% ¼W
U36		R18	1K TERMINATOR
U10	8506	R19	220/330
U11	74LS166	R20	TERMINATORS
U12	74LS174		
U13		C1	10 pF
U20	74LS164	C2	.001 uF
U14	3622	C24	
U15	74LS85	C3	2.2 uF
U39		C4	
U16	8255	THRU	33 uF
U17		C6	
U18	74LS161	C7	
U19		THRU	.1 uF
U27		C23	
U22	74LS32	C25	39 pF
U23	8205		
U25	74LS02	CR1	3V ZENER
U38			
U26	74LS08	Q1	2N3904
U28	74LS395	Q2	2N3906
U34			
U29	2111	Y1	10MHz XTAL
U35			
U30	7805		
U31			
U42	74LS11		
U32	74LS21		
U33			
U37	74LS123		
U43			
U40	8216		
U41			

TOLERANCES UNLESS OTHERWISE SPECIFIED
FRACTIONS   DEC.   ANGLES
±   ±   ±

APPROVALS   DATE
DRAWN
CHECKED

IMSAI SYSTEM
DIO REV. 1
ASSEMBLY DIAGRAM

SCALE   SIZE **B**   DRAWING NO.

DO NOT SCALE DRAWING   SHEET

BISHOP GRAPHICS, INC.
REORDER NO. 20621

PDS CONTROLLER

FUNCTIONAL DESCRIPTION

The IMSAI PDS Board is designed to operate with an IMSAI DIO Board to form a floppy disk controller. The controller provides for control of up to four standard floppy disks and three mini-floppy disks from the IMSAI 8080 System. The standard floppy disks can use either double-density or single-density recording techniques and can be drives supplied by Shugart Associates, General Systems International or PERSCI. The mini-floppy disk should be the type supplied by Shugart Associates. For single-density recording on standard drives, the data formats are fully compatible with the IBM 3740 format.

The PDS Board provides the data separation for the DIO Board. It receives the raw date (i.e. a pulse stream containing intermixed clock and data pulses) from the standard and mini-floppy disk drives on two separate input lines. The density (single or double) and type of drive being used (standard or mini) are selected by two control lines from the DIO Board. The PDS then provides the DIO with the two data lines (one is high when a clock bit occurred in the last data cell and the other is high when a data bit occurred in the last data cell) and a shift line which is a square wave. The shift line has a period which is equal to the period of the incoming bit cells.

The data separator has a digital logic section which is used for all of the permissible data formats:

1) Frequency Modulation (FM) data at 125 kHz

2) FM data at 250 kHz

3) Modified FM data at 500 kHz.

This section performs the phasing of the clock and data lines and provides the outputs for the DIO. There are two analog channels which are identical except for the component values used. These channels contained Voltage Controlled Oscillators and are phase-locked to the incoming data streams. One channel is used for the 125 kHz FM data and the other is used for the other two data rates.

The PDS contains circuitry so the Phase Locked Oscillator can be adjusted without the use of external test equipment. This is accomplished using a 2 mHz reference signal provided by the DIO and the switches and LED on the PDS to control the adjustment of each of the potentiometers.

THEORY OF OPERATION

The PDS Board is designed to operate with the DIO Board to form a Floppy Disk Controller. It can separate FM encoded data at frequencies of 125 and 250 kHz. MFM encoded data at a frequency of 500 kHz can also be separated. The PDS Board contains an internal test circuit for use in adjusting the one shots at U4 (to 1 micro second) and U9 (to 2 microseconds) and setting the two VCO channels so they obtain lock. The two oscillators operate at fundamental frequencies of approximately 2 mHz and 1 mHz with each being divided by 8 for separating FM data at 250 kHz and 125 kHz respectively. The 2 mHz channel is also divided by 4 for separating MFM data at 500 kHz.

The PDS connects to the DIO using a 20-conductor flat cable attached to connector J2. All odd-number pins on this connector are signal ground. The signals contained on the even pins are as follows:

Pin 2 - CLK DATA

This signal is a high if there was a clock pulse in the previous bit cell. It is gated into the DIO on the low-to-high transition of the PLO shift pulse.

Pin 4 - PLO SHFT

This is the square wave output of the phaselocked oscillator. The low-to-high transition is used (one per bit cell) to shift the value of the data and clock lines into registers on the DIO.

Pin 6 - /CLK

This is a 2 mHz reference signal transmitted from the DIO to the PDS. It is used on the PDS for the self-adjust feature.

Pin 8 - CLK A

This is used with CLK B to define the format of the input data as follows:

CLK B	CLK A	Data Format
0	0	FM Data at 125 kHz
0	1	Not Used
1	0	FM Data at 250 kHz
1	1	MFM Data at 500 KHz

Pin 10 - /STD DATA

This is the Raw Data input from the standard
drives. A high-to-low transition is used to
signify a pulse. It must be high when not being
used.

Pin 12 - /MINI DATA

This is the Raw Data input from the minidrives. A
high-to-low transition is used to signify a pulse.
It must be high when not being used.

Pin 14 - CLK B

This is used with CLK A to define the format of the
input data as described above.

Pin 16 - /CLR

When low, this causes the PDS to be in a clear
state which in turn forces the PLO Shift Output
signal to be a high.

Pin 18 - /SYNC

Input signal used by the PDS to properly phase
itself during an input of zeroes on the raw data
line.

Pin 20 - DATA IN

This signal is a high if there was a data pulse in
the previous bit cell. It is gated into the DIO on
the low-to-high transition of the PLO Shift Pulse.

Figure 1 shows the input section for this board. The one shot
(74LS123) located at U23 output pin 5 is used to provide edge
triggering and to ignore the width of the input pulses. Its
output sets the UP flip-flop causing pin 6 to go low. It also
triggers one of the base-time one shots (U4 for one microsecond
or U9 for two microseconds) depending on which VCO channel is

selected by U10 pin 12. Since they are mutually exclusive the outputs of the two one shots are ORed by the 74L500 at U19. This output serves two functions; to clear both the UP and DOWN one-shots when it terminates and to permit the DOWN flip-flop to be set by the output of the one shot (74LS123) at U23 output pin 13. This one shot is triggered after the VCO output is divided by two.

Figure 1   Input Section

Phase lock occurs when the UP flip-flop and DOWN flip-flops are set for equal time durations or fifty percent of the base time one-shot. Since the triggering of the 74LS123 output pin is derived from the output of the VCO, the VCO will also be in a fixed phase relation to the data pulses.

Figure 2 shows the two VCO channels. They are identical except for the component values. Capacitors C3 and C4 select the fundamental frequencies for the two oscillators of 2 mHz and 1 mHz respectively. Capacitors C2 and C1 provide the feedback filter for the two channels. Note that for C2 two different values are required as a function of the type of drive being used. The .001 microfarad is used for the PERSCI drive while .0022 is used for Shugart or GSI drives.

Figure 2   VCO Channels

For either channel, the /UP signal being low causes the voltage
into the VCO chip to increase while the DOWN signal being high
causes the voltage into the VCO to decrease. The potentiometers
(R36 and R35 for the two channels) are used to set the free
running voltage values, and the feedback filter capacitors
control the rate of change.

The selected VCO channel (via U13) output is used as input to the
Window Generation logic shown in Figure 3. Note that this half
of U13 (in Figure 3) requires both selection inputs to select the
FM (250 kHz) or MFM (500 kHz) Window. The VCO output is divided
by two (by U19-Q equal 9) and then by two again (U19-Q equal 6)
to form a one microsecond window. The flip-flop at U14 is used
to divide this output again in a manner so the 2 (or 4)
microsecond window occurs with the ideal data pulse in the
middle. The 74LS153 Selector then selects the proper pulse as
the window pulse.

Figure 3 Window Generation

Figure 4 shows how the window output is phased to have the proper polarity for the PLO SHFT signal. This signal is defined to be high when raw data pulses are interpreted as clock pulses and low when they are interpreted as data pulses. The VCO and Window Generation sections operate independent of whether the raw data pulses are clock or data. The polarity of the Window is selected by exclusive ORing it with the flip-flop at U21 and changing the value of this flip-flop.

The /SYNC signal (from the DIO) is low when the DIO Firmware is looking for an Address Mark. Directly preceding every address mark is a field of zeroes. The counter at U7 is enabled to count when /SYNC is low and PLO SHFT is low (i.e. raw data pulses are defined as clock pulses). It is cleared any time PLO SHFT is high and a raw data pulse occurs. If a count of eight is achieved, the flip-flop at U21 is toggled to reverse the polarity of PLO SHFT. This is proper since a count of eight means that eight consecutive data pulses were received with no intervening clock pulses while a field of zeroes has all clock pulses and no data pulses.

Figure 4 Window Phasing

Figure 5   Data Separation

The PLO SHFT signal is then used to separate the RAW DATA pulses into clock and data as shown in Figure 5.

The leading edge of the PLO SHFT pulse is used to gate the present value of the two flip-flops into the DIO Board. It also triggers the one-shot (74LS123) at U11 to make CLK DATA and DATA in both low. If a RAW DATA pulse occurs while PLO SHFT is high then CLK DATA (U18 pin 9) will be set high. The exclusive or gate at U25 (in this case used as an OR gate since the inputs are mutually exclusive when RAW DATA occurs) is used to cause CLK DATA to remain high if a RAW DATA pulse also occurs when PLO SHFT is low -- in that case this bit cell would have both a Clock and Data Pulse in it.

Figure 6 Pulse Generation

Figure 6 shows the test pulse generation used for the self adjust features on the PDS. The four switches are used to determine adjustments with Switch 1 (S1) on for normal operation and all others off. For adjusting S1 is off and S4 is on while S2 and S3 (via U10 pin 12) determine what is to be adjusted as follows:

SW 2	SW 3	Adjustment	Test Rate
Off	Off	2 Microsecond OS	62.5 kHz
Off	On	1 Microsecond OS	125 kHz
On	Off	1 mHz VCO Chan.	125 kHz
On	On	2 mHz VCO Chan.	250 kHz

The test rate is the frequency at which the RAW DATA input one shot is triggered. The LED on the PDS is lit whenever the 555 timer chip is not triggered. This occurs when the output of reference selector (Figure 6) and the signal selector in this figure have the opposite polarity. The timing delays of the logic loop account for the light not responding at the precise point where the potentiometers are correctly adjusted.

Figure 7 Test LED Indication

USER GUIDE

The PDS Board is designed to operate with the DIO Board to form a
Floppy Disk Controller. There is one component value difference
on the board when it is used with a PERSCI standard drive as
opposed to a Shugart or GSI standard drive. Capacitor C2 should
be a .01 Microfarad Mylar when the PDS is used with the PERSCI
drive and a .0022 Microfarad Mylar when it is used with a Shugart
or GSI drive.

The four-position dip switch (at location U2) is used to control
the self-adjust features. For normal operation switch 1 (S1)
should be on with all other switches off. To perform the
internal adjustments the following procedure should be done:

1.   Attach the PDS Board and the DIO Board with the 20-conductor
     flat cable.

2.   Remove the minifloppy interface cable from J3 and the
     standard floppy interface cable from J4 on the DIO Board.

3.   Set S1 off and S4 on on the PDS Board.

Now the board is ready to have the four adjustments made as
follows:

1.   One Microsecond One Shot - S2 off and S3 on - Turn R6
     Counter Clockwise (CCW) until the LED is on. Then turn it
     Clockwise (CW) until the LED is off. Continue CW for 1-3/4
     more revolutions.

2.   Two Microsecond One Shot - S2 off and S3 off - Turn R3 CCW
     until the LED is on. Then turn it CW until the LED is off.
     Continue CW for 1-1/4 more revolutions.

3.   2 mHz VCO Channel - S2 on and S3 on - Turn R36 DW twenty
     revolutions. Turn it CCW until the LED comes on. Continue
     CCW for another 1/2 of a revolution.

4.   1 mHz VCO Channel - S2 on and S3 off - Turn R35 CW twenty
     revolutions. Turn it CCW until the LED comes on. Continue
     CCW for another 1/2 of a revolution.

PDS REV. 1.1 AR 1.2
COMPONENT SIDE

Component list:

Ref	Value
U1, U8	MC4024P
U2	8 PIN DIP SWITCH
U3	555
U4	74121
U9	74121
U5, U13	74LS153
U6, U7	74LS161
U10	74LS10
U11, U23	74LS123
U12	7406
U14, U16, U17, U19, U21, U24	74LS74
U15, U18	74LS00
U20, U22	74LS04
U25	74LS86
U26	7805

Ref	Value
R1, R2, R13, R14	2.2K 10% ¼W
R3, R6	5K 20 TURN POT
R4, R5	6.2K 5% ¼W
R7 THRU R10	1K 10% ¼W
R31	
R11	2.7M 10% ¼W
R12	160 5% ¼W
R15, R16	470 5% ¼W
R17 THRU R20	3.3K 10% ¼W

Ref	Value
R21, R22	820 10% ¼W
R23, R24	1.1K 5% ¼W
R25, R30	5.1K 5% ¼W
R32	8.2K 5% ¼W
R34	6.2K 5% ¼W
R26, R28	220 10% ¼W
R27, R29	330 10% ¼W
R33	220 10% ½W
R35, R36	1K 20 TURN POT

Ref	Value
C1	.0047 uF
C2	.0022 OR .01 uF
C3	68 pF
C20	330 pF
C5 THRU C7	33 uF
C8, C10, C11, C15	.01 uF
C9, C12 THRU C14, C16 THRU C19, C22 THRU C26, C28 THRU C35	.1 uF
C4, C21	160 pF
CR1 THRU CR4	1N4151
CR5	1N753
LED 1	

U1	MC4024P	R21	820 10% ¼W
U8		R22	
U2	8 PIN DIP SWITCH	R23	1.1K 5% ¼W
		R24	
U3	555	R25	
U4	74121	R30	5.1K 5% ¼W
U9		R32	
U5	74LS153	R34	
U13		R26	220 10% ¼W
U6	74LS161	R28	
U7		R27	330 10% ¼W
U10	74LS10	R29	
U11	74LS123	R33	220 10% ½W
U23		R35	1K 20 TURN POT
U12	7406	R36	
U14		C1	.0047 uF
U16		C2	.0022 OR .01 uF
U17	74LS74	C3	68 pF
U19		C4	
U21		C20	160 pF
U24		C5	
U15 THRU U18	74LS00	C7 C8	33 uF
U20	74LS04	C10	
U22		C11	.01 uF
U25	74LS86	C15	
U26	7805	C9	
		C12	
R1		C13, C14	
R2 THRU R13	2.2K 10% ¼W	C16 THRU C19	.1 uF
R14		C22 THRU C34	
R3 THRU R6	5K 20 TURN POT		
R4 THRU R5	6.2K 5% ¼W	C21	330 pF
R7 THRU R10	1K 10% ¼W	CR1 THRU CR4	1N4151
R31		CR5	1N753
R11	2.7M 10% ¼W		
R12	160 5% ¼W		
R15 R16	470 10% ¼W		
R17 THRU R20	3.3K 10% ¼W		

TOLERANCES UNLESS OTHERWISE SPECIFIED
FRACTIONS   DEC.   ANGLES
±   ±   ±

APPROVALS | DATE
DRAWN
CHECKED

IMSAI SYSTEM
PDS REV. 1
SCHEMATIC DIAGRAM

SCALE   SIZE **B**   DRAWING NO.

DO NOT SCALE DRAWING   SHEET

SHUGART

SA400 MINIFLOPPY

SERVICE MANUAL

The following manual is reproduced with
the permission of Shugart Associates.

December, 1977

SA400
minifloppy™
Diskette Storage Drive

Service Manual

PREFACE

This service manual contains all the information
required to service the SA 400 MiniFloppy drive
in the field. The service manual is divided into 3
sections:

Section 1   Theory of Operations

Section 2   Maintenance Manual

Section 3   Illustrated Parts Catalog

Each section contains its own Table of Contents.

For information on the SA 400 drive specifica-
tions, interfacing, track formats, and applications
notes refer to Shugart Associates OEM manual
P/N 54102.

Section 1

Theory of Operations

Table of Contents

List of Illustrations

1.0 THEORY OF OPERATIONS

1.1 GENERAL OPERATIONS

The SA 400 Minifloppy Drive consists of read/write and control electronics, drive mechanism, motor control, read/write head, track positioning mechanism, and the removable Diskette. These components perform the following functions:

- Interpret and generate control signals.

- Move read/write head to the desired track.

- Read and write data

- Maintain correct diskette speed.

The relationship and interface signals for the internal functions of the SA 400 are shown in Figure 1.

The Head Positioning Actuator Cam positions the read/write head to the desired track on the Diskette. The Head Load Actuator loads the Diskette against the read/write head and data may then be recorded or read from the Diskette.

The drive has two (2) PCB's, one is for the drive motor control and the other is the drive PCB. The electronics packaged on the drive PCB contains:

1. Index Detector Circuits

2. Head Position Actuator Driver

3. Head Load Actuator Driver

4. Read/Write Amplifier and Transition Detector

5. Step Control Logic

6. Track Zero Sensing Circuits

7. Write Protect

The drive motor control PCB contains the following electronics:

1. Motor on & off circuitry

2. Motor current limiting circuitry

3. Motor speed control

1.2 HEAD POSITIONING

An electrical stepping motor drives the Head Position Actuator Cam which positions the read/write head. The stepping motor rotates the actuator cam clockwise or counter-clockwise. The using system increments the stepping motor to the desired track. Each step consists of 2 steps to the stepper motor for each step pulse supplied on the interface.

FIGURE 1. FUNCTIONAL DIAGRAM

1.3 DISKETTE SPINDLE DRIVE

The Diskette D.C. drive motor rotates the spindle at 300 rpm through a belt-drive system. 50 or 60 Hz operation is accommodated without any changes. A Clamping Hub moves in conjunction with the Hub frame that precisely clamps the Diskette to the spindle hub. The motor is started by making the interface signal "motor on" true and is stopped by making this signal false.

1.4 READ/WRITE HEAD

The read/write head is a ceramic head and is in direct contact with the Diskette. The head surface has been designed to obtain maximum signal transfer to and from the magnetic surface of the Diskette with minimum Head/Diskette wear.

The SA 400 ceramic head is a single element read/write head with straddle erase elements to provide erased areas between data tracks. Thus, normal tolerance between media and drives will not degrade the signal to noise ratio and insures Diskette interchangeability.

The read/write head is mounted on a carriage which is located on the Head Position Actuator Cam and is driven thru a cam follower. The Disk-

ette is held in a plane perpendicular to the read/write head by one platen located on the base casting. The Diskette is loaded against the head with a felt load pad actuated by the head load solenoid.

1.5 RECORDING FORMAT

The format of the data recorded on the Diskette is totally a function of the host system. Data is recorded on the Diskette using frequency modulation as the recording mode, i.e., each data bit recorded on the diskette has an associated clock bit recorded with it, this is referred to as FM. Data written on and read back from the diskette takes the form as shown in Figure 2. The binary data pattern shown represents a 101. Two recording frequencies are used. 1F which is 0 bit and 2F which is a 1 bit. The 1F frequency is 62.5 KHz and 2F is 125.0 KHz.

FIGURE 2. DATA PATTERN

1.6   BIT CELL

As shown in Figure 3, the clock bits and data bits (if present) are interleaved. By definition, a Bit Cell is the period between the leading edge of one clock bit and the leading edge of the next clock bit. A bit cell time is 8μ sec from clock to clock.

FIGURE 3.   BIT CELL

1.7   BYTE

A Byte, when referring to serial data (being written onto or read from the disc drive), is defined as eight (8) consecutive bit cells. The most significant bit cell is defined as bit cell 0 and the least significant bit cell is defined as bit cell 7. When reference is made to a specific data bit (i.e., data bit 3), it is with respect to the corresponding bit cell (bit cell 3).

During a write operation, bit cell 0 of each byte is transferred to the disc drive first with bit cell 7 being transferred last. Correspondingly, the most significant byte of data is transferred to the disc first and the least significant byte is transferred last.

When data is being read back from the drive, bit cell 0 of each byte will be transferred first with bit cell 7 last. As with reading, the most significant byte will be transferred first from the drive to the user. Figure 4 illustrates the relationship of the bits within a byte and Figure 5 illustrates the relationship of the bytes for read and write data.

FIGURE 4.   BYTE

BIT CELL 0 OF BYTE 0 IS
FIRST DATA TO BE SENT
TO THE DRIVE WHEN
WRITING AND FROM THE
DRIVE WHEN READING

BIT CELL 7 OF BYTE 17 IS
LAST DATA TO BE SENT TO
THE DRIVE WHEN WRITING
AND FROM THE DRIVE
WHEN READING

FIGURE 5.   DATA BYTES

1.8 TRACKS

The SA 400 Minifloppy drive is capable of recording up to 35 tracks of data. The tracks are numbered 0-34. Each track is made available to the read/write head by accessing the head with a stepper motor and carriage assembly. Track 00 is the outer most track with track 35 being the intermost track. Track accessing will be covered in Section 3.

Basic Track Characteristics:

No. bits/track	25,000 bits
Bit per inch (inside)	2,581 BPI
Tracks per inch	48 TPI
Access time	40 msec

1.9 TRACK FORMAT

Tracks may be formatted in numerous ways and is dependent on the using system. The SA 400 can use index recording with SA105 and SA107 media or soft-sectoring using SA104 media.

1.10 SECTOR RECORDING FORMAT

In this Format, the using system may record up to 10 or 16 sectors (records) per track. Each track is started by a physical index pulse and each sector is started by a physical sector pulse. This type of recording is called hard sectoring. Figure 6 shows some typical Sector Recording Formats. The using system must do the sector separation. For additional information on sector separation and formatting requirements. Refer to the SA 400 OEM Manual.

1.11 SOFT SECTOR RECORDING FORMAT

In this Format, the using system may record one long record or several smaller records. Each track is started by a physical index pulse and then each record is preceded by a unique recorded identifier. This type of recording is called soft sectoring. Figure 7 shows the soft sector format for 18 sectors and 128 bytes. Refer to the SA 400 OEM Manual for further formatting information.

SA 400 HARD SECTOR FORMAT

SECTOR SEPARATION DONE BY THE USING SYSTEM

FM RECOMMENDED FORMAT

	G1	ID	DATA FIELD	CRC	G2
HEX BYTE	HEX 00	HEX FB	1	2	HEX FF
# OF BYTES	16	1		2	
16 SECTORS			128		48
10 SECTORS			256		35
8 SECTORS			256		115
5 SECTORS			512		91
4 SECTORS			512		250
2 SECTORS			1024		519
1 SECTORS			2048		1058

PHYSICAL SECTOR

UPDATE WRITE

1 — USER DATA

2 — GENERATED BY CRC GENERATOR (IBM OR EQUIV)

FIGURE 6. HARD SECTOR FORMAT

FIGURE 7. SOFT SECTOR FORMAT (18 SECTORS PER TRACK)

5

2.0 DRIVE MOTOR CONTROL

- Start Stop

- Speed Control

- Over Current Protection

- Speed Adjust

The motor used in the SA 400 is a DC drive motor and has a separate motor on and off interface line. After activating the motor on line, a 1 second delay must be introduced to allow proper motor speed before reading or writing.

When motor on is activated to PIN 16 on the drive PCB this will start the motor by causing current to flow thru the motor windings. Figure 8 shows the functional diagram of the motor speed control circuit. The motor speed control utilizes an integral brushless tachometer. The output voltage signal from this tachometer (V speed) is compared to a voltage reference level. The output from the OP AMP will control the necessary current to maintain a constant motor speed of 300 RPM. Motor speed adjustment changes the V ref thru a Potentiometer. The current limiter monitors motor current for thermal protection in case of stalls, etc.

FIGURE 8. MOTOR CONTROL FUNCTIONAL DIAGRAM

6

3.0   DRIVE SELECTION

3.1   HEAD LOAD

When the shunt block position HS is shorted the head will load, by energizing the head load solenoid, when drive select is brought to an active low. Reference Figure 9.

If the shunt block is positioned so HS is open and HM is shorted the head will load with— Motor On signal, irregardless of the state of drive select. Reference Figure 9.

3.2   SINGLE DRIVE SYSTEM

With MX jumper shorted the input to the or gate for output enable is at a low level. This causes the signal output enable to always be true when the drive is powered on. Activating any drive select line will light the activity lite and enable reading and writing if the motor is running and the head is loaded. Refer to Figure 9 for the logic required.

3.3   MULTIPLE DRIVE SYSTEM

There are 3 drive select lines. In multiple drive systems leave the jumper uncut in the shunt block for the drive number you wish to select. MX must be cut for the input & output to be daisey chained. With MX cut drive select must be true in order to activate output enable which in turn gates the output lines lites the activity lite and conditions the input lines. Reading and writing can now be performed if the motor is running and the head is loaded. Figure 9 is the drive select functional diagram.

1   MX OPEN FOR MULTIPLE DRIVE SYSTEM.

2   LEAVE SHORTED THE STRAP IN THE SHUNT BLOCK FOR THE DRIVE YOU WISH TO SELECT.

3   HM SHORTED THE HEAD WILL LOAD WITH -MOTOR ON.
HS SHORTED THE HEAD WILL LOAD WITH -DRIVE SELECT.

FIGURE 9.   DRIVE SELECT FUNCTIONAL DIAGRAM

4.0   INDEX DETECTOR

Each time an index or sector hole is moved past·the
index photo detector, a pulse is formed. This pulse
is present on the interface as index/sector pin 8.
Without a Diskette in the drive the output line will
be low so the using system must look for a transi-
tion to be a valid signal. The detector output is fed
into a schmidt trigger with a level trigger latch back
to maintain pulse stability, while shaping the pulse.
With output enable true this pulse will be on the
interface as a negative going pulse. Refer to figures
10 and 11 for logic required and timings. Shown is
the output from a soft sector Diskette.

FIGURE 10. INDEX DETECTOR LOGIC

FIGURE 11. INDEX TIMING DIAGRAM

5.0 TRACK ZERO INDICATION

Track 00 signal (pin 26) is provided to the using system to indicate when the read/write head is positioned on track zero. Figures 12 & 13 show the logic and timing for the track zero indication. The track zero micro switch is actuated by the carriage between track one and track zero. When the carriage is stepped to track 00 stepper phase A is Anded with the output from the track 00 switch.

The output from this And gate conditions another And gate and its other leg is output enable which is true when the drive is selected in a multiple drive system or on power on in a single drive system. These conditions will cause a TRK 00 indication to the interface. Reference Figure 12 for the logic required.

FIGURE 12. TRACK 00 INDICATION DIAGRAM

FIGURE 13. TRACK 00 TIMING DIAGRAM

9

6.0 TRACK ACCESSING

- Stepper Motor (4 Phase)
- Stepper Control Logic
- Reverse Seek
- Forward Seek
- Track Zero Indication

Seeking the read/write head from one track to another is accomplished by selecting the desired direction utilizing the Direction Select Interface line, loading the read/write head, and then pulsing the Step line. Multiple track accessing is accomplished by repeated pulsing of the Step line with write gate inactive until the desired track has been reached. Each pulse on the Step line will cause the read/write head to move one track either in or out depending on the Direction Select line.

6.1 STEPPER MOTOR

The 4 phase stepper motor turns the head actuator cam in 2 step increments per track. Two increments will move the head one track via a ball bearing follower which is attached to the carriage assembly. This follower rides in a spiral groove in the face of the actuator cam.

The stepper motor has 4 phases. Phase A and phase C are the active positions which are energized when the head is on track. The phases B and D are transient states. Two one shots to the stepper counter logic provides the 2nd step pulse approximately 13 milliseconds after the step line goes negative providing the drive is selected and read enable is true.

6.2 STEPPER CONTROL

During Power on Reset time the stepper control shift register is reset to zero. This will cause phase A to be energized in the stepper. "Figure 15 and 16 shows the stepper control logic and timing."

With drive select and read enable true, this provides the conditions which allows the step pulse to clock the clock input to the stepper control shift register. As the stepper control shifts from one phase to another the outputs are fed back to the 2nd pulse generator S/S. When a step pulse causes the stepper counter to go from its on track phase via the clock input the two step S/S is fired. In approximately 13 milliseconds a 2nd clock to the shift register is provided, this causes the stepper motor to step from its transient phase B or D to the next on track phase A or C. This is the method that causes the stepper to step 2 times for each step pulse on the interface. The circuit will also interlock any possibility of writing on the transient phases B and D.

The stepper control is a 4 bit parallel access shift register with J and K inputs. It is used in the shift mode when stepping out and in the load mode when stepping in. Only the A B and C outputs are used. The 4th output is D' and is true when the other outputs are zero.

6.3 STEPOUT

Figure 14 shows the logic for how the bit for stepping is shifted when direction is high and the shift register is in a shift mode or step out.

6.4 STEP IN MODE

When direction is low the drive is in a step in mode. The shift register is in a load mode. Its outputs are being used to load the inputs. Figure 17 shows the logic on this and how the outputs are shifted. Reference figure 16 for timing. Again only A B & C outputs are used, the 4th output is D'.

FIGURE 14. STEP OUT LOGIC

—DIRECTION

+PULL UP

2ND PULSE GENERATOR

.5ms   13ms

POR

+ (φA + φC)

—STEP

+READ ENABLE

φ B
φ C
φ D
φ A

R
M
N
P

* SHUNT POSITION 12
  CUT FOR STEPPER POWER ALWAYS ON (SEEK OVERLAP)
  SHORT FOR STEPPER POWER WITH DRIVE SELECT (LOW POWER)

FIGURE 15. STEPPER CONTROL FUNCTIONAL DIAGRAM

FIGURE 16. STEP TIMING DIAGRAM

FIGURE 17. STEP IN LOGIC

7.0 READ-WRITE OPERATIONS

- SA 400 Minifloppy uses double frequency NRZI recording method.

- The read/write head, in general, is a ring with a gap and a coil wound at some point on the ring.

- During a write operation, a bit is recorded when the flux direction in the ring is reversed by rapidly reversing the current in the coil.

- During a read operation, a bit is read when the flux direction in the ring is reversed as a result of a flux reversal on the diskette surface.

7.1 The SA 400 drive uses the double-frequency (2F) longitudinal non return to zero (NRZI) method of recording. Double frequency is the term given to the recording system that inserts a clock bit at the beginning of each bit cell time thereby doubling the frequency of recorded bits. This clock bit, as well as the data bit, are provided by the using system. See Figure 18.

7.2 The read/write head is a ring with a gap and a coil wound some point on the ring. When current flows through the coil, the flux induced in the ring fringes at the gap. As the diskette recording surface passes by the gap, the fringe flux magnetizes the surface in a longitudinal direction. See Figure 19.

7.3 The drive writes 2 frequencies 1F 62.5 KHz and 2F 125 KHz. During a write operation, a bit is recorded when the flux direction in the ring is reversed by rapidly reversing the current in the coil. The fringe flux is reversed in the gap and hence the portion of the flux flowing through the oxide recording surface is reversed. If the flux reversal is instantaneous in comparison to the motion of the diskette, it can be seen that the portion of the diskette surface that just passed under the gap is magnetized in one direction while the portion under the gap is magnetized in the opposite direction. This flux reversal represents a bit. See Figure 20.

7.4 During a read operation, a bit is read when the flux direction in the ring is reversed as a result of a flux reversal on the diskette surface. The gap first passes over an area that is magnetized in one direction, and a constant flux flows through the ring and coil. The coil registers no output voltage at this point. When a recorded bit passes under the gap, the flux flowing through the ring and coil will make a $180°$ reversal. This means that the flux reversal in the coil will cause a voltage output pulse. See Figure 21.

Figure 18

C D	C D	C	C	C D	C	C D	C

	BIT CELL 0	BIT CELL 1	BIT CELL 2	BIT CELL 3	BIT CELL 4	BIT CELL 5	BIT CELL 6	BIT CELL 7
BINARY REPRESENTATION	1	1	0	0	1	0	1	0

HEX REPRESENTATION

C   A

FIGURE 18. BIT CELL

CURRENT

FRINGE FLUX

OXIDE RECORDING SURFACE

MYLAR ® BASE

DISKETTE MOTION

FIGURE 19. BASIC READ/WRITE HEAD

CURRENT   CURRENT

RECORDED BIT

DISKETTE MOTION

FIGURE 20. RECORDED BIT

14

VOLTAGE PULSE
(FLUX REVERSAL IN GAP)

RECORDED BIT

DISKETTE MOTION

FIGURE 21. READING A BIT

FIGURE 22. 1F AND 2F RECORDING FLUX AND PULSE RELATIONSHIP

8.0 READ/WRITE HEAD

- The read/write head contains three coils.

- When writing, the head erases the outer edges of the track to insure data recorded will not exceed the .012 track width.

- The head is ceramic.

8.1 The read/write head contains three coils. Two read-write coils are wound on a single core, center tapped and one erase coil is wound on a yoke that spans the track being written. The read-write and erase coils are connected as shown on Figure 23.

8.2 On a write operation, the erase coil is energized. This causes the outer edges of the track to be trim erased so as the track being recorded will not exceed the .012" track width. The straddle erasing allows for minor deviations in read/write head current so as one track is recorded, it will not "splash over" to adjacent tracks.

8.3 Each bit written will be directed to alternate read/write coils, thus causing a change in the direction of current flow through the read/write head. This will cause a change in the flux pattern for each bit. The current through either of the read/write coils will cause the old data to be erased as new data is recorded.

8.4 On a read operation, as the direction of flux changes on the diskette surface as it passes under the gap, current will be induced into one of the windings of the read/write head. This will result in a voltage output pulse. When the next data bit passes under the gap, another flux change in the recording surface takes place. This will cause current to be induced in the other coil causing another voltage output pulse of the opposite polarity.

FIGURE 23. READ/WRITE HEAD

9.0 WRITE CIRCUIT OPERATION (FIGURE 24)

● The binary connected Write Data Trigger flips with each pulse on the Write Data line.

● The Write Data Trigger alternately drives one or the other of the Write Drivers.

● Write Gate allows write current to flow to the Write Driver circuits if diskette is not write protected.

● Write Current sensed allows Erase Coil current.

9.1 Write data pulses (clock & data bits) are supplied by the using system. The Write Trigger "flips" with each pulse. The Q and $\overline{Q}$ outputs are fed to alternate Write Drivers.

9.2 Write Gate, and not Write Protect, are anded together and will cause write current to flow to the Write Driver circuits, which in turn causes the Center Tap Switch to close and erase current to flow.

9.3 The output of one of the Write Drivers allows write current to flow through one half of the read/write coil. When the Write Trigger "flips", the other Write Driver provides write current to the other half of the read/write coil.

9.4 The removal of Write Gate causes the Turn Off Degauss Delay circuit to slowly reduce write current for 25 microseconds. During this time if Write Gate is toggled the Read/Write head will be degaused by the decreasing write current. At the end of the delay the Center Tap Switch opens and the Erase Current Source is turned off.

FIGURE 24. WRITE CIRCUIT FUNCTIONAL DIAGRAM

10.0 READ CIRCUIT OPERATION (FIGURE 25)

• Duration of all read operations is under control of the using system.

• When the head is loaded, the read signal amplitude becomes active and is fed to the amplifier.

• As long as the head is loaded, the drive is selected and write gate is not active, the read signal is amplified and shaped, the square wave signals are sent to the interface as read data.

10.1 When the using system requires data from the diskette drive, the using system must first load the head. With loading of the head and write gate being inactive, the read signal is fed to the amplifier section of the read circuit. After the amplification, the read signal is fed to a filter where the noise spikes are removed. The read signal is then fed to the differential amplifier.

10.2 Since a pulse occurs at least once every 8 μs and when data bits are present once every 4 μs, the frequency of the read data varies. The read signal amplitude decreases as the frequency increases. Note the signals on Figure 25. The differential amplifier will amplify the read signals to even levels and make square waves out of the read signals (sine waves).

The drive has no data separator only a pulse standardizer for the read data signal.

FIGURE 25. READ CIRCUIT FUNCTIONAL DIAGRAM

11.0 WRITE PROTECT

The SA 400 uses a write protect micro switch which is activated when a Diskette with a write protect label is inserted.

The micro switch is a normally closed switch to ground. When the switch is opened it applies a positive level to the output driver if output enable is active. This gives a low level to the interface pin 28. The signal and write protect prevents write gate from turning on write current. Figure 26 shows the logic required.

FIGURE 26. WRITE PROTECT FUNCTIONAL DIAGRAM

12.0 INTERFACE

The electrical interface between the SA 400 drive and the host system is via two connectors. The first connector, J1, provides the signal interface; the second connector, J2, provides the DC power. Frame ground is connected via a faston connector located near the motor control PCB.

12.1 J1/P1 CONNECTOR

Connection to J1 is through a 34 pin PCB edge card connector. The pins are numbered 1 through 34 with the even numbered pins on the component side of the PCB and the odd numbered pins on the non-component side. Pin 2 is located on the end of the PCB connector closest to the corner and is labeled 2. A key slot is provided between pins 4 and 6 for optional connector keying. Refer to Figure 28.

12.2 D.C. POWER

D.C. power to the drive is via connector P2/J2 which is located on the non-component side of the drive PCB near the spindle drive motor. The drive uses 2 voltages. Figure 27 outlines the voltage and current requirements.

12.3 INPUT OUTPUT LINES

There are four (4) output lines from the SA 400. The output signals are driven with an open collector output stage capable of sinking a maximum of 40 ma at a logical zero level or true state with a maximum voltage of 0.4V measured at the driver. When the line driver is in a logical one or false state the driver is off and the collector current is a maximum of 250 microamperes.

There are 8 input lines to the SA 400. These input lines have the following electrical specifications. Reference Figure   for the recommended circuit.

True = Logical zero = Vin ±0.0V to +0.4V
@Iin = 40 ma (max)

False = Logical one = Vin +2.5V to +5.25V
@Iin = 0 ma (open)

Input Impedance = 150 ohms

P2 PIN	DC VOLTAGE	TOLERANCE	CURRENT	MAX RIPPLE (ptop)
1	+12 VDC	± 0.6 VDC	* 1.80A MAX .90A TYP	100 mV
2	+12 Return			
3	+ 5 Return			
4	+ 5 VDC	± 0.25 VDC	.70A MAX .50A TYP	50 mV

*The 12 VDC current is composed of three components; head load current, diskette drive motor current, and PCB functions. Each of these components has the following contribution to the 12 VDC current requirements.
   1. PCB functions (Drive "Standby" current)–0.4A TYP; 0.5A AMX
   2. Head Load (Drive Selected)–0.15A TYP; 0.2A MAX
   3. Drive Motor: Start (for 1 sec. max.)–1.0A TYP; 1.1A MAX
        Running–0.35A TYP; 1.1A MAX (Motor Stalled)

FIGURE 27. D.C. POWER

PLAT RIBBON OR
TWISTED PAIR

MAX 10 FEET

FIGURE 28. SA400 INTERFACE CONNECTIONS

FIGURE 29. INTERFACE SIGNAL DRIVER/RECEIVER

Section 2

Maintenance Manual

Table of Contents

List of Illustrations

2.1 MAINTENANCE FEATURES

2.1.1 Alignment Diskette

The SA 124 alignment diskette is used for alignment of the SA 400. The following adjustments and checks can be made using the SA 124.

1. Read/write head radial adjustment using track 16.

2. Index photo detector alignment using track 01.

3. Track 00 is recorded with a 125 KHz signal (2F). This track is used to tell if the head is positioned over track zero when the track zero indication is true.

4. Track 34 has a 125 KHz signal (2F) recorded on it and is used to tell if the head is positioned over track 34 and for reference purposes.

Caution should be used in order not to destroy prerecorded alignment tracks. These tracks are 00, 01, 15, 16, 17, & 34. The write protect tab should always be installed on the SA 124 to prevent accidental writing on the SA 124.

2.1.2 Exerciser

The exerciser is a 800 exerciser with a special cable set. The exerciser PCB can be used in a stand alone mode or it can be built into a test station or used in a tester for Field Service.

The exerciser will enable the user to make all adjustments and check outs required on the SA 400 Mini Diskette drive.

The exerciser has no intelligent data handling capabilities but can write a 2F 125KHz signal which is the recording frequence used for amplitude check in the SA 400 drive. The exerciser can start and stop the drive motor, and enable read in the SA 400 to allow checking for proper read back signals.

2.1.3 Special Tools

The following special tools are available for performing maintenance on the SA 400.

Description	Part Number
Alignment Diskette	SA 124
Exerciser	54157
Head Cable Extender	54143

2.2 DIAGNOSTIC TECHNIQUES

2.2.1 Introduction

Incorrect operating procedures, faulty programming, damaged diskettes, and "soft errors" created by airborne contaminants, random electrical noise, and other external causes can produce errors falsely attributed to drive failure or misadjustment. Unless visual inspection of the drive discloses an obvious misalignment or broken part, attempt to repeat the fault with the original diskette, then attempt to duplicate fault on second diskette.

2.2.2 "Soft Error" Detection and Correction

Soft errors are usually caused by:

1. Airborne contaminants that pass between the read/write head and the disk. Usually these contaminants can be removed by the cartridge self-cleaning wiper.

2. Random electrical noise that usually lasts for a few μ seconds.

3. Small defects in the written data and/or track not detected during the write operation that may cause a soft error during a read.

4. Worn or defective load pad.

5. Improper grounding of the power supply, drive and/or host system. Refer to the SA 400 OEM manual for proper grounding requirements.

6. Improper motor speed.

The following procedures are recommended to recover from the above mentioned soft errors:

1. Reread the track ten (10) times or until such time as the data is recovered.

2. If data is not recovered after using step 1, access the head to the adjacent track in the same direction previously moved, then return to the desired track.

3. Repeat step 1.

4. If data is not recovered, the error is not recoverable.

2.2.3 Write Error

In an error occurs during a write operation, it will be detected on the next revolution by doing a read operation, commonly called a "write check". To correct the error, another write and check operation must be done. If the write operation is not successful after ten (10) attempts have been made, a read operation should be attempted on another track to determine if the media or the drive is failing. If the error still persists, the diskette should be replaced and the above procedure repeated. If the failure still exists, consider the drive defective. If the failure disappears, consider the original diskette defective and discard it.

2.2.4 Read Error

Most errors that occur will be "soft errors". In these cases, performing an error recovery procedure will recover the data.

2.2.5 Seek Error

1. Stepper malfunction.

2. Carriage binds.

3. To recover from a seek error recalibrate to track 00 and perform another seek to the original track or do a read I.D. to find what track the head is on and compensate accordingly.

2.2.6 Interchange Errors

This error is identified to be when data written on one drive cannot be read correctly on another drive.

Probable cause and checks:

1. Head alignment reference section 2.4.18.

2. Head amplitude low. Check on both drives per section 2.4.12.

3. Motor speed out of adjustment. Check on both drives per section 2.4.13.

4. Mis-clamping of the diskette caused by center hole damage. Replace the diskette and check the clamp hub.

5. If hard sectored check the index timing adjustment section 2.4.17.

6. If hard sectored insure the recommended sector format is being followed, reference the SA 400 OEM manual for proper format requirements.

2

2.2.7 Test Points SA 400

Reference figure 1.

T.P.
1. Read Data Signal
2. Read Data Signal
3. Read Data (Differentiated)
4. Read Data (Differentiated)
5. Signal Ground
6. + Read Data
7. + Index
8. − Detect Track 00
9. + Write Protect
10. Ground
11. − Head Load
12. + Gated Step Pulses
13. − Motor On

2.3 PREVENTIVE MAINTENANCE

Preventative maintenance is not required on the SA 400 minifloppy under normal usage.

2.4 REMOVALS AND ADJUSTMENTS

2.4.1 Face Plate: Removal and Installation

a. Open the door.

b. Remove the mounting screw on each side of the faceplate. Pull the face plate forward and away from the drive casting.

c. No re-adjustment is required after replacement.

FIGURE 1. TEST POINT LOCATIONS

2.4.2 Drive Motor Assembly: Removal and Installation (includes the motor and PCB)

Note: For ease of replacement it is recommended to replace the motor and PCB as an entire assembly.

a. Remove drive belt.

b. Disconnect connector P-3 from drive PCB and extract pins K (org) 13 (brn) and 14 (blk).

c. Remove drive PCB.

d. Remove the drive motor PCB and drive motor as an assembly by removing their respective mounting screws.

e. To re-install, reverse the above procedure insuring the PCB spacers and faston tab are in place.

f. Motor speed must be adjusted as per section 2.4.13.

2.4.3 Stepper Motor and Acuator Cam

These assemblies are not field replaceable.

2.4.4 Head and Carriage Assembly

a. Remove the drive PCB and disconnect the head connector from the PCB.

b. Unclamp the head cable from the drive.

c. Remove the guide rod nearest the read/write head.

d. Pivot the carriage away from the cam and off of the lower guide rod.

e. To re-install, reverse the above.

IMPORTANT: Insure that after installing the head cable there is enough slack to allow the carriage to go to track zero.

f. Readjust the carriage limiter if a new carriage is installed. Reference section 2.4.16.

g. Head alignment should not be required but if interchange problems exist check and adjust head alignment per section 2.4.18.

2.4.4.1 Read/Write Head Load Button: Removal and Installation

a. Remove drive PCB.

b. To remove the old button, hold the load arm out away from head, squeeze the locking tabs together with a pair of needle nose pliers and press forward.

c. To install load button, press the button into the arm, from the head side, and it will snap into place. Reference figure 2.

d. Adjust according to section 2.4.14.

2.4.5 Spindle Hub and Pulley/Assembly

These assemblies are not field replaceable.

PRESS

FIGURE 2. HEAD LOAD BUTTON REPLACEMENT

2.4.6 Clamp Hub Removal

a. Remove face plate, Reference section 2.4.1.

b. Remove the drive PCB.

c. Remove the E-ring from the hub shaft. The entire assembly can now be removed from the hub frame. Care should be taken not to over-stress the hub frame mounting pivot springs.

d. To re-install: Place the hub clamp with spacer and spring in place onto the spindle hub. (The large end of the spring is placed against the hub frame).

e. Press the hub frame down towards the spindle until the hub shaft protrudes through its mounting hole in the hub frame.

f. Install the E-ring onto the hub shaft.

g. Re-install the face plate. Re-adjustment is not required.

2.4.7 Hub Frame Assembly Removal

Removal of this assembly is not normally required or recommended. The only time removal would be required in the field is to replace the entire assembly.

a. Remove the drive PCB.

b. Remove the 2 mounting screws that hold the pivot springs to the casting.

c. The hub frame assembly can now be lifted clear of the casting.

2.4.7.1 Hub Frame Assembly Installation and Adjustment

a. Put the hub frame onto drive and lightly tighten mounting screws removed in Step 2 of Removal Procedures.

b. Latch the hub frame closed.

c. Position the hub frame until the hub shaft is centered in its mounting hole in the hub frame Reference figure 3. Now tighten the mounting screws for the hub frame pivot springs.

d. Check that the door latch assembly does not bind in the face plate. If binding occurs loosen the door latch mounting screws and reposition until it is free of binds.

e. Reinstall the drive PCB.

f. Check and readjust the index timing if drive is used in hard sectored applications. Refer to section 2.4.17.

2.4.8 Write Protect Switch Removal

a. Remove the two mounting screws for the switch.

b. Unsolder the brown wire from the C terminal and the black wire from N/C on the switch.

c. After reinstallation adjust per section 2.4.19.

2.4.9 Index Detector Assembly Removal

a. Remove drive PCB.

b. From connector P-3 extract pins from 5 (orange) and E (red).

c. Remove the detector mounting screw from the hub frame. This will free the detector.

d. When installing a new assembly, insure the detector mounting block is flush against the side of the hub frame. Reference figure 3.

e. Re-adjust the index timing per section 2.4.17.

FIGURE 3. HUB FRAME ADJUSTMENT

2.4.10 Index LED Removal

a. Remove the drive PCB.

b. From connector P-3 extract the pins from 8 (blue) and J (purple).

c. Remove the platen from the base casting that the LED is mounted to.

d. Squeeze the led mounting block locking tabs together and press the assembly out of the mounting hole in the platen.

e. To re-install, reverse the removal procedure

f. When remounting the platen, insure it is flush with the machine surface on the casting. Position it laterally so a diskette can be inserted without binding when the door is closed.

g. Re-adjust the index timing per section 2.4.17 if hard sectored.

2.4.11 Track Zero Switch Removal

a. Remove the drive PCB.

b. The switch is removed by removing its two mounting screws.

c. Un-solder the wires N/C (white) N/O (yellow) and com (green).

d. To reinstall, reverse the above procedure.

e. Readjust the switch per section 2.4.15.

2.4.12 Head Amplitude Check

These checks are only valid when writing and reading back as described below. If the amplitude is below the minimum specified, the load pad should be replaced and the head should be cleaned if necessary (Reference section 2.4.21) before re-writing and re-checking. Insure the diskette used for this check is not "worn" or otherwise shows evidence of damage on either the load pad or the head side.

a. Install good media.

b. Start the motor.

c. Select the drive and step to track 34.

d. Sync the oscilloscope external on TP 7 (+ Index), connect one probe to TP-2 and one to TP-1, on the drive PCB. Ground the probes to the PCB, add and invert one input. Set volts per division to 50mv and time base to 20 M seconds per division.

e. Write the entire track with all one's.

f. The average minimum read back amplitude, peak to peak, should be 80 millivolts.

If a new load pad does not bring the amplitude to the minimum level try the following:

1. Install a different piece of media and re-check.

2. Check motor speed section 2.4.13.

3. Make sure you are getting an output from both TP-1 amd TP-2. Check with the scope in the chop mode. If the probes are OK and still one TP has no output or has less output than the other TP replace the PCB.

4. If 1, 2, & 3 are OK the head and carriage assembly will require replacement. Refer to section 2.4.4.

2.4.13 Motor Speed Adjustment

a. Install a diskette, start the motor and load the head. Step to Track 16.

b. Turn the pot R-12 located on the motor control PCB until the dark lines on the spindle pulley appear motionless. For 60 HZ use the outside ring of lines for the 50 HZ observe the inside ring. Reference figure 4.

NOTE: This adjustment can be made only in an area where there is flourescent lighting. Otherwise refer to 2.4.13.1.

FIGURE 4. MOTOR SPEED ADJUSTMENT

2.4.13.1 Motor Speed Adjustment (using a frequency counter)

a. Install a SA104 or SA124 diskette, start the motor and load the head, step to Track 16.

b. Connect the frequency counter input to T.P. 7 (+ Index) on the drive PCB.

c. Adjust pot R-12 located on the motor control PCB for 200 HZ ±0.2 HZ.

2.4.14 Read/Write Head Load Button Adjustment

a. Insert SA124 diskette or any diskette with data on track 34.

b. Connect oscilloscope to TP 1 and 2, added differentially and sync external positive on TP 7 (+ Index).

c. Start the motor.

d. Select the drive and step carriage to track 34.

e. Observing read signal on oscilloscope, rotate the load button counterclockwise in small increments (10°) until maximum amplitude is obtained.

2.4.15 Track Zero Switch Adjustment

a. Remove the PCB from the drive, disconnect the head cable but leave the interface and drive connector installed.

b. Rotate head cam actuator until the cam follower is opposite the track zero dimple on the cam. Reference figure 5.

DIMPLE IN CAM CAM FOLLOWER

FIGURE 5. TRACK ZERO POSITION

c. Adjust the switch so it just makes by moving its mounting bracket.

NOTE: When making switch adjustments insure that the bracket is registered against the casting and the activator is located on the 45° angled portion on the rear of the carriage. Refer to figure 5.1.

d. Power up the drive being careful not to short out the PCB, and select the drive. This will energize phase A in the stepper motor. The dimple should remain within ±.050 of the cam follower and the switch should not break.

PLACE SCREWDRIVER HERE (BETWEEN BRACKET AND CASTING) TO MOVE SWITCH TOWARD SPINDLE

BRACKET LOCATED AGAINST CASTING

BRACKET MOUNTING SCREW

ACTUATOR LOCATED ON 45° SURFACE OF CARRIAGE

PLACE SCREWDRIVER HERE (BETWEEN BRACKET AND CASTING) TO MOVE SWITCH AWAY FROM SPINDLE

FIGURE 5.1. TRACK ZERO SWITCH ADJUSTMENT

e. Step to track 1 T.P. 8 should go high. If not readjust the microswitch.

f. Step to track 00 T.P. 8 should go low.

g. If not readjust the microswitch.

h. To check switch adjustment using a scope repeatively step between tracks zero and one. Look at TP 8 (−detect track zero). The step in and step out time should be equal within ± 2.5 MS.

i. Reinstall PCB and plug in the head cable.

$$T_0 \qquad T_1$$

TP 8 OUTPUT

T_0 & T_1 SHOULD BE EQUAL ± 2.5 M SEC.

FIGURE 5.2. TRACK ZERO TIMING

2.4.16 Carriage Limiter

a. Unplug the head cable and remove the PCB from the drive leaving the interface and PCB connector installed.

b. Step to track zero, leave the drive selected.

c. Position the stop until it is flush with stop post (old style) or in the slot (new style) on the carriage assembly. Reference figure 6. Adjust the track zero cam stop horizontally and vertically until there is .020 ± .005 between the stop on the acuator cam and the stepper motor shaft. Reference figure 6.

FLUSH WITH STOP POST (OLD STYLE) STOP POST

.020 ± .005

(NEW STYLE)

STEPPER MOTOR SHAFT

FIGURE 6. CARRIAGE LIMITER ADJUSTMENT

d. Step to track 34 and insure there is clearance between the cam stop extension and the stepper motor shaft. Reference figure 7.

e. Re-install the drive PCB and plug in the head cable.

CLEARANCE AT TK 34.

FIGURE 7. CARRIAGE LIMITER CLEARANCE

2.4.17 Index/Sector Timing Adjustment

If soft sectored, using the IBM type format:

a. Position the index detector assembly flush with the registration surface on the hub frame. Reference figure 8.

b. Position the detector assembly in the center of its mounting slot. Tighten the mounting screw, Reference figure 8.

FIGURE 8. INDEX DETECTOR ADJUSTMENT

FOR HARD SECTORED APPLICATIONS:

a. Remove the PCB and install the head cable extender. Leave the PCB and interface connectors installed. Reference figure 9.

b. Insert Alignment Diskette (SA 124).

c. Start the motor and select the drive.

d. Sync oscilloscope, external positive, on TP 7 (+ Index). Set time base to 50 μsec/division.

e. Connect one probe to TP 1 and the other TP 2. Ground probes to the PCB. Set the inputs to AC, add and invert one channel. Set vertical deflection to 500 MV/division.

f. Observe the timing between the start of the sweep and the first data pulse. This should be 200 $\pm$ 100 μsec. If the timing is not within tolerance, continue on with the adjustment. Reference figure 10.

g. Loosen the mounting screw in the Index Detector block until the assembly is just able to be moved.

h. Observing the timing, adjust the detector until the timing is 200 $\pm$50 μsec. Insure that the detector assembly is against the registration surface on the hub frame.

i. Tighten the mounting screw.

j. Recheck the timing.

P2 CONNECTOR

P1 CONNECTOR

HEAD CABLE

P4 HEAD CABLE CONNECTOR

HEAD CABLE EXTENDER

INTERFACE CABLE

FIGURE 10. INDEX TIMING

FIGURE 11. HEAD RADIAL ALIGNMENT

2.4.18 Head/Radial Alignment

NOTE: This adjustment is not normally required even on head replacement due to the SA 400 pre-aligned head and carriage assembly, but if the stepper motor mounting screws are accidently loosened or if parts damage has occured or you are experiencing interchange problems use the following procedure to check and/or adjust the head radial alignment.

a. Start the motor and select the drive.

b. Load the SA 124 alignment diskette.

c. Step the carriage to track 16.

d. Sync the oscilloscope, external positive, on TP 7 (+CE Index). Set the time base to 20 Msec per division. This will display over one revolution.

e. Connect one probe to TP 1 and the other to TP 2. Ground the probes on the PCB. Set the inputs to AC, add and invert one channel. Set the vertical deflection to 100 MV/dev.

f. The two lobes must be within 70% amplitude of each other. If the lobes do not fall within the specification, continue on with the procedure. Reference figure 11.

g. Loosen the two mounting screws which mount the stepper motor to the drive casting.

h. Rotate the stepper motor to radially move the head in or out. If the left lobe is less than 70% of the right, turn the stepper motor clockwise as viewed from the stepper motor side of the drive. If the right lobe is less than 70% of the left lobe, turn the stepper motor counterclockwise as viewed from the stepper motor side of the drive.

i. When the lobes are of equal amplitude, tighten the motor mounting screws. Reference figure 12.

EVEN AMPLITUDE (100%), ON TRACK

LEFT 80% OF RIGHT, + 1 MIL OFF TRACK TOWARD TK 0

LEFT 60% OF RIGHT, + 2 MIL OFF TRACK TOWARD TK 0

LEFT 40% OF RIGHT, + 3 MIL OFF TRACK TOWARD TK 0

RIGHT 80% OF LEFT, − 1 MIL OFF TRACK TOWARD 34

RIGHT 60% OF LEFT, − 2 MIL OFF TRACK TOWARD 34

RIGHT 40% OF LEFT, − 3 MIL OFF TRACK TOWARD 34

FIGURE 12. HEAD RADIAL ALIGNMENT

j. Check the adjustment by stepping off track and returning. Check in both directions and readjust as required.

k. Whenever the Head Radial Alignment has been adjusted, the carriage limiter and track zero switch adjustment must be checked (Section 2.4.15 & 2.4.16).

NOTE: (Alignment diskette should be at room conditions for at least twenty minutes before alignment).

2.4.19 Write Protect Switch Adjustment

a. Adjust the switch so that the actuator will just transfer the switch when its point is flush ±.010 within the top of the groove in the guide rail. Reference figure 13.

FIGURE 13. WRITE PROTECT SWITCH ADJUSTMENT

2.4.20 Head Load Bail Adjustment

a. Select the drive to load the head or ground TP 11 (−Head Load) to energize the head load solenoid.

b. Adjust the down stop screw to obtain 3/16" to 1/4" from the top flat surface of the load bail and the platen. Reference figure 14.

c. Check for a minimal clearance of .020 between the load bail and the load arm. This check is made at track zero and track 34 with the door closed and the head loaded.

FIGURE 14. HEAD LOAD BAIL ADJUSTMENT

2.4.21 Read/Write Head Cleaning Procedure

The head should *ONLY* be cleaned if it has an oxide build up that is visable to the naked eye. Cleaning methods and materials other than those listed can permanently damage the head and should be avoided.

1. Lightly dampen a piece of clean lintless tissue with Isopropyl alcohol (use sparingly).

2. Lift the load arm off the head, being careful not to touch the load button.

3. Lightly wipe the head with the moistened portion of the tissue.

4. After the alcohol has evaporated, lightly polish the head with a clean dry piece of lintless tissue.

5. Lower the load arm onto the head. *Do not let it snap back.*

Physical Locations

WRITE PROTECT SWITCH   SPINDLE   CLAMP HUB   INDEX DETECTOR   PLATEN   HEAD SOLENOID   LOAD BAIL   DRIVE MOTOR   HEAD AND CARTRIDGE ASSEMBLY   TRACK ZERO SWITCH   LOAD ARM   PIVOT SPRINGS HUB FRAME

HUB FRAME   CARRIAGE LIMITER   CARRIAGE GUIDE ROD   ACTUATOR CAM   HEAD CABLE CLAMP   CAM FOLLOWER

P2 CONNECTOR   P1 CONNECTOR   HEAD CABLE   P4 HEAD CABLE CONNECTOR   HEAD CABLE EXTENDER   INTERFACE CABLE

TACH DISK   STEPPER MOTOR   MOUNTING SCREWS STEPPER MOTOR

MOTOR CONTROL PCB

J1 CONNECTOR

P3 CONNECTOR

CONNECTOR FRAME GROUND

J2 CONNECTOR

DRIVE PULLEY   DRIVE BELT   MOTOR PULLEY

DRIVE PCB

ACTIVITY LIGHT

P3 CONNECTOR

DOOR HANDLE

J1 CONNECTOR

FACE PLATE

P4 CONNECTOR   TERMINATOR RESISTOR PACK   PROGRAM SHUNT

PCB Component Locations

DRIVE PCB
COMPONENT LOCATIONS
BELOW E.C. 649

16

● TEST POINTS

DRIVE PCB
COMPONENT LOCATIONS

E.C. 649 AND ABOVE

MOTOR CONTROL PCB
COMPONENT LOCATIONS

Logic Manual

NOTES:
1. CUT TRACE OPTION FOR MULTIPLEX OPERATION
2. CONNECTOR SYMBOL REFERENCE —✕—=J1 ▽2=J2 ▽3=J3 ▽4=J4
3. ALL ODD NUMBERED PINS ON J1 CONNECTOR ARE GROUND
4. PROGRAM SHUNT
5. WITH HM SHORTED HEAD LOADS WITH —MOTOR ON
   WITH HS SHORTED HEAD LOADS WITH —DRIVE SELECT

DRIVE PCB LOGIC DIAGRAM PCBP/N 25060
READ/WRITE, INDEX,
WRITE PROTECT, DRIVE SELECTION

1 OF 2

20

DIRECTION
- STEP IN
+ STEP OUT

18

TWO PULSE
GENERATOR

+5V

T4

4

TP 12

- STEP

20

READ ENABLE

STEP
COUNTER

+5

+ PULL UP

DRVR

M

R

P

oD

oC

oB

oA

+12V

PWR ON
RESET

+ OUTPUT ENABLE
- TRK 00

DRVR -26

TRACK 00

TP 8

+12V

1

+12V

10,11,
12,13

L5
100

+12VA

+12V RTN

2

GND

4,5,6,
8,14

C28
4.7
10%

C2,9
0.1

GND

1 THRU 34

+5V RTN

3

C27
4.7
10%

C14,15
21,22,
25,26
0.1

+5V

4

+5V

DRIVE PCB
STEPPER CONTROLS, TRACK ZERO,
POWER

MOTOR SPEED CONTROL PCB LOGIC DIAGRAM
AMPLITUDE MODULATION   PCB P/N 25062

+MOTOR OUT   +12V   (RED)

+TACH IN   (YEL)

DRIVE
MOTOR

+TACH OUT   (GRN)

-MOTOR ON   (BLU)

φA   (BLK)
φB   (YEL)
φC   (BRN)

STEPPER
MOTOR

φD   (ORG)

P-3
PIN 11   +12V   (RED)

P-3
PIN 12   +12V   (RED)

-HEAD LOAD   (GRY)

HEAD
LOAD
SOLENOID

P-3
PIN L   +12V (TO SOLENOID)   (WHT)

TRACK ZERO
N. O.

(YEL)

COMM.   (GRN)

TRACK ZERO
N. C.

P-3
PIN-6

(WHT)

COMM.   (BRN)

P-3
PIN 4

(BLK)   +WRITE PROTECT

INDEX/SECTOR

P-3
PIN J   +5V (INDEX LED)   (BLU)

RED —INDEX/SECTOR

LED   DET

GRN   (VIO)

(ORG)   INDEX/SECTOR

P-3
PIN 8

P-3
PIN 5

SWITCH AND MOTOR CONNECTIONS

Schematics

SCHEMATIC DIAGRAM DISKETTE MINI

250G61-O

NOTES: UNLESS OTHERWISE SPECIFIED;
1. ALL CAPACITORS ARE IN MICRO-
   FARADS, 50V, +80, 20%.
2. ALL DIODES ARE 1N4148.
3. ALL INDUCTORS ARE IN MICRO-
   HENRIES, 10%.
4. ALL RESISTORS ARE IN OHMS,
   1/4W, 5%.
5. ☐ INDICATES CUT TRACE
   OPTION.
6. ✳ INDICATES J1, ▽ INDICATES J2,
   ▽ INDICATES J3, ▽ INDICATES J4.
7. COMPONENT NOT INSTALLED.
8. PIN 4 OF ID IS GROUND.
9. R13 VALUE MAY BE 50K.

SHUGART ASSOCIATES
TITLE SCHEMATIC DIAGRAM
DISKETTE Ⅱ MINI

Schematic diagram — Shugart Associates, 250GI-1 Diskette (Mini)

SHUGART ASSOCIATES

EC HISTORY		
DATE	NO.	
8-76	0620	
8-76	0675	
9-76	0642	

TITLE SCHEMATIC DIAGRAM
DRV MTR & SPEED CTRL (AM)

DETAIL	1.d.d.	5-76
DESIGN		
APPRO	L.T	8-76

RELEASED FOR ASSEMBLY

SHEET	OF		REV/EC
	1	1	
SCALE	DOC CODE	PART NO	0642
~	SC	25062-1	

C | 1

MUST CONFORM TO ENGINEERING SPEC. ES 30000-0

TOLERANCE UNLESS OTHERWISE NOTED		
MATERIAL		
LINEAR ±.XX		
ANGULAR±=	±.XXX	
CASE DEPTH		
HARDNESS		
SURFACE TREATMENT		

CORNERS OUTSIDE	MAX
EDGES INSIDE	
BROKEN INSIDE	MAX

ES

REF DESIGNATION | REF DESIGNATION
LAST USED | NOT USED

C3
C25
L1
Q3
R13

NOTES; UNLESS OTHERWISE SPECIFIED,
1. ALL CAPACITORS ARE IN MICROFARADS.
2. ALL DIODES ARE IN4148.
3. ALL RESISTORS ARE IN OHMS, 1/4W, ±5%.
4. ▽ INDICATES SOLDERED WIRE CONNECTION.

25062-1

Section 3

Illustrated Parts Catalog

Table of Contents

DESCRIPTION

General

The Illustrated Parts Catalog is arranged so that the figures precede the parts listings and will be on the opposite page.

The drive assembly is contained on a single page. Sub assemblies will be separated by a solid line and are broken down on this page.

Indented Level

The parts list is indented to show the levels of assembly within a figure. The major assembly will always be level 1, all parts or assemblies that attach to that assembly will be level 2 and assemblies within level 2 will have their attaching parts level 3 and so on.

Parts Replacement

Some parts and assemblies are not field replaceable. These will be noted by an asterisk* and a footnote. These part numbers are included so they can be ordered for factory and/or repair centers.

Quantity Per Assembly

The quantity listed is the quantity used on the assembly.

Numerical Index

The numerical index lists all parts in part number sequence and is cross referenced to the figure and reference number.

FIGURE & REF. NUMBER	PART NUMBER	DESCRIPTION 1 2 3 4	QTY PER ASM
1			
		DRIVE ASSEMBLY	
- 1	25060	. PCB, DRIVE	1
- 2	54070	. HUB FRAME ASSEMBLY	1
- 3	54073	. . DOOR HINGE	1
- 4	10186	. . SCREW 6-32 X .188 BH	2
- 5	54057	. . STOPDISK	1
- 6	11305	. . E-RING	1
- 7	54131	. . COLLAR HUB	1
- 8	54132	. . SPRING, CLAMP	1
- 9	54066	. . HUB, COLLETT	1
-10	10186	. SCREW 6-32X.188 BH	2
-11	54136	. DETECTOR INDEX	1
-12	10187	. SCREW 6-32X.188 BH	1
-13	* 54032	. SPINDLE	1
-14	* 10805	. BEARING, FLANGED	1
-15	54078	. KEEPER, GUIDE ROD	1
-16	10186	. SCREW 6-32X.188 BH	1
-17	54006	. GUIDE ROD	2
-18	54099	. STOP, CARRIAGE	1
-19	10186	. SCREW 6-32X.188 BH	1
-20	54078	. KEEPER GUIDE ROD	1
-21	10186	. SCREW 6-32X.188 BH	1
-22	54064	. SOLENOID ASSMY. HEAD LOAD	1
-23	54135	. . BAIL, LOAD	1
-24	54003	. CAM, ACTUATOR	1
-25	54055	. HEAD & CARRIAGE ASSMY.	1
-26	54145	. . LOAD BUTTON	1
-27	17211	. TK 00 SWITCH	1
-28	10176	. SCREW 4-40X.50 BH	2
-29	10187	. SCREW 6-32X.250 BH	1
-30	10013	. WASHER	1
-31	54038	. MOUNT TK 00 SWITCH	1
-32	15655	. CONNECTOR P-3	1
-33	54067	. MOTOR & CONTROL ASSEMBLY	1
-34	54047	. . MOTOR DRIVE	1
-35	25063	. . PCB MOTOR CONTROL	1
-36	54069	. STANDOFF, MOTOR PCB	2
-37	10191	. SCREW 6-32X.50 BH	2
-38	* 54068	. MOTOR, STEPPER	1
-39	10187	. SCREW 6-32X.250 BH	2
-40	10177	. SCREW 4-40X.625 BH	2
-41	54048	. BELT, DRIVE	1
-42	* 54138	. PULLEY, SPINDLE	1
-43	* 10804	. BEARING	1
-44	* 54097	. SPACER, LONG	1
-45	17212	. SWITCH WRITE PROTECT	1
-46	54062	. NUT PLATE	1
-47	10166	. SCREW 2-56X.50 BH	1
-48	54137	. LED, INDEX	1
-49	54125	. PLATEN	1
-50	10189	. SCREW 6-32X.250 BH	1
-51	54036	. CLAMP, PCB	4
-52	11311	. RETAINER, CLAMP	4
-53	54077	. FACEPLATE	1
-54	11900	. 6-32X.250 F.H.	2
-55	10013	. WASHER	1
-56	12501	. WASHER	1
-57	15663	. FASTON	1
-58	11312	. ACTIVITY LIGHT HOLDER	1
-59	15915	. LED ACTIVITY LIGHT	1
-60	* 54089	. GUIDE DISKETTE R.H.	1
-61	* 54090	. GUIDE DISKETTE L. H.	1
		* NOT FIELD REPLACEABLE	

PART NUMBER	REF.
10013	55
10166	47
10176	28
10177	40
10186	4
	10
	12
	16
	19
	21
10187	12
	29
	39
10189	50
10191	37
10804	43
10805	14
11305	6
11311	52
11312	58
11900	54
12501	56
15655	32
15663	57
17211	27
17212	45
25060	1
25063	35
54003	24
54006	17
54032	13
54036	51
54038	31
54047	34
54048	41
54055	25
54057	5
54062	46
54064	22
54065	36
54066	9
54067	33
54068	38
54070	2
54073	3
54077	53
54078	15
	20

PART NUMBER	REF.
54089	60
54090	61
54097	44
54099	18
54125	49
54131	7
54132	8
54135	23
54136	11
54137	48
54138	42
54145	26

102650008