XPU

Instruction Manual



XPU

Instruction Manual

August 1984

CROMEMCO, Inc. P.O. Box 7400 280 Bernardo Avenue Mountain View, CA 94039 023-2029 Rev. A

Copyright © 1984 CROMEMCO, Inc. All Rights Reserved This manual was produced using a Cromemco System Three computer running under the Cromemco Cromix Operating System. The text was edited with the Cromemco Cromix Screen Editor. The edited text was proofread by the Cromemco SpellMaster Program and formatted by the Cromemco Word Processing System Formatter II. Camera-ready copy was printed on a Cromemco 3355B printer.

The following are registered trademarks of Cromemco, Inc.

C-Net®
Cromemco®
Cromix®
FontMaster®
SlideMaster®
SpellMaster®
System Zero®
System Two®
System Three®
WriteMaster®

The following are trademarks of Cromemco, Inc.

C-10[™]
CalcMaster[™]
DiskMaster[™]
System One[™]
TeleMaster[™]

UNIX System V is a registered trademark of Bell Laboratories.

TABLE OF CONTENTS

Chapter 1: THE XPU EXTENDED DUAL PROCESSOR UNIT	1
Introduction	1
Setup and Installation	2
Switch Settings	$\frac{2}{2}$
Jumper Selectable Options	2 3
Installation	3
Memory Support	4
Input and Output	4
Microprocessor Selection	6
Chapter 2: BUS SIGNALS AND I/O PORT CHARACTERISTICS	7
S-100 Bus Signals	7
S-100 Bus/XPU Signal Definitions	9
Address Bus Signals	9
Control Input Signals	9
Control Output Signals	10
Data Bus Signals	10
DMA Control Signals	10
Status Signals	11
Utility Signals	12
XPU/XMM Signal Definitions	12
Signals for Z80 Mapping	13
Signals for MC68000/68010 Mapping	14
I/O Port Characteristics	14
Interrupt Vector Translation	15

LIST OF ILLUSTRATIONS

Figure 1-1: XPU Jumper Locations	3
Figure 1-2: Memory Configurations	5
LIST OF TABLES	
Table 1-1: XPU Specifications	2
Table 2-1: S-100 BUS/XPU Signals	8
Table 2-2: Status Signal States	11
Table 2-3: XPU/XMM Signals	13
LIST OF APPENDICES	
Appendix A: XPU Parts List	. 17
INDEX	21
LIMITED WARRANTY	•
SCHEMATIC	

Chapter 1

THE XPU EXTENDED DUAL PROCESSOR UNIT

INTRODUCTION

The Cromemco XPU extended dual processor unit incorporates two microprocessors on a single board. The MC68000/68010 provides the power and speed of a new generation of 32-bit microprocessor chips, while the Z80 guarantees compatibility with most existing hardware and software. One of the two microprocessors controls the bus at any given time, yielding control to the other as required by the software.

The MC68000/68010 microprocessor has 18 32-bit internal registers, a 16-bit external data bus, and a 24-bit external address bus. It can directly address 16 megabytes of memory and has 56 instruction types, 5 data types, and 14 address modes yielding an instruction set of over 1000 instructions. These features make the MC68000/68010 extremely fast and versatile. Unlike the MC68000, the MC68010 permits program execution to be suspended by a bus error and later restarted. This permits the development of Virtual Memory software when used in conjunction with the Cromemoo XMM board.

Table 1-1 shows the operational specifications for the XPU board.

Table 1-1: XPU SPECIFICATIONS

MC68000/68010 and Z80B Processors: MC68000/68010 - 10MHz Clock Rate: Z80B - 5MHz System - 4MHz Instruction Set: MC68000/68010 - over 1000 instructions in 56 main types Z80B - 158 instructions including the 78 instructions of the 8080 processor Power-on Jump: Jumper selectable to any 4K memory boundary within the first 64K page. Preselected for standard Cromemco systems. Processor Control: Software controlled switching between processors. S-100/IEEE-696 Bus: Power Requirements: +8 volts @ 2.0 amps Operating Environment: 0 to 55 degrees C

SETUP AND INSTALLATION

Switch Settings

There are no switches on the XPU.

Jumper Selectable Options

The XPU board is ready for use in your Cromemco system as it is shipped from the factory. Figure 1-1 shows the locations of three jumpers which may be used in special circumstances.

Wait State Jumper - If you have a revision K or higher MCU board and do not enable error correction, a jumper in this location will increase memory speed by reducing the MC68000/68010 memory cycle wait states from 3 to 2. Do not use this jumper with an older MCU board or with error correction enabled.




Figure 1-1: XPU JUMPER LOCATIONS

Memory Refresh Rate - As shipped, there is a trace between the common node and the X2 solder pad. During MC68000/68010 operation, this causes a refresh cycle to be inserted approximately every 16 microseconds. Cutting this trace and installing a jumper between the common node and the X1 solder pad will double the time between refresh cycles and increase processing speed by about 3%. This slower refresh rate is compatible with all versions of the MCU/MSU series boards, but it is not compatible with 256KZ boards.

Power Up Address - The power up address is factory set to C000h (jumpers at A15 and A14). These jumpers change the upper 4 bits of the address where execution begins.

Installation

Turn off all power to the system and unplug it before installing or removing any circuit board.

If you have an XMM board, connect it to the XPU with the 34-conductor cable (part number 519-0062), with the red cable stripe on the left.

MEMORY SUPPORT

The XPU supports both vertical and horizontal memory configurations.

Horizontal memory, arranged in banks, is used by CDOS and the Z80 Cromix Operating System. This memory configuration allows the operating system, contained in one 64K-byte bank, to select one of up to six banks of 64K bytes each. This provides a total of 448K bytes of addressable memory. Horizontal memory requires the use of Cromemoo 64KZ, 64KZ-II, or 256KZ memory boards and does not support the 68000 Cromix Operating System.

Vertical memory is used by the 68000 Cromix Operating System. This configuration allows the operating system to directly address up to 16 megabytes of memory without using bank selection. Vertical memory requires Cromemco 256KZ board(s), or an MCU with MSU-series boards. CDOS is not supported by vertical memory configurations. All Cromemco I/O boards are compatible with an XPU configured with vertical memory, except the SDI/48KTP and the WDI-II.

Mapped memory requires the installation of the companion XMM board. The XPU provides address lines A23-A12 and some control signals on a 34-pin connector, J1. When connected to the Cromemco XMM (eXtended Memory Management board), addresses generated by the MC68000/68010 and Z80 programs may be relocated on 4K-byte boundaries. Memory protection implemented on the XMM can prevent unauthorized access to data residing in memory.

INPUT AND OUTPUT

In the Z80 mode of operation, the XPU performs input and output by executing Z80 in and out instructions that specify the desired values and ports.

In the MC68000/68010 mode, the XPU performs input and output by reading and writing from and to the top 64K bytes of memory (i.e., FF0000h - FFFFFFh). This area of memory is mapped by the XPU firmware to correspond to ports 0 - FFFFh.

In both modes of operation, port xxFFh is reserved for switching from one microprocessor to the other. Refer to the following section for an example of I/O using each microprocessor.




Figure 1-2: MEMORY CONFIGURATIONS

MICROPROCESSOR SELECTION

The XPU board automatically starts up in the Z80 mode of operation. When a 1 is output to port FFh, control switches to the MC68000/68010.

When the MC68000/68010 is first used, after power-up or system reset, it obtains its stack pointer (sp) from location 0 and its program counter (pc) from location 4. Subsequently, when control switches from the Z80 to the MC68000/68010, the program continues execution as though it had not been interrupted.

The following Z80 instructions initiate MC68000/68010 operation with the stack at 6000h and a starting address of 7000h. On subsequent calls to the MC68000/68010, only the two instructions with the comment switch control to the MC68000/68010 are needed because the stack pointer and program counter have already been established.

```
ld
                hl,intdat
                                     ; initialize sp & pc
          ld
                 de,0
          ld
                be,8
          ldir
          ld
                 a,1
                                     ; switch control to
                 Offh,a
          out
                                    : MC68000/68010
intdat:
                 0, 0, 60h, 0
                                  ; location of stack
          đb
                0, 0, 70h, 0
          đb.
                                    ; starting address
```

To switch from the MC68000/68010 to the Z80, output a 0 to port FFh. This may be done by writing to the top 64K of memory as follows.

move.b #0.0ffffffh

The 24-bit address to which the zero is moved may be thought of as consisting of three segments. The first **ff** indicates the top 64K of memory (the area reserved for memory mapped I/O). The second **ff** is mandatory. The last **ff** is the port address.

Chapter 2

BUS SIGNALS AND I/O PORT CHARACTERISTICS

S-100 BUS SIGNALS

The introduction of a new CPU usually causes some bus signals to be redefined, some to be deleted, and others to be added. The Z80, used in the new XPU central processor, was the heart of the Cromemco C-10 computers. Therefore, the Z80 has influenced signal redefinition very little. Major changes have occurred because the XPU uses two microprocessors, one of which is the new MC68000/68010. Most of the new signals concern either board-level switching between the two processors, the 16-bit data bus, the 24-bit address bus, or control differences.

The signals of Cromemco's S-100 bus, which are compatible with the IEEE-696 standard, can be grouped into seven functional categories as follows.

- 1. Address (A)
- 2. Control inputs (CI)
- 3. Control outputs (CO)
- 4. Data (D)
- 5. DMA data transfer control (DMA)
- 6. Status (S)
- 7. Utility (U)

Table 2-1 shows each S-100 bus connection, signal mnemonic, name, and function. A bus signal mnemonic indicates both the signal purpose and the active state. The active state reveals what logic, binary, and electrical states to expect on a given signal line. When the mnemonic is followed by an asterisk, the signal is active low. Without the asterisk, the signal is active high. For example, if the signal is GAPK* and the electrical state is low (a more negative voltage), the logic state is true and the binary state is 1. For an active high signal, such as GAPK, an electrical high (more positive voltage) is a logical true and a binary state of 1.

Pin Number	Mnemonic	Signa] Name	Punetion	Pin Number	Mnemonie	Signal Name	Function
ଅବସେଶ	*8v *1BV XRDY	External Ready undefined undefined	3 20	କଥା ଅଟି କଥା ହେ ଅଟି ଅଧିକଥା କଥା କଥା କଥା କଥା କଥା କଥା କଥା କଥା କଥା	+8V -18Vur SLVCLR*	urdefined Slave Clent (bus slaves) undefined	a a
0 to 00 to 0		undefined undefined undefined undefined undefined		56 57 58 59 80	SXTRQ* A19 SIXTN*	undefined Undefined Skrieen Request Extended Address Bit 19 Skrieen Acknowledge	S & CI
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NMI* PWRFAIL* A18	undefined Non-maskable Interrupt Power Rail undefined Extended Address Bit 18	C C	666301 1663	A20 A21 A23 A23 MREQ*	Extended Address Bit 20 Extended Address Bit 21 Extended Address Bit 22 Extended Address Bit 23 Memory Request	< 4 < 4 \times
11.0 11.0 11.0 11.0 11.0 11.0 11.0 11.0	A16 A17 SDSB* CDSB*	Extended Address Bit 16 Extended Address Bit 17 Stans Disable Control Output Disable Ground	А А ВМА ВМА	66 88 69 70	RFSH* MEMDSB* MWRT	Refresh (Menory) Menory Disable Menory Write undefined Ground	20 % C
128828	ADSB* DODSB* φ2 STVAL*	undefined Address Disple Data Out Disple System Clock Status Valid Strobe	DMA U CO	. 5556 . 5556	Z80/58* prdy ploy phold* Reset*	280/MC68000/88010 Processor Active Ready Interrupt Request Hold Reset (Bus Masters)	8 5552
30.38 ± 36	phlipa Extad* A5 A4	Hold Acknowledge Extended Address Enable Address Bit 5 Address Bit 4	0 2 2 4 4	7.7.7.7.88.08	psync pwr• pdbin au	Synchronize Write Date Bus In Address Bit 1 Address Bit 1	888**
1000.59	A3 A15 A12 A9 DOI/D9	Address Bit 3 Address Bit 15 Address Bit 12 Address Bit 12 Address Bit 9 Data Out Bit 1/pata Bit 9	ধৰধধ	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	A2 A6 A8 A13	Address Bit 2 Address Bit 6 Address Bit 7 Address Bit 7 Address Bit 18 Address Bit 13	' বেধবংধ
35 23 40 40	DO0/D8 A10 DO4/D12 DO5/D13 DO6/D14	Data Out Bit 0/Data Bit 8 Address Bit 10 Bate Out Bit 4/Data Bit 12 Data Out Bit 5/Data Bit 13 Data Out Bit 5/Data Bit 13	A4888	90 90 90 90 90 90 90 90 90 90 90 90 90 9	A14 A11 DO2/D10 DO3/D11 DO7/D15	Address Bit 14 Address Bit 11 Date Out Bit 2/Date Bit 10 Date Out Bit 2/Date Bit 10 Date Out Bit 7/Date Bit 10 Date Out Bit 7/Date Bit 15	<4000
1 4 4 4 4 1 60 52 4 65	Di2/D2 Di3/D3 Di7/D7 SM 1 soUT	Deta In Bit 2/Date Bit 2 Date In Bit 3/Date Bit 3 Date In Bit 3/Date Bit 3 Date In Bit 1/Date Bit 7 Stetus Instruction Petch Status Output	BBBBB	200000 11000000	D14/D4 D15/D6 D16/D6 D10/D1	Data in Bit 4/Data Bit 4 Data in Bit 5/Data Bit 5 Data in Bit 6/Data Bit 5 Data in Bit 6/Data Bit 5 Data in Bit 1/Data Bit 1 Data in Bit 0/Data Bit 0	9999
9 F- 33 65 C	SINP SMEMR SFILTA CLOCK	Status Inpui Status Memory Read Status Hait Acknowledge Clock, 2 MHz Ground	88800	96 98 99 100	sINTA swo error* Poc*	Status Interrupt Acknowledge Status Write Out Error Powet On Clear Ground	o o D D D
Signal Puncti D≕data, DMA:	on Categories: A-a -control for DMA d	Signal Punction Categories: A-address, Clecontrol inputs, CO-coatrol outputs, D-data, DMA-control for DMA data transfers, S-status, and B-utility.	lputs,	Pins 4-10 are def Pin 71 is used by	ined by IEEE spec Cromenico, but un	Pins 4-10 are defined by IEEE spec., but unused by Cromenco; Pin 71 is used by Cromenco, but undelined by IEEE spec.	

S-100 BUS/XPU SIGNAL DEFINITIONS

The following list provides detailed definitions of each S-100 bus signal. Additional information about signal interaction with other boards may be obtained by consulting the appropriate board reference manuals.

Address Bus Signals

The address bus, consisting of parallel signal paths of 24 bits, selects specific memory locations or I/O ports. The MC68000/68010 drives all 24 bits directly. During Z80 operation, the Z80 drives the lower 16 bits and an auxiliary latch drives the upper 8. On power up or reset, the auxiliary latch is reset.

Memory Addressing - Memory addressing uses 24 bits, A0 through A23, providing a 16-megabyte address range.

I/O Addressing - I/O addressing uses 16 bits, A0 through A15, allowing selection of 65,536 ports.

Control Input Signals

XPU control input signals are output by bus slaves such as peripheral interface boards and memory boards. These signals synchronize the operation of the XPU and the bus slaves.

External Ready - The XRDY signal synchronizes the response of a bus master to a bus slave. It can start and stop XPU operation.

Hold or Bus Request - The pHOLD* signal is a DMA bus request generated by the DMA controller of a bus slave. The CPU determines when the request is granted and, at the appropriate time, outputs the pHLDA signal.

Interrupt Request - The pINT* signal is initiated by a bus slave. Each board may output an interrupt request to the XPU on this signal line. The interrupts are serviced according to priorities established by the software and/or hardware.

Non-Maskable Interrupt Request - In a manner similar to pINT*, the NMI* signal is initiated by a bus slave. The difference between the signals is that NMI* cannot be masked by software and must be serviced by the XPU as soon as possible.

Ready - The **pRDY** signal is active during normal microprocessor operation. The negation of pRDY is the wait-state request which indicates that an addressed memory board or peripheral is not ready for data transfer.

Sixteen Acknowledge - The **SIXTN*** signal indicates that a request for 16-bit data transfer has been granted and that the transfer may begin. Refer also to the sXTRQ* status signal.

Bus Error - The ERROR* signal tells the XPU to suspend or abort an MC68000/68010 cycle. This may occur when the MCU detects a non-correctable memory error, the XMM detects an illegal address translation attempt, or a page fault occurs and the XMM command register indicates that page faults are to be handled by the MC68000/68010 processor.

Control Output Signals

The control output signals are output by the XPU to control data transfer and provide the required timing reference.

Data Bus Input Strobe - The pDBIN read signal strobes data from the addressed slave onto the data bus.

Hold Acknowledge - The pHLDA signal indicates to the board with the highest priority request that the XPU has relinquished control of the system bus for DMA-controlled data transfer. Refer to the DMA control signals and pHOLD*.

Processor Active - The Z80/MC68000/68010* signal indicates which microprocessor is controlling the bus. When high, the Z80 is in control; when low, the MC68000/68010 is in control.

Status Valid Strobe - The pSTVAL* signal indicates that the address and status signals present on the bus are stable and valid. Refer to pSYNC and the status signals.

Synchronization - The **pSYNC** signal indicates the start of a new bus cycle. Refer to pSTVAL* and the status signals.

 \mbox{Write} - The $\mbox{pWR*}$ write signal strobes data from the data bus to the addressed slave.

Data Bus Signals

The data bus consists of sixteen parallel data lines.

Under the control of the Z80, the bus is used as two unidirectional 8-line data buses. The data input lines, **DIO** through **DI7**, bring data to the XPU. The data output lines, **DOO** through **DO7**, transfer data from the XPU.

Under the control of the MC68000/68010, all 16 lines, **D0 through D15**, are used as a bidirectional data bus. Refer also to sXTRQ*, SIXTN*, and the control output signals.

DMA Control Signals

The **pHOLD*** signal is issued by a board when it requires control of the bus for DMA. The XPU acknowledges pHOLD* with a pHLDA signal when it is ready to relinquish control of the bus. At the same time, the following signals disable the CPU bus buffers, effectively isolating the CPU from the bus and allowing the DMA controller to become the bus master.

- Address Disable ADSB*
- 2. Control Output Disable CDSB*
- 3. Data Output Disable DODSB*
- 4. Status Disable SDSB*

Status Signals

The following status signals identify the bus cycle in progress, and indicate the purpose of the address currently on the bus.

- 1. Memory read sMEMR
- 2. Operating Instruction Code Fetch sM1
- 3. Input sINP
- 4. Output sOUT
- 5 Memory Write MWRT
- 6. Write cycle sWO*
- 7. Interrupt Acknowledge sINTA
- 8. Halt Acknowledge sHLTA
- 9. Sixteen bit data bus request sXTRQ*

The status signals are best defined in terms of the bus cycle each represents. Table 2-2 shows the electrical state of the status signals for each bus cycle.

Table 2-2: STATUS SIGNAL STATES

Status			Bus	Cycle T	ape		
Signal	Memory Read	Op Code Fetch	Memory Write	Output	Input	Interrupt Acknowledge	Halt Acknowledge
sMEMR	Н	Н	L	L	L	L,	Х
SM1	! [:	Н	L	L	Ĺ	X .	Х
sWO*	Н	Н	Ĺ	Ĺ	н	H :	H
sOUT	L	Ĺ	L	Н	L	L	Ĺ
MWRT	L	L	н	Ĺ	Ĺ	Ĺ	Ĺ
SINP	Ĺ	L	L	L i	Н	Ĺ.	L
SINTA	L	Ĺ	L	L	Ĺ	H	Ĺ
sHLTA	L	L	E.	L	L	Ĺ	Ĥ
sXTRQ*(8-bit)	н	H	Н	H	Ħ	Н	X
sXTRQ*(16-bit)	, L	L	Ĺ	Ĺ	Ĺ.	Ĺ	X

Utility Signals

Utility signals are necessary to the overall operation of the system. They include power supply and power supply status signals, the system clock, and general reset and error signals.

+8 Volts Unregulated - This is the only supply voltage required for the XPU, MCU, and MSU boards. The +18 and -18 Volts Unregulated lines are available for other boards. Regulation of the supply voltage is performed on each board.

Grounds - Signal grounds are connected together on the S-100/IEEE-696 bus.

Phase 2 System Clock - The XPU generates the 4-MHz system clock signal.

Clock - The 2-MHz CLOCK signal is independent of all other bus timing signals. It may be used by circuits to generate time periods, or by other functions requiring a fixed input frequency.

Reset - The RESET* signal resets all bus masters and slaves, including the XPU.

Slave Clear - The SLAVE CLR* signal resets those bus slaves which monitor this signal.

Power-On Clear - The **POC*** signal is active only at the time that power is applied to the system. When active, POC* issues the RESET* and SLAVE CLR* signals.

Memory Disable - The MEMDSB* signal inhibits operation of those memory boards capable of responding to this signal. Cromemco 64KZ boards are inhibited by this signal, but MSU boards are not.

Memory Request - The MREQ* signal indicates that the address on the bus is valid for a memory read or write.

Refresh - The RFSH* signal indicates when the Z80A is performing a refresh cycle.

XPU/XMM SIGNAL DEFINITIONS

The XPU and XMM communicate over a 34-pin connector containing address and status information for memory mapping. The following list defines the XPU/XMM signals shown in Table 2-3.

Signals for Z80 Mapping

Memory Request - The MREQ* signal is generated by the Z80 processor to indicate the start of a Z80 memory cycle. This signal is used by the XMM board to adjust the timing of mapped Z80 cycles to correspond to the timing of unmapped cycles.

M1 - The Z80 M1* signal indicates the start of either an instruction fetch or an interrupt acknowledge cycle. This signal is used by the XMM to adjust the timing of mapped Z80 cycles to correspond to the timing of unmapped cycles.

Input/Output Request - The Z80 IOREQ* signal is true whenever an input/output or interrupt acknowledge cycle is performed. This signal is used by the XMM to adjust the timing of mapped Z80 cycles to correspond to unmapped cycles.

Z80 Ready - The **ZRDY** signal from the XMM indicates to the XPU that the Z80 cycle may proceed. When the Z80 processor is running in mapped mode, the start of each cycle on the bus is delayed to provide time for the translation of address bits A12 through A15 to S-100 address bits A12 through A23.

Signal Source Definition Pin 1 GND BOTH Ground MREQ* 2 XPU 280 Memory Request Control Line 3 A15 XPU MC68000/68010/Z80 Address Line 15 10MHZ XPU 10MHz Master Clock MC68000/68010/Z80 Address Line 14 5 A14 XPU 6 M1* XPU Z80 M1 Cycle Control Line 7 A13 XPU MC68000/68010/Z80 Address Line 13 8 GND вотн Ground 9 A12 XPU MC68000/68010/Z80 Address Line 12 MC68000/68010 Memory or I/O Cycle 10 MEM/IO* MMX IOREQ* 11 XPU Z80 I/O Request Control Line 12 AS* XPU MC68000/68010 Address Strobe Control Line 13 GND BOTH Ground 14 A21 XPU MC68000/68010 Address Line 21 XMM-ACTIVE* XMM turned on and mapping 15 MMX MC68000/68010 Address Line 20 16 A20 XPU 17 A19 XPU MC68000/68010 Address Line 19 18 A18 XPU MC68000/68010 Address Line 18 19 MC68000/68010 Address Line 17 A17 XPU 20 A16 XPU MC68000/68010 Address Line 16 21 A23 XPU MC68000/68010 Address Line 23 22 GND BOTH Ground 23 R/W* XPU MC68000/68010 Read/Write Cycle Control Line 24 A22 XPU MC68000/68010 Address Line 22 25 ZRDY Z80 Cycle may proceed (delayed during mapping) XMM 26 GND BOTH Ground 27 GND MMX Ground 28 Unused 29 FC1 XPU MC68000/68010 Function Code Bit 1 Control Line 30 FC2 MC68000/68010 Function Code Bit 2 Control Line XPU 31 FC0 XPU MC68000/68010 Function Code Bit 0 Control Line 32 GND BOTH Ground 33 MC68000/68010 address translation permitted AOK MMXand complete 34 EN68010 XPU Control will transfer from Z80 to MC68000/68010

Table 2-3: XPU/XMM SIGNALS

Signals for MC68000/68010 Mapping

Clock - The 10MHZ clock signal from the XPU is used to synchronize the XMM and XPU boards. This signal provides the basic timing for all operations on the XMM board.

CPU Transfer Enable - The EN68000/68010 signal notifies the XMM board that the XPU is about to switch from the Z80 processor to the MC68000/68010 processor.

MC68000/68010 Control Signals - AS*, R/W* and FC0-2 are the Address Strobe, Read/Write and Function code control signals from the MC68000/68010 processor. These signals describe the type of cycle being performed.

XMM Active - The XMM-ACTIVE* signal is true whenever the XMM board has been enabled. This signal forces the XPU to disable the address drivers for address lines A12 through A23 and examine the AOK and MEM/IO* signals to determine the type and validity of the cycle being executed.

Memory/IO - The MEM/IO* signal from the XMM defines whether the XPU is to run a memory cycle or an I/O cycle when address translation is enabled.

Address OK - The AOK signal from the XMM prevents the XPU from beginning an S-100 bus cycle until the address translation has been performed and proven valid. This signal occurs only when the XMM has been enabled.

I/O PORT CHARACTERISTICS

MC68000/68010/Z80 Switch

Port Address: FFh (write only)

The MC68000/68010/Z80 Switch output byte enables either the MC68000/68010 or the Z80 microprocessor on the XPU. When one is enabled, the other is disabled. Refer to the section "Microprocessor Selection" in Chapter 1.

D7-D1 - not used; should be set to 0 when writing to port.

 ${\bf D0}$ - When this bit is 1, the MC68000/68010 is on; when this bit is 0 the Z80 is on.

INTERRUPT VECTOR TRANSLATION

The interrupt vectors supplied by system devices must be translated into vectors that can be properly interpreted by the MC68000/68010. The following equation shows the mathematical relationship between the device vector and the vector that is received by the MC68000/68010. After translation, all device-generated vectors fall within the user-interrupt area of the MC68000/68010 vector table.

$$Vi = INT (Vo/2) + 40h$$

Where:

Vi = the hexadecimal equivalent of the binary vector input to the MC68000/68010,

INT = the integer part (whole number without the fraction) of the portion of the equation within the parentheses,

Vo = the hexadecimal vector output by the board or device within the system, and received on the DI bus of the XPU.

40h = hexadecimal 40.

The following table shows vector translation examples.

If Vo is:	then Vi is:
0h or 1h	40h
Ch or Dh	46h
7Eh or 7Fh	7Fh
FEh or FFh	BFh

Cromemco XPU Instruction Manual

Appendix A

XPU Parts List

Integrated Circuits

Designation	Cromemco Description	Part No.
IC1	74F10	010-0376
IC2	74S373	010-0085
IC3	PROM #1	502-0107-2
IC4	PROM #2	502-0108-2
IC5	PROM #3	502-0109-2
IC3-5	sekt 8 pin	017-0000
	sekt 16 pin	017-0002
IC6	. 74LS14	010-0061
IC7	74LS74	010-0055
IC8	74F08	010-0375
IC9	74LS00	010-0069
IC10	74LS32	010-0058
IC11	74LS51	010-0106
IC12	PAL16R8A	502-0132-1
IC13	74ALS04	010-0345
IC14-15	7472	010-0177
IC16	74LS148	010-0189
IC17	74LS11	010-0062
IC18	74LS05	010-0065
IC19	74802	010-0122
IC20	74LS51	010-0106
IC21	74LS00	010-0069
IC22	74LS14	010-0061
IC23-25	74S151	010-0156
IC26	74LS74	010-0055
IC27-28	74LS04 (non-TI)	010-0066
IC29	74LS02	010-0068
IC30	74LS32	010-0058
IC31	74LS125	010-0127
IC32	74LS169	010-0144
IC33	74LS30	010-0059
IC34	74LS169	010-0144
IC35	74LS112	010-0126

Integrated Circuits (Continued)

Designation	Cromemco Description	Part No.
IC36	74F08	010-0375
IC37	74LS74	010~0055
IC38	74F32	010-0377
IC39	74LS00	010-0069
IC40	7425	010-0032
IC41	74LS125	010-0127
IC42	74F11	010-0414
IC43	74LS02	010-0068
IC44	74F08	010-0375
IC45	68000R10/	011-0115/
	68010R10	011-0116
	sekt 68 pin grid	017-0361
IC46	Z80B/MK3880-6	011-0113
	sekt 40 pin	017-0006
IC47	74LS133	010-0327
IC48~49	REG 7805/340T-5	012-0001
	sil-pad reg.	021-0109
IC50	7406	010-0028
IC51	74938 PAL16R8	502-0038
	sekt 20 pin	017-0004
IC52-54	74S257	010-0131
IC55	74LS373	010-0102
IC56	74LS244	010-0100
IC57	AM 8304	010-0322
IC58	748373	010-0085
IC59	PROM	502-0027
.	sekt 20 pin	017-0004
IC60	AM 8304	010-0322
IC61	74LS240	010-0038
IC62	PAL	502-0037
1	sekt 20 pin	017-0004
IC63	74LS157	010-0046
IC64	74LS164	010-0043

Diodes/ Transistors

Designation	Cromemco Description	Part No.
D1	LED green TIL-211	008-0020
D2-4	1N5711	008-0033
D5	1N5225	008-0014
Q1	2N3640	009-0023

Capacitors

Designation	Cromemco Description	Part No.
C1	18 pf erde	004-0002
C2	.1 uf crdc 10V	004-0143
C3	47uf/20V tant	004-0075
C4	10 uf tent 20V	004-0032
C5	220 pf erde	004-0138
C6	75 pf erde 1000V	004-0136
C7	47 pf mono	004-0152
C8-9	10 uf tant 20V	004-0032
C14-15	47 pf mono	004-0152
C16-18	220 pf erde	004-0138
-0-	.047/50V	004-0061-1

Capacitor Networks

Designation	Cromemco Description	Part No.
CN1	47 pf 8 pin	005-0000

Resistors

Designation	Cromemco Description	Part No.
R1	1 kohm 1/4	001-0018-1
R2	330 ohm 1/4	001-0012-1
R3-4	680 ohm 1/4	001-0016-1
R6	560 ohm 1/4	001-0015-1
R7	1 kohm 1/4	001-0018-1
R8	2 kohm 1/4	001-0054-1
R9	560 ohm 1/4	001-0015-1
R10	680 ohm 1/4	001-0016-1
R11	39 ohm 1/4	001-0002-1
R12	1 kohm 1/4	001-0018-1
R13	330 ohm 1/4	001-0012-1
R14	1 kohm 1/4	001-0018-1
R15	2 kohm 1/4	001-0054-1
R16	1 kohm 1/4	001-0018-1
R17	100 ohm 1/4	001-0007-1
R18-21	20 ohm 3.0	001-0046
R22	75 ohm 1/4	001-0006-1
R23	150 ohm 1/4	001-0008-1
R 24 - 26	100 ohm 1/4	001-0007-1

Resistor Networks

Designation	Cromemco Description	Part No.
RN1	1 kohm 10 pin	003-0011
RN2	4.7 kohm 8 pin	003-0009
RN3	1 kohm 8 pin	003-0007
RN4	10 kohm 8 pin	003-0025
RN5	4.7 kohm 8 pin	003-0009
RN6	4.7 kohm 10 pin	003-0014
RN7	1 kohm 8 pin	003-0007
RN8	560 ohm 8 pin	003-0006
RN9	1 kohm 8 pin	003-0007
RN10	560 ohm 8 pin	003-0006
RN11	1 kohm 8 pin	003-0007
RN12	4.7 kohm 8 pin	003-0009
RN13	4.7 kohm 10 pin	003-0014
RN14	1 kohm 10 pin	003-0011
RN15	4.7 kohm 8 pin	003-0009
RN16	1 kohm 10 pin	003-0011

Miscellaneous

Designation	Cromemco Description	Part No.
L1	choke 3.9 uH	007~0003
Y1	erystal 20MHz	026-0002
	#6 lock washer cad	015-0020
	spacer 1/4 hex 6-32 al	015-0169
J1	eonn 34 pin R/A amp	017-0013
	XPU PC board	020-0141
	dual T0220 heatsink	021-0165

Cromemoo XPU Instruction Manual Index

8-bit cromix, 4

Address bus, 9

Bus cycle, 11 Bus signal mnemonics, 7

CDOS, 4

D-series cromix, 4

Horizontal memory, 4

I/O addressing, 9 In instructions, 4 Installation, 3 Interrupt vector, 15

Jumpers, 2, 3

MC68000/68010, 1, 7 Memory addressing, 9 Memory configurations, 4 Microprocessor selection, 6

Out instructions, 4

Port FFh, 6 Power up address, 3

S-100 address bus, 9 S-100 control bus, 9, 10 S-100 data bus, 10 S-100 DMA bus, 10 S-100 status bus, 11 S-100 utility bus, 12 SDI/48KTP, 4 Signal mnemonics defined, 7 Switch, MC68010/Z80, 14 Switches, 2

Cromemco XPU Instruction Manual Index

Vertical memory, 4

WDI, 4

XMM, 1, 4 XMM signals, 12, 14

Z80, 1, 4, 7 ZPU, 1

LIMITED WARRANTY

Cromemoo, Inc. ("Cromemoo") warrants this equipment against defects in material and workmanship to the original purchaser for ninety (90) days from the date of purchase, subject to the following terms and conditions.

What Is Covered By This Warranty:

During the ninety (90) day warranty period Cromemoo will, at its option, repair or replace this Cromemoo product or repair or replace with new or used parts any parts or components, manufactured by Cromemoo, which prove to be defective, provided the product is returned to your Dealer as set forth below.

How To Obtain Warranty Service:

You should immediately notify IN WRITING your Dealer or Cromemoo of problems encountered during the warranty period in order to obtain warranty service; first obtain a return authorization number by contacting the Dealer from whom you purchased the product. Then attach to the product:

- 1. Your name, address, and telephone number,
- 2. the return authorization number
- 3. a description of the problem, and
- 4. proof of the date of retail purchase

Ship or otherwise return the product, transportation and insurance costs prepaid, to your Dealer. If you are unable to receive warranty repair from the Dealer from whom you purchased the product, you should contact Cromemco Customer Support at: Cromemco, Inc., 280 Bernardo Ave., Mountain View, Ca. 94043.

What Is Not Covered By This Warranty:

Cromemoo does not warrant any products, components, or parts not manufactured by Cromemoo.

This warranty does not apply if the product has been damaged by accident, abuse, misuse, modification, or misapplication; by damage during shipment; or by improper service. This product is not warranted to operate satisfactorily with peripherals or products not manufactured by Cromemco. Transportation and insurance charges incurred in transporting the product to and from your Dealer or Cromemco are not covered by this warranty.

Exclusion of Liability, Damages, and Other Warranties:

THIS WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, WHETHER ORAL OR WRITTEN, EXPRESS OR IMPLIED. ANY IMPLIED WARRANTIES, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE EXCLUDED WHERE SUCH EXCLUSION IS ALLOWED AND OTHERWISE LIMITED IN DURATION TO NINETY (90) DAYS FROM THE DATE OF PURCHASE OF THIS PRODUCT. IF THIS PRODUCT IS NOT IN GOOD WORKING ORDER AS WARRANTED ABOVE, YOUR SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVIDED ABOVE. CROMEMOO SHALL NOT BE LIABLE FOR INCIDENTAL AND/OR CONSEQUENTIAL DAMAGES FOR THE BREACH OF ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING DAMAGE TO PROPERTY AND, TO THE EXTENT PERMITTED BY LAW, DAMAGES FOR PERSONAL INJURY, EVEN IF CROMEMOO HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE AGENTS, DEALERS, AND EMPLOYEES OF CROMEMOO ARE NOT AUTHORIZED TO MAKE MODIFICATIONS TO THIS WARRANTY, OR ADDITIONAL WARRANTIES BINDING ON CROMEMOO ABOUT OR FOR PRODUCTS SOLD OR LICENSED BY CROMEMOO. ACCORDINGLY, ADDITIONAL STATEMENTS WHETHER ORAL OR WRITTEN EXCEPT SIGNED WRITTEN STATEMENTS FROM AN OFFICER OF CROMEMOO DO NOT CONSTITUTE WARRANTIES AND SHOULD NOT BE RELIED UPON. SOFTWARE, TECHNICAL INFORMATION, AND FIRMWARE ARE LICENSED ONLY BY A SEPARATE AGREEMENT ON AN "AS IS" BASIS.


Limitation on Statute of Limitation and Transferability:


THIS WARRANTY AND THE STATUTE OF LIMITATIONS SHALL RUN CONCURRENTLY WITH ANY ACCEPTANCE PERIOD. THIS WARRANTY IS NOT TRANSFERABLE. NO SUIT, LITIGATION, OR ACTION SHALL BE BROUGHT BASED ON THE ALLEGED BREACH OF THIS WARRANTY OR IMPLIED WARRANTIES OR FOR OTHER CAUSE MORE THAN ONE YEAR AFTER THE DATE OF PURCHASE IN THOSE JURISDICTIONS ALLOWING SUCH A LIMITATION; OTHERWISE NO SUCH ACTION SHALL BE BROUGHT MORE THAN ONE YEAR AFTER THE EXPIRATION OF THIS WARRANTY.


Other Important Provisions:


Some states do not allow the exclusion or limitation of incidental or consequential damages or limitations on how long an implied warranty lasts, so the above limitation or exclusion may not apply to you. This warranty shall not be applicable to the extent that any provision of this warranty is prohibited by any federal, state, or municipal law which cannot be preempted. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.


	r.		
			n
		•	











-			
~··			
•			
-			
-			
•			



280 Sernardo Ave. P.O. Box 7400 Mountain View, CA 94039