CCS 200, 300 & 400 Z-80 Family

PROGRAMMING GUIDE



7
31 °
1
4
14
541
14
14
14

CCS SYSTEMS 200, 300, and 400

Z-80™ FAMILY

PROGRAMMING REFERENCE MANUAL

MANUAL 89000-23400 REV. A COPYRIGHT 1981

CALIFORNIA COMPUTER SYSTEMS 250 CARIBBEAN DRIVE SUNNYVALE CA 94086

Copyright 1981 by California Computer Systems.

All rights reserved. No part of this publication may be reproduced in any form or by any means without express permission of California Computer Systems.

The information contained in this manual is believed to be correct at the time of publication. However, CCS assumes no liability resulting from the use of this publication.

Publication history:

Revision A printed March 1981

Z-80™ is a trademark of Zilog, inc.

INTRODUCTION

This manual is divided into sections corresponding to the six Z-80 devices used in the CCS 200, 300, and 400 systems: the CPU, the SIO, the DART, the PIO, the CTC, and the DMA. Each section provides a complete discussion of how to program the device in question, though the implementation of the devices in CCS systems may often limit the programming possibilities. Such limitations are noted in the Programming Information chapters of the individual board manuals.

In order to minimize the number of ports occupied by a device, the Z-80 peripherals have been designed so that a number of registers may occupy a single address. In some cases part of the base register for a certain address is used to point to the register to be accessed on the next read or write. In other cases certain bits determine the register being accessed by the current operation. The result is that programming of the Z-80 family can become somewhat complicated. It is the aim of this manual to simplify the procedure as much as possible. This manual is not a Z-80 programming tutorial, however. It is designed to be used as a reference by programmers experienced with similar kinds of programming, if not with programming the Z-80 itself. For those who desire a tutorial approach, a number of good books are available.

TABLE OF CONTENTS

CHAPT	TER 1	PROGR	AM	II	NG	7	H	E	CI	PU															
1.1 1.2 1.3	CPU INTE	REGISTER ERRUPT MO STRUCTION	DES	5											•								1	-3	
CHAPT	TER 2	PROGR	AMI	IIN	NG	7	ΡН	E	S	10)														
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11	STATUS	REGISTER	1 2 3 4 5 6 7 Ø 1	•		• • • • • • • • • • • • • • • • • • • •			• • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·						• • • • • • • • • • • • • • • • • • • •				• • • • • • • • • • • • • • • • • • • •			2-2-2-2-2-	-2 -6 -6 -7 -9 10 11 11 13	
CHAP	rer 3	PROGR	AMI	MII	NG	7	гн	E	D.	AR	т														
3.1 3.2	COMMAND COMMAND	REGISTER REGISTER	1				77.5										-				-		- 35	3-1 3-3	
3.3	COMMAND	REGISTER		-		_	-		_	-		-		-	-	_		_	-	-	-		_	-5	
3.4	COMMAND	REGISTER	_	-	-	-	-	-5						-		-		_			-	-		-5	
3.5	COMMAND	REGISTER			٠.							7/2/3												8-6	
3.6	COMMAND	REGISTER			٠.		10:50	10 3	- 53	700	0.00	100	. 60	E 6		11.2	-		-			100	15	3-7	
3.7		REGISTER	-	S (5)	7	0.70	5050			70.7		7007		- T	-			27.0		-	700	-	- 3	8-8	
3.8		REGISTER		• •	• •	•	• •		•	• •	•		•		•	•	• •	•	•	•	•	• •	175	-9	
3.9	STATUS 1	REGISTER	2																				- 3	3-1	ſ

CHAPT	ER 4	PROGRA	AMMING THE DMA	
4.2 4.3 4.4 4.5 4.6 4.7	COMMAND COMMAND COMMAND COMMAND COMMAND STATUS I	REGISTER REGISTER REGISTER REGISTER REGISTER	Ø 4 1 4 2 4 3 4 5 4 6 4 EGISTERS 4	1-3 1-5 1-6 1-9 1-9
			AMMING THE CTC	
			REGISTER 5	
5.2			REGISTERS 5	
			GISTERS 5	
5.4	PROGRAM	MING BAUD	RATES 5	-4
СНАРТ	ER 6	PROGRA	AMMING THE PIO	
6.1	INTERRU	T VECTOR	REGISTER	5-2
6.2			Ø 6	
6.3			1 6	
6.4			2 6	

CHAPTER 1

PROGRAMMING THE CPU

significantly The Z-8Ø differs from microprocessors in its register configuration, instruction set, and interrupt response. Advantages of the Z-80 include a duplicate set of accumulator, flag, and general purpose registers, a large instruction set including the 78 8080 instructions, and a powerful daisy-chain interrupt mode supported by the Z-80 family peripherals. The essential information for CPU programming is provided in this section; for supplementary information see any of the numerous with Z-8Ø readily-available publications dealing programming.

1.1 THE CPU REGISTERS

The Z-80 CPU has four 16-bit and eighteen 8-bit program-accessible registers, as indicated in Figure 1.1. Descriptions of the registers follow.

1.1.1 Accumulator (A) and Flag (F) Registers

The two 8-bit accumulators A and A' hold the result of arithmetic and logical operations while their associated flag registers indicate the special results of such operations. A single exchange instruction allows the programmer to work with either pair of registers.

		A	F	MAIN SET	
		ACCUMULATOR A'	FLAG F'	ALTERNATE S	ET
			^ [В	С
INTERRUPT VECTOR I	MEMORY REFRESH MR		MAIN SET	D	E
PROGRAM (COUNTER PC		\ [н	L
STACK P	OINTER SP			В'	c,
INDEX RE	GISTER IX	ALTE	ERNATE SET	D'	E'
INDEX RE	GISTER IY		Li	н′	Ľ
DECIAL BURD	OSE REGISTERS	_		GENERAL PURPO	SE REGISTI

FLAG

ACCUMULATOR

FIGURE 1.1. Z-80 REGISTERS

1.1.2 Special Purpose Registers

Program Counter (PC)--This 16-bit register holds the memory address of the current instruction. The PC is automatically incremented after its contents have been transferred to the address lines. A program jump overrides the incrementer and places a new value in the PC.

Stack Pointer (SP)--This 16-bit register holds the address of the current top of a stack located anywhere in external RAM memory. The PUSH and POP instructions push data from specific registers onto the stack or pop the data off the stack into specific registers.

Index Registers (IX and IY) -- These two independent 16-bit registers hold a base address that is used in indexed addressing modes. This base address is used in conjunction with a displacement byte (a two's complement integer) in an indexed instruction to specify a location in memory.

Interrupt Page Address Register (I) -- This register is used in interrupt response mode 2. The register stores the high order 8-bits of the indirect address; the interrupting device provides the lower 8-bits.

Memory Refresh Register (R)--This register is the counter register for dynamic memory refresh. It holds the refresh address placed on the address bus during the last two clock cycles of every Ml cycle. The address is automatically incremented. You would not normally access this register, but can load it for testing purposes.

1.1.3 General Purpose Registers

The general purpose registers consist of primary and alternate sets of six 8-bit registers. They can be used as individual 8-bit registers or as 16-bit register pairs. The primary pairs are BC, DE, and HL; the alternate pairs are BC', DE', and HL'. A single exchange command allows the programmer to switch from one set to the other.

1.2 CPU INTERRUPT MODES

The Z-80 CPU is capable of three modes of maskable interrupt response; the mode in which the CPU operates at a given time is determined by software. The three modes are as follows:

Mode Ø--This mode is identical to the 8080A interrupt response mode. Data put onto the bus by the interrupting device is interpreted as an instruction by the CPU and immediately executed. The CPU will be in this mode after any system reset.

Mode 1--In this mode the CPU responds to an interrupt by executing a restart to location 0038h.

Mode 2--This powerful mode takes advantage of the Z-80 family interrupt daisy chain capabilities. If a Z-80 device has requested an interrupt (and

no higher-priority device has also requested an interrupt), it puts an 8-bit interrupt vector on the bus when the CPU acknowledges the interrupt. The CPU then reads the next instruction from the two contiguous locations specified by the register (high byte) and the byte put on the data bus by the interrupting device (low byte; bit \emptyset = The I register is programmable, allowing the programmer to dedicate any page of memory for an interrupt service routine table. The interrupt vectors for the various devices are programmable; in addition, some devices modify the interrupt vector according to the cause of the interrupt. In order to allow time for interrupt daisy chain to implement its priority control, two wait states are inserted in all interrupt acknowledge cycles.


Figure 1.2 illustrates Mode 2 Interrupt operation.

The Z-80 responds to non-maskable interrupts by saving the current contents of the PC register on the stack, ignoring the data bus, and executing a call to location 0066h.

1.3 Z-8Ø INSTRUCTION SET

The Z-80 instruction set includes the 78 8080 instructions plus 80 additional instructions. The 8080-compatible instructions use the same object codes, but different mnemonics. Programs written in 8080 code can be duplicated in Z-80 code, but because of the 80 additional instructions Z-80 can often perform the same functions using fewer bytes than the 8080.

FIGURE 1.2. Z-80 MODE 2 INTERRUPT DAISY CHAIN OPERATION



1.3.1 ABBREVIATIONS USED IN THE INSTRUCTION SET TABLE

addr A 16-bit memory address.

label A 16-bit memory address represented by a

mnemonic.

port An 8-bit port address.

data Single-byte data.

data 16 Double-byte data.

req One of the eight-bit registers A, B, C, D,

E, H, L.

regd, regs Destination register, source register.

One of the register pairs AF, BC, DE, HL. pr

One of the register pairs BC, DE, HL, SP. rp

One of the register pairs specified in the rr

operation description.

Denotes an alternate register or register

pair: e.g., AF'.

A The Accumulator.

F The Program Status Register

R The Refresh Register.

IV The Interrupt Vector Register.

IX, IY The 16-bit Index Registers.

PC The Program Counter.

SP The Stack Pointer.

B7, BØ, etc. Individual bits of an eight-bit register.

() The operand is the contents of the memory

location addressed by the contents of

the enclosed location.

Flags:

C Carry status
Z Zero status
S Sign status
P/O Parity/Overflow status
AC Auxiliary Carry status
N Subtract status

Symbols Used in Flag Columns:

(blank) Flag not affected by operation
X Flag affected by operation
1 Flag set by operation
Ø Flag reset by operation
? Flag unknown after operation
P Flag shows parity status
O Flag shows overflow status
I Flag shows interrupt enable status

Conditions:

Zero flag = 1 \mathbf{z} NZ Zero flag = Ø C Carry flag = 1 NC Carry flag = \emptyset PO Parity flag = \emptyset (Odd) Parity flag = 1 (Even) PE P Sign flag = \emptyset (Positive) M Sign flag = 1 (Minus)

The format of the Program Status Word is shown below. Blank bits are not used.

7	6	5	4	3	2	1	Ø
S	Z		AC		P/0	N	C

1.3.2 INSTRUCTION SET TABLE

I/O INST	I/O INSTRUCTIONS									
MNEMONIC	OPERAND(S)	BYTES	OBJEC	OBJECT CODE	2 2	S	P/0	AC	z	OPERATION
NI	A, port	2	DB yy							Input to A from I/O port addressed by A7-A0.
NI	reg,(C)	7	ED		×	×	Δ,	×	0	Input to register from port addressed by C.
INIR		2	ED B2		-	C -	~	~	-	Block transfer from port addressed by C to memory addressed by incrementing HL. Stop when B, which decrements after each byte, reaches 0.
INDR		7	ED BA	_	H	~	~	~	-	Block transfer from port addressed by C to memory addressed by decrementing HL. Stop when B, which decrements after each byte, reaches 0.
INI		7	ED A2		×	~	~	~	п	Transfer byte from port addressed by C to memory addressed by HL. Increment HL, decrement B.
IND		7	ED AA		×	~	~	~	-	Transfer byte from port addressed by C to memory addressed by HL. Decrement HL, decrement B.
TUO	port, A	7	D3 yy							Output from A to I/O port addressed by A7-A0.
TUO	(C), reg	2	ED 01	01888001						Output from register to port addressed by C.
OTIR		2	ED B3		-	~	~	~	-	Block transfer to port addressed by C from memory addressed by incrementing HL. Stop when B, which decrements after each byte, reaches 0.
OTDR		7	ED BB		1	~	~	~	-	Block transfer to port addressed by C from memory addressed by decrementing HL. Stop when B, which decrements after each byte, reaches 0.
OUTI		2	ED A3		×	~	~	~	г	Transfer byte to port addressed by C from memory addressed by HL. Increment HL, decrement B.
OUTD		7	ED AB		×	~	~	~	-	Transfer byte to port addressed by C from memory addressed by HL. Decrement HL, decrement B.
									7	

IMMEDIA	IMMEDIATE LOAD INSTRU	STRUC	CTIONS			ŝ			
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	C	ß	P/0	AC.	N	OPERATION
ED	reg, data	8	00dddll0 yy					3	Load data into specified register.
9	rp,data 16	Э	68xx6881 yyyy					3	Load two data bytes into specified register pair.
99	IX,data 16 IY,data 16	44	DD 21 yyyy FD 21 yyyy					3	Load two data bytes into specified index.
3	(HL), data	7	36 yy					St	Store data in memory addressed by HL.
LD	(IX+disp), data (IX+disp), data	4 4	DD 36 yy yy PD 36 yy yy	9	3			St	Store data in memory addressed relative to index.
REGISTER,	REGISTER/MEMORY LOAD		NSTRUCTIONS						
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2 2	S	P/0	AC	N OP	OPERATION
T.D	A, (addr)	3	3A ppqq					2	Load A from directly addressed memory.
CJ.	BC, (addr) DE, (addr) HL, (addr) SP, (addr) IX, (addr) IY, (addr)	440444	ED 01xx1011 ppqq ED 01xx1011 ppqq 2A ppqq ED 01xx1011 ppqq DD 2A ppqq FD 2A ppqq					or o	Load specified pair of registers from directly addressed memory.
r _D	(addr), A	e	32 ppqq					St	Store A contents in directly addressed memory.
G	(addr), BC (addr), DE (addr), HL (addr), SP (addr), IX (addr), IX	444444	ED 43 ppqq ED 53 ppqq 22 ppqq ED 73 ppqq DD 22 ppqq FD 22 ppqq					St q1	Store contents of specified register pair in directly addressed memory.
CD.	A, (BC) A, (DE)		0A 1A					J &	Load A with contents of memory addressed by specified register pair.
9	reg, (HL)	-	Ø1ddd110		39			J E	Load specified register with contents of memory addressed by HL.
Э	(BC),A (DE),A		62 12					s t	Store contents of A in memory addressed by specified register pair.
CD	(HL),reg	,	01110sss	-		12		St.	Store contents of specified register in memory addressed by contents of HL.

Store contents of memory addressed relative to index in specified register. Store contents of specified register in memory addressed relative to index.	N OPERATION	Transfer block from memory addressed by HL to memory addressed by DE, incrementing both and decrementing BC with each byte. Stop when BC reaches 0.	Transfer block from memory addressed by HL to memory addressed by DE, decrementing both and decrementing BC with each byte. Stop when BC reaches 0.	Transfer byte from memory addressed by HL to memory addressed by DE, incrementing both and decrementing BC.	Transfer byte from memory addressed by HL to memory addressed by DE, decrementing both and decrementing BC.	Compare A contents with memory block addressed by incrementing HL. Decrement BC with each byte. Stop on match or BC contents 0.	Compare A contents with memory block addressed by decrementing HL. Decrement BC with each byte. Stop on match or BC contents Ø.	1 Compare A contents with memory byte addressed by HL. Increment HL and decrement BC.	Compare A contents with memory byte addressed by HL. Decrement Hl and BC.
	AC N	p				-		×	×
1 1	P/0	6	6	60	60	×	×		
	S P/	~	6	×	×	×	×	×	*
	8	·				×	×	×	×
	υ							5.70	
DD @ldddll@ yy FD @ldddll@ yy DD @lll@sss	NSTRUCTIONS S OBJECT CODE	ED 86	ED 88	ED AØ	ED A8	ED B1	ED B9	ED A1	ED A9
ოო ოო	ER IN	7	7	7	8	8	7	7	8
reg, (IX+disp) reg, (IX+disp) (IX+disp), reg (IX+disp), reg	SEARCH/TRANSF OPERAND(S)								
9 9	BLOCK	LDIR	LDDR	LDI	CDD	CPIR	CPDR	CPI	CPD

REGISTER	REGISTER LO	NAD IN	REGISTER/REGISTER LOAD INSTRUCTIONS							
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2 2	S	P/0		AC N		OPERATION
g	regd, regs	1	Øldddsss						æ *0	Move contents of source register to destination register.
23	A, IV	7	ED 57	×	×	н	0		Σ	Move contents of Interrupt Vector register to A.
3	A, R	7	ED 5F	×	×	I	6		Σ Σ	Move contents of Refresh register to A.
C.D	IV, A	7	ED 47						1	Load Interrupt Vector register with A contents.
3	R,A	8	ED 4F						П	Load Refresh register with contents of A.
3	SP, HL	-	P.9						Σ	Move contents of HL to Stack Pointer.
Э	SP, IX SP, IY	0.0	DD F9 FD F9						E	Move contents of index register to Stack Pointer.
EX	DE, HL	1	EB						E	Move contents of HL to DE.
EX	AF, AF	٦	80						ы	Exchange primary and alternate program statuses.
EXX		1	D9						ыm	Exchange primary and alternate register pairs BC, DE, and HL.
STACK 1	STACK INSTRUCTIONS	S								
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2 2	S	P/0		AC N		OPERATION
PUSH	pr	7	11xx010						0.0	Put contents of specified register pair on top of stack and decrement SP.
PUSH	IX	88.	DD E5 FD E5						Δ. 6	Put contents of index on top of stack and decrement SP.
POP	þr	ı	11xx0001						ΩĤ	Put contents of top of stack in specified register pair and increment SP.
POP	XX	7 7	DD E1 DD E1						₽.4	Put contents of top of stack in index and increment SP.
EX	(SP),HL	-	E3						ы	Exchange contents of SP and HL.
EX	XI,(SP),IX (SP),IX	77	DD E3 FD E3						ш	Exchange contents of SP and index.

IMMEDIATE OPERATE INSTRU	UCTIONS OBJECT CODE	υ	ы.	S P	P/0	AC.	z	OPERAND(S) OPERATION
5	C6 yy	×	×	×	0	×	6	data Add data to A. No Carry.
70	CE yy	×	×	×	0	×	0	data Add data to A. Carry.
_	D6 yy	×	×	×	0	×	69	data Subtract data from A. No Carry.
2	DE YY	×	×	×	0	×	0	data Subtract data from A. Carry.
170	E6 yy	0	×	×	Δ,	-	100	data And data with A.
2	F6 yy	8	×	×	Δ,	7	0	data OR data with A.
-	EE yy	0	×	×	Δ,	н	-	data Exclusive-OR data with A.
20	FE yy	×	×	×	0	×	_	data Compare data with A. Only flags are affected.
REGISTER OPERATE INSTRUCTION	IONS							
BYTES	OBJECT CODE	υ	2	S	P/0	AC	z	OPERATION
	27	×	×	×	Q.	×		Decimal adjust A, assuming that A contents are the sum or difference of BCD operands.
	2F					1	7	Complement Accumulator (ones complement).
	ED 44	×	×	×	0	×	7	Negate Accumulator (twos complement).
_	00xxx100		×	×	0	×	0	Increment contents of specified register.
_	00xx0011							Increment contents of specified register pair.
	DD 23 FD 23							Increment contents of index register.
	00xxx101		×	×	0	×	-	Decrement contents of specified register.
_	00xx1011							Decrement contents of specified register pair.
	DD 2B FD 2B							Decrement contents of index register.

	OPERATION	Add contents of specified register to A. No carry.	Add contents of specified register to A. Carry.	Subtract contents of specified register from A. No Carry.	Subtract contents of specified register from A. Carry.	AND A with contents of specified register.	OR A with contents of specified register.	Exclusive-OR A with contents of specified register.	Compare contents of A and of specified register. Only flags are affected.	Add contents of specified register pair to contents of HL. No Carry.	Add contents of specified register pair to contents of HL. Carry.	Subtract contents of specified register pair from contents of HL. Carry.	Add contents of specified register pair (BC, DE, SP, other index) to contents of index. No Carry.		OPERATION	Add to A the contents of memory addressed by HL. No Carpy.	Add to A the contents of memory addressed relative to index. No Carry.	Add to A the contents of memory addressed by HL. Carry.
	N	0	0	г	1	0	0	0	н	0	0	1	0		z	0	0	0
	AC	×	×	×	×	7	7	1	×	~	~	2	~		AC	×	×	×
ĺ	P/0	0	0	0	0	Q.	Q,	ď	0		0	0			P/0	0	0	0
	ဖ	×	×	×	×	×	×	×	×		×	×			w	×	×	×
	Ŋ	×	×	×	×	×	×	×	×		×	×			12	×	×	×
	υ	×	×	×	×	Ø	Ø	60	×	×	×	×	×		υ	×	×	×
INSTRUCTIONS	OBJECT CODE	10000xx	10001xxx	10010xxx	10011xxx	10100xxx	10110xxx	10101xxx	10111xxx	00xx1001	ED Ølxx1010	ED ØlxxØØlØ	DD 00xx1001 FD 00xx1001	INSTRUCTIONS	OBJECT CODE	98	DD 86 yy FD 86 yy	8.5
PERATE	BYTES	1	1	1	1	1	1	1	-	1	7	7	2 2	PERATE	BYTES	1	ოო	1
REGISTER/REGISTER OPERATE	OPERAND(S)	reg	reg	reg	reg	reg	reg	reg	reg	HL, rp	HL, rp	HL, rp	IX, rr IY, rr	REGISTER/MEMORY OPERATE	OPERAND(S)	(нг)	(IX+disp)	(HL)
REGISTER	MNEMONIC	ADD	ADC	SUB	SBC	AND	OR	XOR	8	ADD	ADC	SBC	ADD	REGISTER	MNEMONIC	ADD	ADD	ADC

MNEMONIC	OPERAND(S)	BYTES	OBJ	OBJECT CODE	ODE	υ	2	S	P/0	AC	z	OPERATION
ADC	(IX+disp) (IY+disp)	ee	50 E	8E yy 8E yy	Tigos too	×	×	×	0	×	60	Add to A the contents of memory addressed relative to index. Carry.
SUB	(нг)	-	96			×	×	×	0	×	н	Subtract from A the contents of memory addressed by HL. No Carry.
SUB	(IX+disp) (IY+disp)	ოო	95	96 96 77	25 44	×	×	×	0	×	-	Subtract from A the contents of memory addressed relative to index. No Carry.
SBC	(HF)	-	9E			×	×	×	0	×	-	Subtract from A the contents of memory addressed by HL. Carry.
SBC	(IX+disp) (IY+disp)	ოო	50 G	9E YY 9E YY	g, be	×	×	×	0	× ·	г	Subtract from A the contents of memory addressed relative to index. Carry.
AND	(HL)	τ	A6			Ø	×	×	O.	ı	8	AND A with the contents of memory addressed by HL.
AND	(IX+disp) (IX+disp)	ოო	98	A6 yy A6 yy	SECURE	6 0,	×	×	ď	ч	0	AND A with the contents of memory addressed relative to index.
OR	(HL)	1	96			0	×	×	Д	1	0	OR A with the contents of memory addressed by HL.
OR	(IX+disp) (IX+disp)	ოო	85	B6 yy B6 yy	11-2-160	6	×	×	O.	-	0	OR A with the contents of memory addressed relative to index.
XOR	(HL)	1	AE			0	×	×	Δ.	٠,	100	Exclusive-OR A with memory addressed by HL.
XOX	(IX+disp)	ოო	96	AE YY	92.06	20	×	×	Q.	-	20	Exclusive-OR A with the contents of memory addressed relative to index.
G.	(HF)	н	BE			×	×	×	0	×	-	Compare A with contents of memory addressed by HL. Only flags are affected.
CP	(IX+disp) (IY+disp)	ოო	00 101	BE YY BE YY	*	×	×	×	c	×	٦	Compare A with contents of memory addressed relative to index. Only flags are affected.
INC	(HL)	1	34				×	×	0	×	Ø	Increment contents of memory addressed by HL.
INC	(IX+disp) (IY+disp)	mе	55	34 yy 34 yy	t geologer		×	×	0	×	8	Increment contents of memory addressed relative to index.
DEC	(HL)	1	35				×	×	0	×	7	Decrement contents of memory addressed by HL.
DEC	(IX+disp) (IY+disp)	ოო	85	35 YY 35 YY	31663-84		×	×	0	×	п	Decrement contents of memory addressed relative to index.
											1	

	P/O AC N OPERATION	8 8 Rotate A left: B7 to B8 and Carry.	8 8 Rotate A left: B7 to Carry, Carry to B8.	8 8 Rotate A right: BØ to B7 and Carry.	8 8 Rotate A right: BØ to Carry, Carry to B7.	P 0 0 Rotate contents of specified register left: B7 to B0 and Carry.	P 0 0 Rotate contents of specified register left: B7 to Carry, Carry to B0.	P Ø Ø Rotate contents of specified register right: BØ to B7 and Carry.	P Ø Ø Rotate contents of specified register right: BØ to Carry, Carry to B7.	P 0 0 Shift contents of specified register left and clear B0.	p 0 0 Shift contents of specified register right: B7 to B7 and B6.	P 8 8 Shift contents of specified register right and clear B7.	P 6 B Rotate BCD digit left between A and memory addressed by HL: low nibble A to low nibble of memory, low nibble of memory to high nibble of memory to low nibble of High nibble of A unaffected.	Rotate BCD digit right between A and memory addressed by HL: low nibble A to high nibble of memory, high nibble of memory to low nibble of memory, low nibble of memory to low nibble of High nibble of A unaffected.	
	S					×	×	×	×	×	×	×	×	×	
	2					×	×	×	×	×	×	×	×	×	
	υ	×	×	×	×	×	×	×	×	×	×	×	×	×	
E INSTRUCTIONS	OBJECT CODE	70	17	ØF	1.	СВ ВВВВВХХХ	CB 00010xx	CB 00001xxx	CB ØØØ11xxx	CB Ø01Ø0xxx	CB ØØ1Ø1xxx	CB ØØ111xxx	ED 6F	ED 67	
ROTATI	BYTES	1	1	1	1	7	2	7	2	2	2	2	7	8	
REGISTER SHIFT AND ROTATE	IC OPERAND(S)					reg	reg	reg	reg	reg	reg	reg			
REGIS.	MNEMONIC	RLCA	RLA	RRCA	RRA	RLC	RE	RRC	RR	SLA	SRA	SRL	RLD	RRD	,:

MEMORY	MEMORY SHIFT AND ROTATE INSTRUCTIONS	ROTATE	NS.	TR	JCTIONS	1975-0						
MNEMONIC	OPERAND(S)	BYTES	OBJ	CT	OBJECT CODE	υ	и	တ	P/0	AC	z	OPERATION
RLC	(нг)	2	CB 6	90		×	×	×	Д	0	0	Rotate left the contents of memory addressed by HL: B7 to B0 and Carry.
RLC	(IX+disp) (IY+disp)	44	90	68	y 06 y 06	×	×	×	Q.	0	0	Rotate left the contents of memory addressed relative to index: B^γ to B^0 and Carry.
RL	(HT)	7	CB 1	16		×	×	×	Q.	9	0	Rotate left the contents of memory addressed by HL: B7 to Carry, Carry to B0.
R	(IX+disp) (IX+disp)	44	8 8	GB 33	уу 16 уу 16	×	×	×	Δ.	100	8	Rotate left the contents of memory addressed relative to index: B^{γ} to Carry, Carry to $B\theta$.
RRC	(HT)	7	CB CB	ØE		×	×	×	Q	0	9	Rotate right the contents of memory addressed by HL: BØ to B^γ and Carry.
RRC	(IX+disp) (IY+disp)	44	00 00 00	CB yy	yy 0E yy 0E	×	×	×	Q	0	0	Rotate right the contents of memory addressed relative to index: BØ to B7 and Carry.
RR	(HT)	7	CB 1	18		×	×	×	Q.	60	•	Rotate right the contents of memory addressed by HL: BØ to Carry, Carry to B7.
RR	(IX+disp) (IY+disp)	44	8 6	68	yy 1E yy 1E	×	×	×	Δ	9	0	Rotate right the contents of memory addressed relative to index: $B\theta$ to Carry, Carry to B ?.
SLA	(HT)	7	CB	56		×	×	×	α	9	0	Shift left the contents of memory addressed by HL: B7 to Carry, clear B0.
SLA	(IX+disp) (IY+disp)	44	PD 0	CBC	yy 26 yy 26	×	×	×	а	0	Ø	Shift left the contents of memory addressed relative to index: B^{γ} to Carry, clear $B\theta$.
SRA	(HT)	7	CB	2E		×	×	×	Ω	9	0	Shift right the contents of memory addressed by HL: B7 to B6 and B7, BØ to Carry.
SRA	(IX+disp) (IY+disp)	44	88	CB yy	yy 2E yy 2E	×	×	×	Q,	0	9	Shift right the contents of memory addressed relative to index: B7 to B6 and B7, B0 to Carry.
SRL	(HT)	7	CB	3E		×	×	×	C4	0	9	Shift right the contents of memory addressed by HL: clear B7, B0 to Carry.
SRL	(IX+disp) (IY+disp)	44	PD 0	CB 27	7 3E 7 3E	×	×	×	Δ	0	Ø	Shift right the contents of memory addressed relative to index: clear B7, B0 to Carry.
						_						

BIT MAN	BIT MANIPULATION INSTRUCTIONS	ISTRUC	TIONS						
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2 0	S	P/0	AC	z	OPERATION
BIT	b, reg	7	CB Ølbbbxxx	×	~	٠,	-	8	Complement specified bit of specified register in Zero flag.
BIT	р, (н <u>г</u>)	7	CB ØlbbbllØ	×	۲.	~	7	8	Complement of specified bit of contents of memory addressed by HL in Zero flag.
BIT	b, (IX+disp) b, (IY+disp)	44	DD CB yy Ølbbbllø FD CB yy Ølbbbllø	×	2	2	7	0	Complement of specified bit of contents of memory addressed relative to index in Zero flag.
SET	b, reg	2	CB 11bbbxxx						Set specified bit of specified register.
SET	b, (HL)	7	CB 11555110						Set specified bit of memory addressed by HL.
SET	b, (IX+disp) b, (IY+disp)	4 4	DD CB yy 11bbb110 FD CB yy 11bbb110						Set specified bit of memory addressed relative to index.
RES	b, reg	2	CB 10bbbxxx						Reset specified bit of specified register.
RES	b, (HL)	2	CB 10bbb110						Reset specified bit of memory addressed by HL.
RES	b, (IX+disp) b, (IY+disp)	44	DD CB yy 10bbb110 FD CB yy 10bbb110						Reset specified bit of memory addressed relative to index.
STATUS	STATUS INSTRUCTIONS	· s							
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2 0	ß	P/0	AC	z	OPERATION
SCF		1	37	1	,		60	0	Set Carry flag.
CCF		1	3F	2			٠.	69	Complement Carry flag.
JUMP INS	JUMP INSTRUCTIONS								
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	2	S	P/0	AC	z	OPERATION
ďĽ	label	e	C3 ppqq						Jump to address represented by label.
JR	disp	2	18 yy						Jump relative to present contents of PC.
JP	(HL)	1	E9			-		╗	Jump to address contained in HL.

CONDITIONAL JUMP INSTRUCTIONS CONDITIONAL JUMP CALLED CONDITIONAL JUMP INSTRUCTIONS CONDITIONAL JUMP CALLED CA							
CTIONS S OBJECT CODE C Z S P/O AC N OPERATION Jump to address represented by peqq condition is true; otherwise, sequence. C2 ppeq condition is true; otherwise, sequence. C2 ppeq condition is true; otherwise, sequence. C3 ppeq condition is true; otherwise, sequence. C4 ppeq contents C5 ppeq contents C6 ppeq contents C7 S P/O AC N OPERATION C8 ppeq contents if result is not represented by label. C8 ppeq contents of B and in the subcoutine starting a represented by label. C9 ppeq c9 contents of contents of contents of ppeq contents of ppeq contents of contents of contents of ppeq contents of contents of contents of ppeq contents of contents of contents of contents of ppeq contents of contents of contents of contents of contents of ppeq contents of contents of contents of contents of contents of contents of ppeq contents of contents of contents of contents of contents of ppeq contents of contents	ЭЪ	(IX) (IY)	2 2	DD E9 FD E9			Jump to address contained in index.
DA ppeq RA PPQQ RA PPQ	CONDITIC	ONAL JUMP IN		TIONS			
DA ppeq PAPPEQ Condition is true; otherwise, sequence. 22 ppeq E2 ppeq Squence. 23 ppeq E2 ppeq Squence. 34 ppeq Squence. 25 ppeq Squence. 26 yy Jump relative to PC contents Squence. 26 yy Jump relative to PC contents Squence. 27 ppeq Squence C Z S P/O AC N OPERATION 28 ppeq SC ppeq Squence Squence Squence Squence Squence Squence. 29 ppeq Squence C Z S P/O AC N OPERATION 30 ppeq Squence	MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE			
Jump relative to PC contents Jump r	ą,	C, label M, label NC, label NZ, label P, label PR, label PO, label Z, label				 a a	Jump to address represented by label if condition is true; otherwise, continue in sequence.
Jump relative to PC contents 28 yy 28 yy 38 yy 38 yy 38 yy 39 yy 30 ywp relative to PC contents 30 yy 30 yy 31 pC contents of B and if PC contents of B and if PC contents if result is not PC contents if result is not pC ppqq 30 ppqq PC ppqq represented by label. 31 ppqq PC ppqq represented by label if condisatisfied; otherwise, continued ppqq represented pyqq represented pyqq represented by label if condisatisfied; otherwise, continued represented pyqq represented pyqq represented pyqq represented pyqq represented pyqq represented pyqq represented represented pyqq represented pyqq represented represented pyqq represented repidenter represented represented represented represented represen	JR	C, disp	2				Jump relative to PC contents if Carry is set.
28 yy 20 yy 10 yy CD ppqq FC ppqq FC ppqq C4 ppqq C5 ppqq C6 ppqq EC ppqq EC ppqq EC ppqq C6 ppqq C7 S S P/O AC N	d,	NC, disp	2				relative to PC
20 yy 10 yy CD ppqq CD ppqq FC ppqq C4 ppqq C4 ppqq C5 ppqq C6 ppqq C7 ppqq C8 ppqq C9 ppqq	JR	Z, disp	2	28 yy			Jump relative to PC contents if Zero is set.
Decrement contents of B and jump relative PC contents if result is not 0. CD ppgq CD ppgq FC ppqq FC	J.R	NZ, disp	2	20 yy			Jump releative to PC contents if Zero is reset.
CD ppgq CD ppgq FC ppgq FC ppgq FC ppgq C4 ppgq FC ppgq FC ppqq FC ppgq FC ppqq FC ppgq FC ppqq FC ppq	DJNZ	disp	7	1 0 yy			Decrement contents of B and jump relative to PC contents if result is not 0.
Defend (S) BYTES OBJECT CODE (C Z S P/O AC N OPERATION Label 3 DC ppqq M,label 3 FC ppqq NC,label 3 FQ ppqq P,label 3 FQ ppqq P,label 3 EQ ppqq PE,label 3 EQ ppqq PE,label 3 EQ ppqq PE,label 3 CQ ppqq PE,label 3 CQ ppqq PE,label 3 CC ppqq PE,label 4 CC ppqq PE,label 5 CC ppqq PE,label 5 CC ppqq PE,label 6 CC PPQ PE,label 7 CC ppqq	SUBROUT	INE INSTRUCT	IONS				
Label 3 CD ppgq represented by label. C, label 3 FC ppgq represented by label. Jump to subroutine starting at add represented by label. Jump to subroutine starting at add represented by label if condition satisfied; otherwise, continue in set, label 3 F4 ppgq P, label 3 F4 ppgq P, label 3 E4 ppgq P, label 3 E4 ppgq P, label 3 CC ppgq Z, label 3 CC ppgq R, label 3 CC ppgq Z, label 4 CALL.	MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	17421		OPERATION
C, label 3 FC ppqq G Satisfied; otherwise, continue in starting at add represented by label if condition satisfied; otherwise, continue in SC, label 3 F4 ppqq Pi, label 3 EC ppqq Po, label 3 EQ ppqq Po, label 3 CC ppqq Z, label 3 CC ppqq Z, label 3 CC ppqq C Z, label 3 CC ppqq Z, label 4 CALL.	CALL	label	3				Jump to subroutine starting at address represented by label.
1 C9	CALL	C, label M, label NC, label NZ, label P, label PE, label PO, label	ოოოოოოო				Jump to subroutine starting at address represented by label if condition is satisfied; otherwise, continue in sequence.
	RET		1	65			Return from subroutine to next instruction after last CALL.

RET	C, label M, label NC, label NZ, label P, label PE, label Z, label	ммммммм	788 788 788 788 788 788		Return from subroutine to next instruction after last CALL if condition is satisfied; otherwise, continue in sequence.
INTERRUP	INTERRUPT INSTRUCTIONS	SNC	adoo marao	N J4 U/G S & U	OPPORTON
Id		1	F3		Disable interrupts.
EI		-	FB		Enable interrupts.
RST	g	1	11xxx111		Save PC on stack and restart at location (8"n)h.
RETI		7	ED 4D		Return from interrupt.
RETN	,	8	ED 45		Return from nonmaskable interrupt.
¥.	2 2	000	ED 46 ED 56 ED 5E		Select interrupt mode 0, 1, or 2.
NO OPER	NO OPERATION INSTRUCTIO	UCTION	SN		
MNEMONIC	OPERAND(S)	BYTES	OBJECT CODE	C Z S P/O AC N	OPERATION
NOP		1	99		No operation; volatile memories refreshed.
HALT		7	76		CPU halts, executes NOP instructions.
	11				

			a.	
		a		
	2			

CHAPTER 2

PROGRAMMING THE SIO

Each channel of the Serial I/O Controller is separately programmed. Channel A has seven command (write) registers and two status (read) registers; Channel B has eight command registers and three status registers. Address bits Al and AØ select the channel and command or status port as shown in Table 2.1. The first register accessed after a reset is always a Ø register (either command or status); the level of the next register accessed is determined by bits 2-Ø of Command Register Ø; the next register accessed is a Ø register again.

Al	AØ	FUN	CT:	ION
Ø	Ø	Ch.	Α	Data
0	1	Ch.	A	Command
1	Ø	Ch.	B	Data
1	1	Ch.	В	Command

TABLE 2.1

The programmer should keep in mind that the following programming instructions are based on the assumption that the SIO is a DTE device. (This is the standard assumption made for serial I/O devices.) If the SIO functions as DCE (as it does, for example, on the 2820), the definitions of transmission and reception assumed by the Programming Guide and by the RS-232-C specifications will be opposite each other. RS-232-C specifications define transmission as data transfer from a peripheral to the CPU. SIO data sheets define transmission as output from the SIO, i.e., transfer from the CPU to the peripheral when the SIO is used as DCE. Thus, for SIO's used as DCE, data received by the SIO comes in on interface line TxD, data transmitted by the SIO goes out on RxD, and the RTS, CTS, and DTR bits correspond to interface lines CTS, RTS, and DSR respectively.

2.1 COMMAND REGISTER Ø

This register is broken into three blocks: a three-bit register pointer, a three-bit command, and a two-bit CRC reset code.

7	6	5	4	3	2	1	0
CRC	CRC	BASIC	BASIC	BASIC	REGISTER	REGISTER	REGISTER
RESET	RESET	COMMAND	COMMAND	COMMAND	POINTER	POINTER	POINTER
1	Ø	2	1	Ø	2	1	6

COMMAND REGISTER O

Bits 2-Ø These bits select the next register to be accessed (either command or status) as shown in Table 2.2.

BIT 2	BIT 1	BIT Ø	NEXT REGISTER
Ø	ø	ø	Register Ø
Ø	Ø	1	Register 1
Ø	1	Ø	Register 2
Ø	1	1	Register 3
1	Ø	Ø	Register 4
1	ø	1	Register 5
1	1	Ø	Register 6
1	1	1	Register 7

TABLE 2.2

Bits 5-3 These three bits select one of eight commands as indicated in Table 2.3.

BIT 5	BIT 4	BIT 3	COMMAND
Ø	ø	ø	Ø: Null Code
Ø	Ø	1	1: Send Abort (SDLC Mode)
Ø	1	Ø	2: Reset Ext/Status Interrupts
Ø	1	1	3: Channel Reset
1	Ø	Ø	4: Reset Rx 1st Char Interrupt
1	Ø	1	5: Reset Tx Interrupt Pending
1	1	Ø	6: Reset Error Latches
1	1	1	7: Return From Interrupt (Ch. A

TABLE 2.3

The NULL CODE, which has no effect, is used when Command Register Ø has been accessed to point to another register or for a CRC Reset.

The SEND ABORT command, used only in the SDLC

mode, causes a sequence of 8 to 13 ones to be transmitted.

The RESET EXTERNAL/STATUS INTERRUPTS command resets Status Register Ø Bits 7-3, which are all latched when a change occurs in one, and re-enables interrupts.

The CHANNEL RESET command has the same effect as a reset of the SIO except that it is limited to the channel addressed. When a channel is reset, four system clock cycles should be allowed before the channel is accessed again.

The RESET RECEIVER FIRST CHARACTER INTERRUPTS command enables interrupts after a first character interrupt has occurred. When a First-Character-Only Receiver Interrupt occurs (see Command register 1, Bits 4-3), it disables further interrupts except External/Status interrupts. This command is used to enable further interrupts.

If Transmitter Buffer Empty interrupts are enabled but there are no additional characters ready to be sent, issuing the RESET TRANSMITTER INTERRUPT PENDING command will prevent further transmitter interrupts until after the next character has been loaded into the transmitter.

The RESET ERROR LATCHES command resets the Status Register 1 bits indicating parity, overrun, framing, and CRC errors and re-enables interrupts on these error conditions.

The RETURN FROM INTERRUPT command, which must be issued only to Channel A, is not needed when using the SIO with a Z-80 CPU. To the SIO this command is identical to the RETI instruction on the data bus, allowing implementation of the internal SIO daisy chain in systems with no external daisy chain. The command resets the current interrupt, allowing the highest priority interrupt that the SIO has pending to be acknowledged (or, if the SIO has no interrupt pending, allowing the device's IEO to go high).

Bits 7-6 These bits are used to specify one of three CRC RESET modes as indicated in Table 2.4.

BIT 7	BIT 6	COMMAND
Ø	Ø	Null Code
Ø	1	Reset Rx CRC Checker
1	Ø	Reset Tx CRC Checker
1	1	Reset Tx UNDERRUN/EOM

TABLE 2.4

The NULL command, which has no effect, is used when Command Register Ø has been accessed for reasons other than a CRC Reset.

The RESET Rx CRC CHECKER command resets Command Register 3 Bit 3, disabling CRC checking by a receiver.

The RESET Tx CRC CHECKER command resets Command Register 5 Bit \emptyset , disabling CRC generation by a transmitter.

The RESET Tx UNDERRUN/EOM command resets Status Register Ø Bit 6.

2.2 COMMAND REGISTER 1

This register holds the control bits for various interrupt and Wait/Ready modes.

7	6	5	4	3	2	1	0
WAIT/	WAIT/	WAIT/	Rx INT	RE INT	STATUS	Tx	EXTERNAL
READY	READY	READY	MODE	INT	AFFECTS	INT	INT
ENABLE	SELECT	RE OF TE	1	Ø	VECTOR	ENABLE	ENABLE

COMMAND REGISTER 1

- Bit Ø Setting this bit, EXTERNAL INTERRUPT ENABLE, allows interrupts to occur when any of Bits 7-3 of Status Register Ø changes state.
- Bit 1 Setting this bit, TRANSMITTER INTERRUPT ENABLE, allows interrupts to occur when data is shifted from the Transmitter Buffer to the Transmitter Register.

Bit 2 Setting the STATUS AFFECTS VECTOR bit causes the interrupt vector to vary according to the interrupt condition as indicated in Table 2.5. If this bit is Ø, the vector programmed into the Interrupt Vector Register will be put on the bus no matter what the interrupt condition.

IV3	IV2	IVl	CONDITION
ø	Ø	ø	Ch. B Tx Buffer Empty
Ø	Ø	1	Ch. B Ext/Status Change
Ø	1	Ø	Ch. B Rx Char Available
Ø	1 Ø	1	Ch. B Special Rx Condition
1		Ø	Ch. A Tx Buffer Empty
1	Ø	1	Ch. A Ext/Status Change
1	1	Ø	Ch. A Rx Char Available
1	1	1	Ch. A Special Rx Condition

TABLE 2.5

Bits 4-3 These bits determine the RECEIVER INTERRUPT MODE according to Table 2.6. One of these bits must be 1 for framing, parity, overrun, and SDLC end-of-character interrupts to be enabled.

BIT 4	BIT 3	RECEIVER INTERRUPT MODE
Ø	ø	0: Rx Interrupts Disabled
Ø	1	1: Rx Interrupt on 1st Character Only
1	Ø	2: Interrupt on All Rx Characters; Parity Affects Vector
1	1	3: Interrupt on All Rx Characters; Parity Does Not Affect Vector

TABLE 2.6

- Bit 5 Setting this bit causes the corresponding WAIT/READY line, if enabled, to be active when the Receiver is empty; clearing it cause WAIT/READY to be active when the Transmitter Buffer is full.
- Bit 6 This bit conditions the WAIT/READY line as a READY output to a DMAC when set or as a WAIT output to the CPU when cleared.
- Bit 7 Setting this bit enables the WAIT/READY line; when this bit is cleared, WAIT/READY is high (Ready mode) or floats (Wait mode).

2.3 COMMAND REGISTER 2

This register may be written to at either the Port A or the Port B address, but may be read only at the Port B address. Bits 3-1 will be re-written according to the type of interrupt as shown in Table 2.5 if the Status Affects Vector bit (Command Register 1 Bit 2) is set. Bit Ø will always be read by the CPU as a Ø because the vector is used to point to a pair of addresses whose base is even.

7	6	5	4	3	2	1	0
INT VECTOR 7	INT VECTOR 6	INT VECTOR 5	INT VECTOR 4	INT VECTOR 3	INT VECTOR 2	INT VECTOR 1	INT VECTOR

COMMAND REGISTER 2

2.4 COMMAND REGISTER 3

The bits of this register control receiver logic.

7	6	5	4	3	2	1	0
Rx BITS/ CHAR 1	Rx BITS/ CHAR Ø	AUTO ENABLES	ENTER HUNT	RX CRC ENABLE	SDLC ADDRESS SEARCH	SYNC LOAD INHIBIT	Rx ENABLE

COMMAND REGISTER 3

- Bit Ø Setting this bit causes receiver operations to begin as programmed.
- Bit 1 If this bit is set, sync characters are stripped from incoming data before it is transferred to the CPU. Otherwise, the CPU receives the sync characters as data. CRC calculation is not affected. In Async and SDLC modes this bit should be cleared.
- Bit 2 This bit is used in the SDLC mode only. When set, it allows only messages preceded by the programmed address (the contents on

Command Register 6) or the global address (11111111) to be received. If this bit is cleared, all SDLC messages will be accepted. This bit should be cleared for Sync and Async modes.

- Bit 3 Setting the RCVR CRC ENABLE bit causes CRC calculation to begin or restart with the last character transferred from the receiver register to the buffer stack. Clearing this bit turns off CRC calculation for all characters transferred to the buffer stack while the bit is Ø.
- Bit 4 The ENTER HUNT MODE bit should be set if character sync is lost or if an SDLC message has been determined to be unneeded. When this bit is set, receiver logic begins looking for sync or flag characters.
- Bit 5 Setting this bit causes the DCD* and CTS* inputs to function as receiver and transmitter AUTO ENABLES respectively; transmitting and receiving will not begin until the corresponding input is low. The status bits DCD and CTS are not affected by the state of this bit.
- Bits 7-6 These two bits determine, according to Table 2.7, the number of incoming bits that will be assembled to form a character.

BIT 7	віт 6	BITS/CHAR
Ø	Ø	5
Ø	1	7
1	Ø	6
1	1	8

TABLE 2.7

2.5 COMMAND REGISTER 4

The control bits held by this register affect basic receiver and transmitter parameters. This register should be the first register written to in any initialization sequence (the one possible exception being Command Register 2).

7	6	5	4	3	2	1	0
CLOCK RATE 1	CLOCK RATE Ø	SYNC MODE 1	SYNC MODE Ø	MODE/ # STOP BITS 1	MODE/ # STOP BITS Ø	EVEN/ ODD PARITY	PARITY ENABLE

COMMAND REGISTER 4

- Bit Ø Setting this bit causes a parity bit to be inserted in transmitted characters and expected in received characters. This bit should be disabled for SDLC mode.
- Bit 1 A 1 in this bit selects even parity, a Ø odd. The bit has no effect if parity is disabled.
- Bits 3-2 These bits select either SYNC or ASYNC mode, and in Async mode the number of stop bits per character, as shown in Table 2.8.

BIT 3	BIT 2	MODE / STOP BITS
Ø	Ø	Sync Modes
Ø	1	Async ; 1 Stop Bit
1	Ø	Async ; 1.5 Stop Bits
1	1	Async ; 2 Stop Bits

TABLE 2.8

Bits 5-4 If Sync mode is selected by Bits 3-2, these bits select one of four Sync formats as indicated in Table 2.9.

BIT 5	BIT 4	SYNC MODE
ø	ø	8-Bit Programmed Sync
Ø	1	16-Bit Programmed Sync
1	Ø	SDLC Mode (Ø1111110 Sync)
1	1	External Sync Mode

TABLE 2.9

Bits 7-6 These bits select the clock rate divisor which determines the data rate, as indicated in Table 2.10. In Sync mode these bits must be set to 00 (divisor of 1). In Async mode these bits determine whether data will be sampled every 64th, every 32nd, every 16th, or every clock cycle. The divisor is used for both receiver and transmitter.

BIT 7	BIT 6	DATA RATE
Ø	Ø	Clock Rate
Ø	1	Clock Rate / 16
1	Ø	Clock Rate / 32
1	1	Clock Rate / 64

TABLE 2.10

2.6 COMMAND REGISTER 5

This register consists primarily of control bits which affect transmitter logic.

7	6	5	4	3	2	1	0
DTR	Tx BITS CHAR 1	Tx BITS CHAR Ø	SEND BREAK	Tx ENABLE	CRC TYPE SELECT	RTS	Tx CRC ENABLE

- Bit Ø If this bit, TRANSMITTER CRC ENABLE, is set at the time a character is loaded from the transmitter buffer to the transmitter shift register, CRC will be calculated for that character. CRC characters will be sent when the transmitter becomes completely empty only if this bit is set. This bit should be set during Sync or SDLC transmission and cleared during Async transmission.
- Bit 1 The RTS bit controls the RTS* pin. In Sync and SDLC modes the RTS* pin is the complement of this bit. In Async mode, the RTS* pin goes high in response to the RTS bit being Ø only after the transmitter buffer has emptied.
- Bit 2 This bit selects the CRC code used by both receiver and transmitter. A 1 selects the CRC-16 polynomial, x16 + x15 + x2 + 1. A Ø selects the SDLC polynomial x16 + x12 + x5 + 1.
- Bit 3 Setting this bit enables data transmission. Resetting this bit causes the transmitter to be held in a marking state after the transmission in process is completed (with the exception of CRC characters, which will not be completed if this bit is reset during their transmission).
- Bit 4 When the SEND BREAK bit is set, the TxD pin is forced to the spacing state, remaining in that state until the SEND BREAK bit is reset.

Bits 6-5 These bits control the number of bits transmitted for each byte loaded into the transmitter buffer, as shown in Table 2.11. The bits are assumed to be right-justified. If five or fewer bits from a byte are desired, write the code for 5 bits/character and format the byte so that the desired bits are right-justified, the next three rightmost bits are 0's, and all additional high-order bits are 1's. For example, a byte in which only three bits are to be interpreted by the transmitter as data for transmission would be formatted 11000ddd.

віт 6	BIT 5	BITS/CHAR
Ø	Ø	5
Ø	1	7
1	Ø	6
1	1	8

TABLE 2.11

Bit 7 The DTR bit controls the DTR* pin. Setting this bit forces DTR* active; resetting it forces DTR* inactive.

2.7 COMMAND REGISTER 6

This register is used for all Sync modes. In MONOSYNC it holds the 8-bit sync character for transmitted messages. In BISYNC it holds the low-order byte of the 16-bit sync character. In EXTERNAL SYNC it contains the Sync character inserted in transmission underruns and matched during receiving. In SDLC it holds the check address which must precede an incoming message unless Command Register 3 Bit 2 is reset. The register has no effect on other modes.

7	6	5	4	3	2	1	0
SYNC/ ADDRESS 7	SYNC/ ADDRESS 6	SYNC/ ADDRESS 5	SYNC/ ADDRESS 4	SYNC/ ADDRESS 3	SYNC/ ADDRESS 2	SYNC/ ADDRESS 1	SYNC/ ADDRESS

COMMAND REGISTER 6

2.5 COMMAND REGISTER 7

This register is used only for MONOSYNC, BISYNC and SDLC modes. In MONOSYNC it holds the match for Sync characters received. In BISYNC it holds the high-order byte of the 16-bit sync character. In SDLC it must contain the flag 01111110. The register has no effect on other modes.

7	6	5	4	3	2	1	0
SYNC/							
FLAG							
15	14	13	12	11	10	9	8

COMMAND REGISTER 7

2.9 STATUS REGISTER Ø

This register holds various status bits for use during a data transfer operation. Bits 7-3, the External/Status Interrupt bits, are all latched when any one bit changes state and are reset by the RESET EXTERNAL/STATUS INTERRUPTS command (Command Register \emptyset Bits 5-3 = \emptyset 1 \emptyset). An External/Status bit thus indicates current state only if no change has occurred in any of the five bits since the last reset.

Received characters are transmitted from the Receiver Register to the bottom of a three-buffer FIFO stack. Each buffer has its own Error Buffer. When a receiver character is read, the contents of the topmost buffer are put on the data bus and the stack pointer decrements. When this occurs, the error status information for the character just read is lost. Therefore, the error status of a received character may be read only BEFORE the character is read.

7	6	5	4	3	2	1	0
BREAK/ ABORT	EOM/ UNDERRUN	CTS	SYNC/ HUNT	DCD	Tx BUFFER EMPTY	INT PENDING	RX CHAR AVAIL

STATUS REGISTER O

- Bit Ø This bit is 1 when a character is available in the receiver buffers. Interrupts on this condition are enabled by Command Register 1 Bits 4-3.
- Bit 1 Though this bit is available from Channel A only, it indicates an INTERRUPT PENDING in either channel. In Channel B this bit is always Ø.
- Bit 2 This bit is set whenever the Transmitter Buffer is empty (except when a CRC character is being sent).
- Bit 3 This bit reflects the state of the DCD* pin until latched as described above.
- Bit 4 In Async mode the SYNC/HUNT bit reflects the state of the SYNC* input. In external Sync mode, the SYNC* pin is also an input, indicating that synchronization has been achieved by the peripheral. In the internal Sync mode, SYNC* is an output active when the receiver recognizes the sync character. In either Sync mode the SYNC/HUNT bit is set by the SYNC* input being asserted low and reset by Command Register 3 Bit 4 (ENTER HUNT).
- Bit 5 This bit reflects the state of the CTS* pin until latched as described above.
- Bit 6 The END-OF-MESSAGE/UNDERRUN bit is following a reset of the SIO and by end-of-message transmitter underrun and interrupts; it is reset by 11 written to Bits 7-6 of Command Register Ø. Underruns only in Sync and SDLC modes. Resetting this bit after transmission has begun causes a transmitter underrun to be interpreted as an end-of-message indicator; CRC character is then transmitted, the followed by the appropriate end-of-message character(s). Leaving this bit set is not allowed in SDLC mode; in Sync mode it causes sync characters to be inserted and Status Register Ø Bit 2 to be set whenever an underrun is detected.
- Bit 7 In Async mode this bit is set when a break is detected. The bit will be reset when the

break condition is removed only if a RESET EXTERNAL/STATUS INTERRUPTS command has been issued. In SDLC this bit is set when an abort sequence (seven or more 1's) is detected. The bit is not used in other Sync modes.

2.10 STATUS REGISTER 1

This register holds status bits (chiefly error indicators) and the residue code for SDLC mode. These bits are used at the end of an operation.

7	6	5	4	3	2	1	0
END OF FRAME (SDLC)	CRC/ FRAMING ERROR	Rx OVERRUN ERROR	PARITY ERROR	RESIDUE CODE 2	RESIDUE CODE 1	RESIDUE CODE Ø	ALL SENT

STATUS REGISTER 1

- Bit Ø The ALL SENT bit indicates, in Async mode, that all characters have completely cleared the transmitter. It does not cause interrupts and is always set in Sync mode.
- Bits 3-1 The RESIDUE CODE is used only in SDLC mode and indicates the residue if the I-Field is not an integral multiple of the character length. When the ending flag has been received (see Bit 7 of this register), these bits indicate how many valid bits occurred in the last two bytes, as shown in Table 2.12. If there is no residue, the residue code should always be 011.

віт з	BIT 2	BIT 1	I-FIELD PREV. BYTE	I-FIELD 2ND PREV. BYTE
1	Ø	Ø	ø	3
Ø	1	Ø	Ø	4
1	1	Ø	Ø	5
Ø	Ø	1	Ø	6
1	Ø	1	ø	7
Ø	1	1	Ø	8
1	1	1	1	8
Ø	Ø	Ø	2	8

TABLE 2.12

- Bit 4 The latched PARITY ERROR bit is set whenever parity is enabled and a parity error is detected. The bit is reset only by the ERROR RESET command (see Command Register Ø Bits 5-3).
- Bit 5 The latched RECEIVER OVERRUN ERROR bit indicates that more than four characters have been received without being read by the CPU. The bit is set when the overwritten character is read and reset by the ERROR RESET command. If the STATUS AFFECTS VECTOR bit (Command Register 1 Bit 2) is set, this bit set will generate a SPECIAL RECEIVE CONDITION interrupt.
- Bit 6 When a framing error is detected during Async mode, this bit is set but not latched. In Sync mode this bit set indicates that the CRC calculation and check value do not match.
- Bit 7 The END OF FRAME bit is used for SDLC mode only. Set, it indicates that a valid ending flag has been received and that the CRC error and residue bits in this register are valid.

2.11 STATUS REGISTER 2

This register is available in Channel B only and contains the interrupt vector. If the STATUS AFFECTS VECTOR bit is set, bits 3-1 will reflect any pending interrupt; if no interrupts are pending, they will hold Øll. If the STATUS AFFECTS VECTOR bit is cleared, bits 3-1 will appear as written to Command Register 2.

7	6	5	4	3	2	1	0
INT							
VECTOR							
7	6	5	4	3	2	1	Ø

STATUS REGISTER 2

CHAPTER 3

PROGRAMMING THE DART

The Z-80 Dual Asynchronous Receiver/Transmitter provides two asynchronous serial I/O channels. Essentially, the DART functions as an SIO without synchronous capabilities; programming is the same except that Command Registers 6 and 7 do not exist and bits of other registers applicable only in synchronous mode are not used. Channel and command or status port selection is controlled by address bits Al and A0 as indicated in Table 3.1. The first The first register accessed is always a 0 register (either command or status); the next register accessed is pointed to by Command Register 0; the third register accessed is a 0 register again.

Al	AØ	FUNCTION
Ø	ø	Ch. A Data
Ø	1	Ch. A Command
1	Ø	Ch. B Data
1	1	Ch. B Command

TABLE 3.1

3.1 COMMAND REGISTER Ø

This register includes a three-bit register pointer and a three-bit command code. The register format is as follows:

7	6	5	4	3	2	1	0
NOT USED	NOT USED	BASIC COMMAND 2	BASIC COMMAND 1	BASIC COMMAND Ø	REGISTER POINTER 2	REGISTER POINTER 1	REGISTER POINTER Ø

Bits 2-Ø	These three	bits select	the register to	be
	accessed on table 3.2.	he next oper	ation according	to

BIT 2	BIT 1	BIT Ø	NEXT REGISTER
Ø	ø	ø	Register Ø
Ø	Ø	1	Register 1
Ø	1	Ø	Register 2
Ø	1	1	Register 3
1	Ø	ø	Register 4
1	Ø	1	Register 5
1	1	Ø	Register 6
1	1	1	Register 7

TABLE 3.2

Bit 5-3 These three bits are used for basic channel control commands as indicated in Table 3.3.

BIT 5	BIT 4	BIT 3	COMMAND			
ø	ø	Ø	Ø: Null Code			
Ø	Ø	1	1: Not Used			
Ø	1	l Ø	2: Reset Ext/Status Interrupts			
Ø	1	1	3: Channel Reset			
1	Ø	ø	4: Reset Rx 1st Char Interrupt			
1	Ø	1	5: Reset Tx Interrupt Pending			
1	1	Ø	6: Reset Error Latches			
1	1	1	7: Return From Interrupt (Ch. A)			

TABLE 3.3

The NULL CODE, which has no effect, is used when Command Register Ø has been accessed to point to another register.

The RESET EXTERNAL/STATUS INTERRUPTS command resets Status Register Ø Bits 7-3, which are all latched when a change occurs in one, and re-enables interrupts.

The CHANNEL RESET command has the same effect as a reset of the DART except that it is limited to the channel addressed. When a channel is reset, four clock cycles should be allowed before that channel is accessed again.

The RESET RECEIVER FIRST CHARACTER INTERRUPTS command enables interrupts after a first character interrupt has occurred. When a First-Character-Only Receiver Interrupt occurs (see Command register 1, Bits 4-3), it disables further interrupts except External/Status

interrupts. This command is used to enable further interrupts.

If Transmitter Buffer Empty interrupts are enabled but there are no additional characters ready to be sent, issuing the SUPPRESS TRANSMITTER EMPTY INTERRUPT command will prevent further transmitter interrupts until after the next character has been loaded into the transmitter.

The ERROR RESET command resets Status Register 1 bits indicating parity, overrun, and framing errors and re-enables interrupts on these error conditions.

The RETURN FROM INTERRUPT command, which must be issued only to Channel A, is not needed when the DART is used with a Z-80 CPU. To the DART this command is identical to the RETI instruction on the data bus, allowing implementation of the internal DART daisy chain in systems with no external daisy chain. The command resets the current interrupt, allowing the highest priority interrupt that the DART has pending to be acknowledged (or, if the DART has no interrupt pending, allowing the device's IEO to go high).

Bits 7-6 These bits are not used.

3.2 COMMAND REGISTER 1

This register holds the control bits for various interrupt and Wait/Ready modes.

7	6	5	4	3	2	1	0
WAIT/	WAIT/	WAIT/	RX INT	RX INT	STATUS	TX	EXTERNAL
READY	READY	READY	MODE	INT	AFFECTS	INT	INT
ENABLE	SELECT	RX OF TX	1	Ø	VECTOR	ENABLE	ENABLE

- Bit Ø Setting this bit, EXTERNAL INTERRUPT ENABLE, allows interrupts to occur when any of Bits 7-3 of Status Register Ø changes state.
- Bit 1 Setting this bit, TRANSMITTER INTERRUPT ENABLE, allows interrupts to occur when data is shifted from the Transmitter Buffer to the Transmitter Register.
- Bit 2 Setting the STATUS AFFECTS VECTOR bit causes the interrupt vector to vary according to the interrupt condition as indicated in the Table 3.4. If this bit is Ø, the vector programmed into the Interrupt Vector Register will be put on the bus no matter what the interrupt condition.

IV3	IV2	IVl	CONDITION
ø	ø	Ø	Ch. B Tx Buffer Empty
Ø	Ø	1	Ch. B Ext/Status Change
Ø	1	Ø	Ch. B Rx Char Available
Ø	1	1	Ch. B Special Rx Condition
1	Ø	l Ø	Ch. A Tx Buffer Empty
1	Ø	1	Ch. A Ext/Status Change
1	1	Ø	Ch. A Rx Char Available
1	1	1	Ch. A Special Rx Condition

TABLE 3.4

Bits 4-3 These bits determine the RECEIVER INTERRUPT MODE according to Table 3.5. One of these bits must be 1 for framing, parity, and overrun interrupts to be enabled.

BIT 4	BIT 3	RECEIVER INTERRUPT MODE
ø	Ø	Ø: Rx Interrupts Disabled
Ø	1	1: Rx Interrupt on 1st Character Only
1	Ø	2: Interrupt on All Rx Characters; Parity Affects Vector
1	1	3: Interrupt on All Rx Characters; Parity Does Not Affect Vector

TABLE 3.5

- Bit 5 Setting this bit causes the corresponding WAIT/READY line, if enabled, to be active when the Receiver is empty; clearing it cause WAIT/READY to be active when the Transmitter Buffer is full.
- Bit 6 This bit conditions the WAIT/READY line as a READY output to a DMAC when a 1 or as a WAIT output to the CPU when a 0.

Bit 7 Setting this bit enables the WAIT/READY line; when this bit is cleared, WAIT/READY is high (Ready mode) or floats (Wait mode).

3.3 COMMAND REGISTER 2

This register may be written to at either the Port A or the Port B address, but may be read at the Port B address only. Bits 3-1 will be re-written according to the type of interrupt as indicated in Table 3.4 if the Status Affects Vector bit (Command Register 1 Bit 2) is set. Bit Ø will always be read by the CPU as a Ø because the vector is used to point to a pair of addresses whose base is even.

7	6	5	4	3	2	1	0
INT							
VECTOR							
7	6	5	4	3	2	1	Ø

COMMAND REGISTER 2

3.4 COMMAND REGISTER 3

The bits of this register control receiver logic.

7	6	5	4	3	2	1	0
Rx BITS/ CHAR 1	Rx BITS/ CHAR Ø	AUTO ENABLES	NOT USED	NOT USED	NOT USED	NOT	Rx ENABLE

- Bit Ø Setting this bit causes receiver operations to begin as programmed.
- Bits 4-1 These bits are not used.
- Bit 5 Setting this bit causes the DCD* and CTS*

inputs to function as receiver and transmitter AUTO ENABLES respectively; transmitting and receiving will not begin until the corresponding input is low. The status bits DCD and CTS are not affected by the state of this bit.

Bits 7-6 These two bits determine, according to Table 3.6, the number of incoming bits that will be assembled to form a character.

BIT 7	віт 6	BITS/CHAR
Ø	ø	5
Ø	1	7
1	Ø	6
1	1	8

TABLE 3.6

3.5 COMMAND REGISTER 4

The control bits held by this register affect basic receiver and transmitter parameters. This register should be the first register written to in an initialization sequence (the one possible exception being Command Register 2).

7	6	5	4	3	2	1	0
CLOCK RATE 1	CLOCK RATE Ø	NOT USED 1	NOT USED Ø	# STOP BITS 1	#STOP BITS Ø	EVEN/ ODD PARITY	PARITY ENABLE

- Bit Ø Setting this bit causes a parity bit to be inserted in transmitted characters and expected in received characters.
- Bit 1 A 1 in this bit selects even parity, a Ø odd. The bit has no effect if parity is disabled.
- Bits 3-2 These bits select, according to Table 3.7, the number of stop bits per character.

BIT 3	BIT 2	STOP BITS
Ø	Ø	Not Used
1	ø	1.5
1	1	2

TABLE 3.7

- Bits 5-4 These bits are not used.
- Bits 7-6 These bits select the clock rate divisor which determines the data rate, as indicated in Table 3.8.

BIT 7	BIT 6	DATA RATE
Ø	Ø	Clock Rate
Ø	1	Clock Rate / 16
1	Ø	Clock Rate / 32
1	1	Clock Rate / 64

TABLE 3.8

3.6 COMMAND REGISTER 5

This register consists primarily of control bits which affect transmitter logic.

7	6	5	4	3	2	1	0
DTR	Tx BITS CHAR 1	Tx BITS CHAR Ø	SEND BREAK	Tx ENABLE	NOT USED SELECT	RTS	NOT USED ENABLE

- Bit Ø This bit is not used.
- Bit 1 The RTS bit controls the RTS* pin. The RST* pin goes high in response to the RTS bit being Ø only after the transmitter buffer has emptied.
- Bit 2 This bit is not used.
- Bit 3 Setting this bit enables data transmission. Clearing it causes the transmitter to be held in a marking state after the transmission in process is completed.
- Bit 4 When the SEND BREAK bit is set, the TxD pin is forced to the spacing state, remaining in that state until the SEND BREAK bit is reset.

Bits 6-5 These bits control the number of bits transmitted from each byte loaded into the transmitter buffer, as shown in Table 3.9. The bits are assumed to be right-justified. If five or fewer bits from a byte are desired, write the code for 5 bits/character and format the byte so that the desired bits are right-justified, the next three rightmost bits are 0's, and any additional high-order bits are 1's. For example, a byte in which only three bits are to be interpreted by the transmitter as data for transmission would be formatted 11000ddd.

BIT 6	BIT 5	BITS/CHAR
Ø	Ø	5
Ø	1	7
1	Ø	6
1	1	8

TABLE 3.9

Bit 7 The DTR bit controls the DTR* pin. Setting this bit forces DTR* active; resetting it forces DTR* inactive.

3.7 STATUS REGISTER Ø

This register holds various status bits for use during a data transfer operation. Bits 7-3, the External/Status Interrupt bits, are all latched when any one bit changes state and are reset by the RESET EXTERNAL/STATUS INTERRUPTS command (Command Register \emptyset Bits 5-3 = \emptyset 1 \emptyset). An External/Status bit thus indicates current state only if no change has occurred in any of the five bits since the last reset.

Received characters are transmitted from the Receiver Register to the bottom of a three-buffer FIFO stack. Each buffer has its own Error Buffer. When a receiver character is read, the contents of the topmost buffer are put on the data bus and the stack pointer decrements. When this occurs, the error status information for the character just read is lost. Therefore, the error status of a received character may be read only BEFORE the character is read.

7	6	5	4	3	2	1	0
BREAK	NOT USED	CTS	RI	DCD	Tx BUFFER EMPTY	INT PENDING	Rx CHAR AVAIL

STATUS REGISTER 0

- Bit 0 This bit is 1 when a character is available in the receiver buffers. Interrupts on this condition are enabled by Command Register 1 Bits 4-3.
- Bit 1 This bit set indicates an INTERRUPT PENDING. It is available in Channel A only; in Channel B this bit is always Ø.
- Bit 2 This bit is set whenever the Transmitter Buffer is empty.
- Bit 3 This bit reflects the state of the DCD* pin until latched as described above.
- Bit 4 This bit reflects the state of the RI* pin until latched as described above.
- Bit 5 This bit reflects the state of the CTS* pin until latched as described above.
- Bit 6 This bit is not used.
- Bit 7 This bit is set when a break is detected. The bit will be reset when the break condition is removed only if a RESET EXTERNAL/ STATUS INTERRUPTS command has been issued.

3.8 STATUS REGISTER 1

This register holds the error and all-sent status bits.

7	6	5	4	3	2	1	0
NOT USED	FRAMING ERROR	RX OVERRUN ERROR	PARITY ERROR	NOT USED	NOT USED	NOT USED	ALL SENT

STATUS REGISTER 1

Bit Ø The ALL SENT bit indicates that all characters have completely cleared the transmitter. It does not cause interrupts.

- Bits 3-1 These bits are not used.
- Bit 4 The latched PARITY ERROR bit is set whenever parity is enabled and a parity error is detected. The bit is reset only by the ERROR RESET command (see Command Register Ø Bits 5-3).
- Bit 5 The latched RECEIVER OVERRUN ERROR bit indicates when more than four characters have been received without being read by the CPU. The bit is set when the overwritten character is read and reset by the ERROR RESET command. If the STATUS AFFECTS VECTOR bit (Command Register 1 Bit 2) is set, this bit set will generate a SPECIAL RECEIVE CONDITION interrupt.
- Bit 6 When a FRAMING ERROR is detected, this bit is set but not latched.
- Bit 7 This bit is not used.

3.9 STATUS REGISTER 2

This register is available in Channel B only and contains the interrupt vector. If the STATUS AFFECTS VECTOR bit is set, bits 3-1 will reflect any pending interrupt; if no interrupts are pending, they will hold Øll. If the STATUS AFFECTS VECTOR bit is cleared, bits 3-1 will appear as programmed.

7	6	5	4	3	2	1	0
INT							
VECTOR							
7	6	5	4	3	2	1	Ø

STATUS REGISTER 2

CHAPTER 4

PROGRAMMING THE DMA

The DMA is the most complex of the Z-80 peripherals from the programmer's point of view. There are 18 writable registers, which are addressed in one of two ways, as follows:

- 1. There are six command registers directly accessible at the DMA's single port address. The register that is accessed by a command is determined by the states of bits 7, 1, and Ø of the command; bits 6-2 are used for the various commands themselves.
- 2. Several registers can be accessed only after a specific bit in one of the six first-level registers is set. These registers are thus in effect "nested" in the primary registers. In addition, some registers are double-nested; i.e., they are accessed next if a bit in a nested register is set. In all there are twelve nested write registers.

If two or more nested-register-access bits are set in a single register, the nested registers will be accessed by consecutive writes, with the register indicated by the lowest-order bit being accessed first.

There are seven readable registers: a status register and the upper-lower pairs for Port A and Port B addresses and block length. These are accessed sequentially without intervening commands. A Read Mask Register allows the programmer to exclude any register(s) from the read sequence. The DMA Controller can be programmed for operation in four modes. The four modes are:

Byte Mode: Control is returned to the CPU after each one-byte cycle.

Continuous Mode: Control is returned to the CPU only when the entire block operation is completed.

Burst Mode: Control is returned to the CPU when RDY goes inactive, at end of block, or on match.

Transparent Mode: DMA operation occurs during memory refresh times and therefore does not affect normal CPU operation.

4.1 COMMAND REGISTER Ø

This register is accessed when Bit $7 = \emptyset$ and Bits $1-\emptyset = \emptyset\emptyset$.

7	6	5	4	3	2	1	0
0	TIMING BYTE FOLLOWS	FIXED ADDRESS	INC/ DEC ADDRESS	I/O OR MEMORY	PROGRAMS PORT A OR B	0	0

- Bit 2 This command programs Port A if this bit is a 1 and Port B if this bit is a 0.
- Bit 3 The port addressed by this command is an I/O device if this bit is 1 and main memory if this bit is 0.
- Bit 4 If Bit 5 is Ø, the address of the port indicated by Bit 2 will decrement if this bit is Ø and increment if this bit is 1. If Bit 5 is 1, this bit has no effect.
- Bit 5 If this bit is 1, the port selected by Bit 2 has a fixed address; if this bit is 0, the selected port's address increments or decrements according to Bit 4.

Bit 6 If this bit is 1, the next byte is written to the Timing Register. This register need not be programmed if standard Z-80 timing is to be followed.

7	6	5	4	3	2	1	0
WR* END EARLY	RD* END EARLY	NOT	NOT USED	MREQ* END EARLY	IORQ* END EARLY	TIMING CYCLE 1	TIMING CYCLE Ø

TIMING REGISTER

Bits 1-Ø These bits determine the basic cycle length of a DMA operation according to Table 4.1.

BIT 1	віт Ø	CYCLES
Ø	ø	4
Ø	1	3
1	Ø	2
1	1	1

TABLE 4.1

Bits 3-2, A Ø in any of these bits will cause Bits 7-6 the corresponding control signal to end one half clock cycle before the actual operation cycle ends. However, the total operation (Read and Write in Transfer or Read only in Search) must be at least two cycles long.

Bits 5-4 These bits are not used; their states are irrelevant.

4.2 COMMAND REGISTER 1

This register is accessed when Bit $7 = \emptyset$ and Bits $1-\emptyset = \emptyset1$, $1\emptyset$ or 11.

7	6	5	4	3	2	1	0
0	BLK LGTH HIGH FOLLOWS	BLK LGTH LOW FOLLOWS	ADD HIGH	PORT A ADD LOW FOLLOWS	PORT A OR B SOURCE	DMA OP SELECT 1	DMA OP SELECT

Bits 1-0 These bits determine the type of operation to take place, as indicated in Table 4.2.

BIT 1	віт Ø	OPERATION			
Ø	ø	Selects CRØ			
Ø	1	Transfer Only			
1	Ø	Search Only			
1	1	Search and Transfer			

TABLE 4.2

- Bit 2 If this bit is 1, Port A is the source and Port B is the destination. If this bit is Ø, Port B is the source and Port A is the destination.
- Bit 3 If this bit is 1, the next byte is the low byte of the Port A starting address.

7	6	5	4	3	2	1	0
PORT A							
ADDRESS							
7	6	5	4	3	2	1	6

PORT A ADDRESS REGISTER (LOW)

Bit 4 If this bit is 1, the next byte is the high byte of the Port A starting address.

7	6	5	4	3	2	1	0
		PORT A ADDRESS 13					

PORT A ADDRESS REGISTER (HIGH)

Bit 5 If this bit is 1, the next byte is the low byte of the block length. The value in the Block Length Registers is a sixteen-digit binary number ONE LESS than the desired block length (i.e., if the block length is N, the Block Length Registers should hold the value N-1).

7	6	5	4	3	2	1	0
BLOCK							
LENGTH							
7	6	5	4	3	2	1	Ø

BLOCK LENGTH REGISTER (LOW)

Bit 6 If this bit is 1, the next byte is the high byte of the block length.

7	6	5	4	3	2	1	0
BLOCK							
LENGTH							
15	14	13	12	11	10	9	8

BLOCK LENGTH REGISTER (HIGH)

4.3 COMMAND REGISTER 2

This register is accessed when Bit 7 = 1 and Bits $1-\emptyset = \emptyset\emptyset$.

7	6	5	4	3	2	1	0
1	ENABLE CHIP	ENABLE INT	MATCH BYTE FOLLOWS	MASK BYTE FOLLOWS	STOP ON MATCH	0	0

COMMAND REGISTER 2

- Bit 2 Setting this bit forces the DMA to stop when in search mode it finds a byte that matches the programmed Match Byte.
- Bit 3 Setting this bit indicates that the next byte will be written to the Mask Register. The Mask Byte affects which bits are looked at and which are not in a search operation. If a Mask Register bit contains a Ø, that bit position is compared; if a bit contains a 1, that bit position is ignored.

7	6	5	4	3	2	1	0
MASK							
BYTE							
7	6	5	4	3	2	1	Ø

MASK REGISTER

Bit 4 Setting this bit indicates that the next byte will be written to the Match Register. The Match Byte is the byte to be compared with read data during a search operation.

7	6	5	4	3	2	1	0
MATCH							
BYTE							
7	6	5	4	3	2	1	Ø

MATCH REGISTER

- Bit 5 Setting this bit enables interrupts by the DMA.
- Bit 6 Setting this bit enables the DMA. Any further command will disable the DMA, so the command in which this bit is set must be the last command preceding a DMA operation.

4.4 COMMAND REGISTER 3

This register is accessed when Bit 7 = 1 and Bits $1-\emptyset = \emptyset1$.

7	6	5	4	3	2	1	0
1	MODE SELECT	MODE SELECT Ø	INT CONTROL FOLLOWS	PORT B ADDR HI FOLLOWS	PORT B ADDR LOW FOLLOWS	0	1

COMMAND REGISTER 3

Bit 2 Setting this bit indicates that the next byte will be written to the low half of the Port B Address Register.

7	6	5	4	3	2	1	0
PORT B ADDR 7	PORT B ADDR 6	PORT B ADDR 5	PORT B ADDR 4	PORT B ADDR 3	PORT B ADDR 2	PORT B ADDR 1	PORT B ADDR

PORT B ADDRESS REGISTER (LOW)

3it 3 Satting this bit indicates that the next byte will be written to the high half of the Port B Address Register.

7	6	5	4	3	2	1	0
PORT B							
ADDR							
15	14	13	12	11	10	9	8

PORT B ADDRESS REGISTER (HIGH)

Bit 4 Setting this bit indicates that the next byte will be written to the INTERRUPT CONTROL REGISTER. The format of the Interrupt Control Byte is as follows.

7	6	5	4	3	2	1	0
NOT USED	INT BEFORE BUS RQ	STATUS AFFECTS VECTOR			PULSE ENABLE	INT ON END OF BLOCK	INT ON MATCH FOUND

INTERRUPT CONTROL REGISTER

- Bit 0 Setting this bit causes an interrupt at the end of a block transfer.
- Bit 1 Setting this bit causes an interrupt when a byte is found which matches the Match Byte as modified by the Mask Byte. This interrupt will occur only during search operations.
- Bit 2 Setting this bit causes a pulse to be generated on the INT*/PULSE* pin every 256 bytes, allowing the peripheral to keep track of how many bytes have been transferred.
- Bit 3 Setting this bit indicates that the next byte will be written to the Pulse Count Register. This register is loaded with a binary number which is used to offset the beginning of the pulse generation from 1 to 255 bytes.

7	6	5	4	3	2	1	0
PULSE OFFSET 7					PULSE OFFSET 2		PULSE OFFSET Ø

PULSE OFFSET REGISTER

Bit 4 Setting this byte indicates that the next byte will be written to the Interrupt Vector Register. The interrupt vector is released to the data bus when the interrupting DMA receives an interrupt acknowledge. Bit Ø is always returned as a Ø; Bits 2-1 vary if the STATUS AFFECTS VECTOR bit is 1.

7	6	5	4	3	2	1	0
INT							
VECTOR							
7	6	5	4	3	2	1	Ø

INTERRUPT VECTOR REGISTER

Bit 5 This is the STATUS AFFECTS VECTOR bit. When set, the Interrupt Vector Bits 2-1 are modified by the interrupt condition, as indicated by Table 4.3.

IV2	IVI	CONDITION
Ø	Ø	Interrupt on RDY
Ø	1	Match
1	Ø	End of Block
1	1	Match, End of Block

TABLE 4.3

- Bit 6 Setting this bit causes the DMA to interrupt when its RDY input is asserted before it requests control of the bus.
- Bit 7 This bit has no effect.
- Bits 6-5 These bits select the mode of DMA operation as indicated by Table 4.4.

BIT 6	BIT 5	MODE
Ø	Ø	Byte
Ø	1	Continuous
1	Ø	Burst
1	1	Transparent

TABLE 4.4

4.5 COMMAND REGISTER 4

This register is accessed when Bit 7 = 1 and Bits $1-\emptyset = 1\emptyset$.

7	6	5	4	3	2	1	0
1	NOT USED	AUTO REPEAT	WAIT ENABLE	RDY HIGH OR LOW	NOT USED	1	0

COMMAND REGISTER 4

- Bit 2 This bit has no effect.
- Bit 3 Setting this bit makes RDY active high; clearing it makes RDY active low.
- Bit 4 Setting this bit allows the CE* pin to be used as a WAIT* input controlled by memory or I/O devices. This option is not implemented on the 2820
- Bit 5 Setting this bit causes an operation to automatically repeat after the end of the block.
- Bit 6 This bit has no effect.

4.6 COMMAND REGISTER 5

This register is accessed when Bit 7 = 1 and Bits $1-\emptyset = 11$. The five variable bits of this register select one of 16 commands, as indicated in Table 4.5. Unused codes have no effect. Descriptions of the commands follow the table.

7	6	5	4	3	2	1	0
1	COMMAND BIT 4	COMMAND BIT 3	COMMAND BIT 2	COMMAND BIT 1	COMMAND BIT Ø	1	1

HEX	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	COMMAND
83	Ø	Ø	Ø	Ø	Ø	Disable DMA
87	Ø	Ø	Ø	Ø	1	Enable DMA
8B	Ø	Ø	Ø	1	Ø	Reset Status
A3	Ø	1	Ø	Ø	Ø	Reset Interrupt
A7	Ø	1	Ø	Ø	1	Reset Read Sequence
AB	Ø	1	Ø	1	Ø	Enable Interrupts
AF	Ø	1	Ø	1	1	Disable Interrupts
B3	Ø	1	1	Ø	Ø	Force RDY
B7	Ø	1	1	Ø	1	Enable After RETI
BB	Ø	1	1	1	Ø	Read Byte Follows
BF	Ø	1	1	1	1	Read Status
C3	1	Ø	Ø	Ø	Ø	Reset
C7	1	Ø	Ø	Ø	1	Reset Port A Timing
CB	1	Ø	Ø	1	Ø	Reset Port B Timing
CF	1	Ø	Ø	1	1	Load
D3	1	Ø	1	Ø	Ø	Continue

TABLE 4.5

The ENABLE and DISABLE DMA commands enable and disable DMA operations but do not reset any functions.

The RESET STATUS command resets the END OF BLOCK and MATCH bits of the Status Register.

The RESET INTERRUPT command resets and disbales all interrupt circuitry.

The RESET READ command causes the next read to be of the first register whose corresponding bit position in the Read Mask Register holds a 1 (usually the Status Register).

The ENABLE INTERRUPT command allows interrupts to occur on programmed conditions.

The DISABLE INTERRUPT command prevents interrupt requests from being generated.

The FORCE RDY command allows the RDY input to be simulated under software control. This is necessary in memory-to-memory transfers where the RDY signal is not needed and may be used for other kinds of transfers as deemed appropriate by the programmer.

The ENABLE AFTER RETI command forces the DMA to wait until it has received a RETI to request control of the bus. This command must be followed by an ENABLE DMA command.

The READ BYTE FOLLOWS command causes the next byte to be written to the READ MASK REGISTER. The seven readable DMA registers are read sequentially from low-order to high-order as illustrated below, but a \Im in any position of the Read Mask Register causes the corresponding register to be skipped.

7	6	5	4	3	2	1	0
0	PORT B ADDRESS HIGH			PORT A ADDRESS LOW		BLOCK LENGTH LOW	STATUS

READ MASK REGISTER

The READ STATUS command causes the next read to be of the Status Register.

The RESET command resets all interrupt circuitry and disables interrupt and bus request logic.

The RESET TIMING commands reset the Timing Control Registers for Ports A and B to the standard Z-80 CPU timing.

The LOAD command resets the byte counter and loads the starting addresses for both ports.

The CONTINUE command resets the byte counter but does not affect the addresses.

4.7 STATUS REGISTER

This is the highest-priority readable register and will be the first register read unless it is masked by Bit Ø of the Read Mask Register. Its format is as follows:

7	6	5	4	3	2	1	0
NOT USED	NOT USED	END OF BLOCK	MATCH POUND	INT PENDING	NOT USED	READY	DMA OP SINCE LOAD

STATUS REGISTER

- Bit Ø When this bit is 1, the programmed DMA operation has occurred.
- Bit 1 When this bit is 0, the RDY input is active. This bit is also 0 after a FORCE RDY command.
- Bit 2 This bit is not used.
- Bit 3 When this bit is Ø the DMA has an interrupt request pending.
- Bit 4 This bit is Ø when in search mode a match has been found.
- Bit 5 This bit is Ø when the end of a programmed block is reached.
- Bits 7-6 These bits are not used.

4.8 OTHER READABLE REGISTERS

The other six DMA registers which may be read by the CPU include the PORT A and PORT B ADDRESS REGISTER pairs and the BLOCK LENGTH pair. These are read exactly as written in the order specified by the Read Mask Register.

CHAPTER 5

PROGRAMMING THE CTC

The CTC has nine accessible registers: Channel Control and Time Constant Registers for each of the four channels and an Interrupt Vector Register. The Channel Control Registers are write-only; the Time Constant and Interrupt Vector Registers can be written to or read. Address bits Al and AØ select the channel, as shown in Table 5.1.

Al	AØ	SELECTS
Ø	Ø	Channel Ø
Ø	1	Channel 1
1	Ø	Channel 2
1	1	Channel 3

TABLE 5.1

The CTC command registers will normally be accessed in the following order: Interrupt Vector Register, Channel Control Register, Time Constant Register. The Interrupt Vector, identified by Command Bit $1=\emptyset$, must be written to Channel \emptyset only; the result of a write to one of Channels 1-3 with Bit $\emptyset=\emptyset$ is undefined. When Command Bit 1=1, the Channel Control Register is accessed first; the next register accessed by a write to any CTC channel (if Command Bit \emptyset is \emptyset) is determined by Command Bit 1. If Bit $1=\emptyset$, the Channel Command Register is accessed again; if Bit $1=\emptyset$, the Time Constant Register is accessed. Operation begins when the Time Constant Register is loaded.

Each channel of the CTC is separately programmed to operate in one of two modes: Timer Mode and Counter Mode. In the Timer Mode, the CLK/TRG input may or may not be used; if used, it functions solely to trigger operation, and has no affect once the timer is operating. The downcounter, loaded with the value in the Time Constant Register, decrements with every 16 or 256 cycles of the system clock,

depending on the prescaler selected. In Counter Mode, the CLK/TRG input is controlled by a clocking signal related to the events to be counted, the downcounter decrementing with every pulse of the CLK/TRG input. In either mode, each time the downcounter reaches zero the ZC/TO output (Channels Ø-2 only) pulses high, an interrupt is generated if enabled, and the downcounter is reloaded with the value in the Time Constant Register. Contents of the downcounter can be read at the channel address.

5.1 INTERRUPT VECTOR REGISTER

Bits 7-3 of this register are programmed by a write to the register. Bit \emptyset is always returned as a \emptyset . Bits 2-1 depend on the channel generating the interrupt request, as indicated in Table 5.2.

7	6	5	4	3	2	1	0
INT	0						
VECTOR							
7	6	5	4	3	2	1	

INTERRUPT VECTOR REGISTER

IV2	IVI	CHANNEL
Ø	ø	0: 1st Priority
Ø	1	1: 2nd Priority
1	Ø	2: 3rd Priority
1	1	3: 4th Priority

TABLE 5.2

5.2 CHANNEL CONTROL REGISTERS

These registers are separately programmed for each channel. They are formatted as shown below.

7	6	5	4	3	2	1	0
enable Int	TIMER/ COUNTER MODE	PRE- SCALER 16 OR 256	CLK/TRG EDGE SELECT	TIMER TRIGGER SELECT	TIME CONSTANT FOLLOWS	CHANNEL RESET	1

- Bit 0 This bit must be a 1 to indicate that a Channel Control Register, and not the Interrupt Vector Register, is being accessed.
- Bit 1 Setting this bit resets the addressed channel, causing it to stop counting/timing. The channel begins counting/timing again when a new Time Constant is reloaded.
- Bit 2 Setting this bit causes the next write to the addressed channel to be to the Time Constant Register.
- Bit 3 This bit affects the Timer Mode only. If it is set, an external trigger is needed at the channel's CLK/TGR input to start the timing operation; if it is cleared, timing begins on the rising edge of T2 of the cycle after the loading of the Time Constant Register.
- Bit 4 This bit selects the edge to which the channel's CLK/TGR input is sensitive: 1 = positive edge, Ø = negative edge.
- Bit 5 This bit affects the Timer Mode only. When it is set, the prescaler is 256; when it is cleared, the prescaler is 16.
- Bit 6 This bit selects the mode in which the addressed channel will operate: l = Counter Mode, $\emptyset = Timer Mode$.
- Bit 7 Setting this bit enables interrupts by the channel every time its downcounter reaches zero. If this bit is cleared, interrupts are not generated and pending interrupts are cleared.

5.3 TIME CONSTANT REGISTERS

A separate time constant is programmed for each channel. The Time Constant may be any value from 1 to 256 (00H is interpreted as 256). If a channel is not running when a Time Constant is written anto it, it will begin timing or counting when the Time Constant Register is loaded.

7	6	5	4	3	2	1	0
TIME							
CONSTANT							
7	6	5	4	3	2	1	Ø

TIME CONSTANT REGISTER

5.4 PROGRAMMING BAUD RATES

The CTC is often used to select the baud rates for serial data transfers; this is true of the CCS 2820 and 2830 boards. Table 5.3 shows how to program the Prescaler and Time Constant, as well as the SIO/DART Data Rate, for common baud rates. Calculations are based on a 4 MHz system clock.

TABLE 5 3	PROGRAMMING	CTC	AND	STO/DART	FOR	SELECTED	BAUD	RATES
THUDDE JAJA	LHOOMETITIES	010	Third	OTO! PIIII		CHULLOTH	2	

	TIME	CONSTANT	rs for	VARIOUS	PRESCA	LERS AND	D DATA	RATES
BAUD RATE	P=16 DR=1	P=16 DR=16*	P=16 DR=32*	P=16 DR=64*	P=256 DR=1	P=256 DR=16*	P=256 DR=32*	P=256 DR=64*
50			156	78				
75	ŀ	208	104	52	208	13		
110		142	71		142			
134.5		116	58	29	116			
150		104	52	26	104			
300		52	26	13	52			
600		26	13		26			
1200	208	13			13			
1800	139							
2000	125							
2400	104							
3600	69							
4800	52							
7200	35							
9600	26							
19200	13							

- P Prescaler programmed for CTC.
- DR Data Rate programmed for SIO, DART.
- * Available for SIO in Async Mode only.

Errors are less than 1% for all combinations shown.

CHAPTER 6

PROGRAMMING THE PIO

The PIO has two separately programmable data channels occupying four port addresses. Each data channel consists of eight bits of parallel data and two handshaking signals, Ready and Strobe. Address bits Al and AØ determine the channel addressed and whether a command/status or data buffer will be accessed as indicated in Table 6.1.

Al	AØ	FUNCTION						
Ø	Ø	Ch.	A:	Data				
Ø	1	Ch.	A:	Command				
1	Ø	Ch.	B:	Data				
1	1	Ch.	B:	Command				

TABLE 6.1

The PIO is capable of operating in four different modes: Output (Mode Ø), Input (Mode 1), Bi-directional (Mode 2), and Control (Mode 3). Either channel may be programmed for the input or output mode, in which data is passed in one direction or the other and both handshake lines are used. In the bi-directional mode, available for Port A only, the data lines of Port A are bi-directional and the handshake lines for both channels are used; Port B must therefore be programmed for Mode 3. In Mode 3 the handshaking lines are not used and each data bit is individually programmed for input or output. Input bits, which are generally used for status purposes, can be programmed to interrupt either when one or when all become active.

Each channel has six Command Registers, two of which are nested in a first-level register. Unlike the SIO channels, the PIO channels have independent Interrupt Vector Registers. An Interrupt Vector Register is accessed whenever Bit Ø of a command is Ø. Command Register Ø, 1, or

2 is accessed, according to the settings of Bits 3-1, when Bit \emptyset is 1. The Mode 3 Control Register is nested in Command Register \emptyset , and the Mask Register is nested in Command Register 1.

6.1 INTERRUPT VECTOR REGISTER

If bit 0 is a 0, a command is identified as the interrupt vector. No vector bits are affected by status; the Interrupt Vector is always put on the bus exactly as programmed.

7	6	5	4	3	2	1	0
INT	0						
VECTOR							
7	6	5	4	3	2	1	

INTERRUPT VECTOR REGISTER

6.2 COMMAND REGISTER Ø

This register is accessed when command bits $3-\emptyset=1$ and is used to select the mode in which the addressed channel will operate.

7	6	5	4	3	2	1	0
MODE SELECT 1	MODE SELECT Ø	NOT USED	NOT USED	1	1	1	1

COMMAND REGISTER O

Bits 5-4 These bits are not used.

Bits 7-6 These bits are used to select one of the four modes, as indicated in Table 6.2.

BIT 7	віт 6	MODE
ø	ø	Ø: Output
Ø	1	1: Input
1	Ø	2: Bi-directional
1	1	3: Control

TABLE 6.2

If Mode 3 is selected by Command Register Ø Bits 7-6, the next byte written selects which bits are inputs and which are outputs. Writing a 1 to a bit of the Mode 3 Control Register programs the corresponding data bit as input; writing a Ø to a bit programs the corresponding data bit as output.

7	6	5	4	3	2	1	0
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT Ø
IN OR							
OUT							

MODE 3 CONTROL REGISTER

6.3 COMMAND REGISTER 1

This register enables/disables interrupts and, in mode 3, determines the interrupt conditions. It is accessed when command bits $\emptyset-2=1$ and bit $3=\emptyset$.

7	6	5	4	3	2	1	0
ENABLE INT	MODE 3 AND/ OR	MODE 3 HIGH/ LOW	MODE 3 MASK FOLLOWS	0	1	1	1

COMMAND REGISTER 1

Bit 4 If this bit is set, the next write will be to the Mask Register. Setting a Mask Register bit to 1 disables interrupts by that bit in Mode 3.

7	6	5	4	3	2	1	0
MASK							
BYTE							
7	6	5	4	3	2	1	Ø

MASK REGISTER

- Bit 5 In Mode 3, this bit selects whether bits will be considered active high (Bit 5 = 1) or active low (Bit $5 = \emptyset$).
- Bit 6 In Mode 3, if this bit is a 1, all unmasked bits must be active (AND condition) for an interrupt to be generated. If this bit is a Ø, an interrupt will occur when any one bit goes active (OR condition).
- Bit 7 Setting this bit to 1 enables interrupts.

6.4 COMMAND REGISTER 2

This register, accessed when command bits $1-\emptyset = 1$ and bits $3-2 = \emptyset$, provides for interrupt enabling without modification of the Command Register 2 Mode 3 control bits.

7	6	5	4	3	2	1	0
ENABLE INT	NOT USED	NOT USED	NOT USED	0	0	1	1

COMMAND REGISTER 2

Bits 6-4 These bits are not used.

Bit 7 Setting this bit to 1 enables interrupts; writing a Ø to this bit disables interrupts.

		8	
-			
,	8		
	ĸ		
	Si .		
			g.
			6 8

			1140	
		8		
				77
	2			
		(4)	e	
12				
			6	
		25		
		¥		
		Ŧ		
		×		
	9			
			2	

			8
H t			
			5
			4

		T.	