MODEL 2422 FLOPPY DISK CONTROLLER REFERENCE MANUAL

89000-02422 Rev. C

Copyright 1980

California Computer Systems 250 Caribbean Drive Sunnyvale, CA 94086

Copyright 1980 by California Computer Systems

All rights reserved. No part of this publication may be reproduced in any form or by any means without express permission of California Computer Systems.

The information contained in this manual is believed to be correct at the time of publication. However, CCS assumes no liability resulting from the use of this manual.

Publication History:

Revision A printed in August 1980. Original release. Revision B printed in May 1981. Updated to Rev. B board. Revision C printed in July 1981. Schematic inaccuracies corrected.

TABLE OF CONTENTS

1.0	INTRO	DDUCTION
	1.1 1.2 1.3 1.4 1.5	General Description
2.0	USER	OPTIONS
	2.1 2.2 2.3	
3.Ø	INST	ALLATION AND OPERATION
	3.1 3.2 3.3 3.4	System Configuration
4.Ø	THE :	2422 ROM-RESIDENT FIRMWARE
	4.1 4.2 4.3 4.4 4.5 4.6	Cold-start Entry
5.Ø	THEO	RY OF OPERATION
	5.1 5.2 5.3	The System Interface 5-2

APPENDICES

A.Ø	PROGE	RAMMING INFORMATION
	A.1 A.2	The 2422 Accessible Registers A-Diskette Format A-
B.Ø	THE 1	793 DATA SHEET
c.ø	FIRMW	ARE LISTING
D.Ø	TECHN	ICAL INFORMATION
		System_Bus_Interface
		Drive Bus Interface D-3
		User Replaceable Parts
		Assembly Drawing D-7 Schematic D-7
	D.3	Schematic D-:
TABLE	S AND	FIGURES
	1-1	Plug-compatible Drives
	1-2	Firmware-compatible Diskette Formats 1-2
	4-1 4-2	Low RAM Locations Used by Firmware 4-2
	4-2	Disk Parameters
	4-4	Physical-to-Logical Device Assignments 4-3 The Basic I/O Routines 4-6
	4-5	Disk Parameters after Boot
	4-6	Assign Command Codes
	4-7	Sectors per Track 4-18
	5-1	Ul6b Outputs 5-7
	. A-1	2422 Register Addressing A-1
	A-2	Control Register 1 A-2
	A-3	Status Register 1 A-3
		Control Register 2 A-4
rable	A-5	Status Register 2 A-5
Fable	A-6	Bank Select Register A-5
	₽ A-7	Single-density Diskette Format A-7
	8-A	Double-density Diskette Format A-8
ľable		System Bus Signals D-1
rable	D-2	Drive Bus Signals D-3
igur	ص c	l Jumper Locations 2-2
iqur		2 Jumper Configuration for PerSci Drives 2-3
igur		l Double-sided Diskettes
igur		l IBM 3740 Format
igur		l System Bus Pinouts
		2 Drive Bus Biseuts

CHAPTER 1

INTRODUCTION

1.1 A GENERAL DESCRIPTION ON THE 2422

CCS's 2422 Floppy Disk Controller supports single- and double-density data formats, single- and double-sided 5.25" and 8" drives, and provides 2K ROM containing software debugging routines and a bootstrap loader for loading CP/M (Digital Research's single-user operating system) from diskette. The 2422 is designed especially for use in CCS's system 2210, but provides a number of user options for compatibility with other systems and software.

The 2422 incorportates the following features:

- * Ability to control up to four drives in any combination of single-sided or double-sided 5.25" and 8" drives.
- * Compatibility with the IBM 3740 and System 34 standards for single- and double-density diskette formats.
- * ROM-resident monitor program and bootstrap loader.
- * Auto Boot option allowing CP/M to be booted in on reset.
- * Compatibility with either Shugart or PerSci drive buses
- * Compatibilty with IEEE proposed S-100 bus
- * A compatible version of CP/M that supports single- and double-density diskette formats in 128, 256, 512, and 1024 bytes per sector.

1-2 INTRODUCTION

1.1.1 ROM-resident Firmware Overview

The ROM-resident firmware consists of the bootstrap loader and CCS's monitor, the MOSS 2.2 Disk Monitor. The bootstrap loader is designed to read into memory the system loader on the first sector of the system diskette and transfer control to it. The system loader in turn reads in the operating system and disables the monitor ROM, freeing its 2K of memory space. The MOSS 2.2 Disk Monitor provides routines for basic console control and software debugging and is designed to work with CCS's 2810 Z-80 CPU. Both the bootstrap loader and the monitor are described more thoroughly in Chapter 4, "The ROM-resident Firmware."

1.1.2 CCS's Implementation of CP/M

The 2422 is shipped with a compatible version of CP/M. CP/M is organized so that the device-dependent I/O drivers and disk routines are located in the portion of the operating system known as the BIOS (Basic I/O System). The version of CP/M on the diskette shipped with the 2422 contains a modified BIOS, called CCBIOS, which is designed to work with the System 2210. The basic principles and operation of CP/M are described in Digital Research's manual "An Introduction to CP/M Features and Facilities," while CCS's modifications and additions to CP/M are described in CCS's manual "CCS's Controller-Unique Software." Both are in your CP/M binder.

1.2 THE 2422 AND SYSTEM COMPATIBILITY

1.2.1 General

The 2422 is compatible with systems conforming to the IEEE proposed standards for the S-100 bus.

Note that the 2422 does not contain a serial I/O port. In CCS's System 2210, the serial port for the console is located on the CPU. If you do not own a 2810 Z-80 CPU, the console port must be provided by another board in your system.

INTRODUCTION 1-3

1.2.2 Firmware Requirements

The basic system requirements for firmware compatibility are listed below. Since the monitor firmware is designed to work with CCS's 2810 CPU, systems with a 2810 CPU configured as described in Section 3.1 meet requirements 2, 3, and 4 below.

- 1. Both the Monitor and bootstrap loader require that roughly 256 bytes of low RAM (0000h-00FFh) be available on system reset In addition, memory sharing the ROM's address space (F000h-F7FFh) should be capable of being disabled or overlaid when the ROM is being accessed. See Section 3.1 for information on configuring your system memory.
- 2. The ROM-resident firmware requires a Z-80 CPU, since the firmware uses the Z-80 instruction set. The Z-80's instruction set contains 80 more instructions than the 8080's. Most of the Z-80 special instructions are condensations of several 8080 instructions into one instruction; owners of an 8080 CPU could thus expand the Z-80 instructions into their 8080 equivalents should they wish to use the ROM firmware. However, some monitor routines will have to be pared down or eliminated, since an 8080 version of the firmware will require more space. Modifying the firmware involves programming a user-supplied 2716-type ROM with the revised software and replacing the original ROM with the newly-programmed ROM.
- 3. In order for the ROM firmware to be accessed automatically on power-on or reset, you must have a power-on jump circuit somewhere in your system set to force the CPU to address F000h on system reset.
- 4. The console I/O routines in the Monitor firmware are designed to drive the 2810 CPU's serial port. If you do not have a 2810 CPU and wish to use the Monitor, you will have to modify the console driver routines. Section 4.4.3 contains instructions on how to do so. The bootstrap loader does not use the console I/O routines; thus if you use the 2422 in the AUTO BOOT mode (Section 2.1) in which only the bootstrap loader is accessed, the ROM firmware does not need to be modified.

1-4 INTRODUCTION

1.2.3 Operating System Requirements

Your system must meet the following requirements to be compatible with CCS's controller-unique version of CP/M.

- CP/M requires 20K of continuous RAM, starting at 0000H. CCS's distribution version is configured for 20K systems, but can be reconfigured for systems with larger memory: see MOVCPM in the Controller-Unique Software manual.
- 2. The system loader, CCBOOT, contains Z-80 unique instructions and thus requires a Z-80 CPU. Owners of an 8080 CPU must translate the Z-80 instructions into 8080 instructions. CCBOOT also requires a 4 MHz system clock to read double-density system diskettes. CCS's customized BIOS, CCBIOS, is both 8080 and Z-80 compatible.
- 3. Like the firmware console driver routines, the console driver routines in CCBIOS drive the 2810 CPU's serial port. If you are using a different CPU, you must alter the console I/O routines as described in Application Note 1 of the CCS Controller-Unique Software manual.

1.3 DRIVE COMPATIBILITY

1.3.1 General

The 2422 is designed to control soft-sectored floppy disk drives and to be plug-compatible with Shugart-type or PerSci drives. As shipped, the 2422 is configured for Shugart-type drives. The following table lists some of the drives which are compatible with Shugart drives:

=======================================	计图像 经银行 计计算 医阴道性 化二氯甲基甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基
l 8"	5.25" l

Shugart SA800 or 850	Shugart SA400 or SA450
Memorex 550 or 552	MPI 51 or 52
Qume DataTrak 8	MPI 91 or 92
Seimans FDD 100-8 or 200-8	Tandon TM 100
Remex 2000 or 4000	
*****************	**********

Table 1-1 Plug-compatible Drives

INTRODUCTION 1-5

Owners of PerSci drives will have to make the cut-and-jumps described in Sections 2.2.1 through 2.2.6 before the 2422 is plug-compatible with their drives.

All drives contain user options, some of which support daisy-chaining two more drives together. See Section 3.2 on configuring drives.

1.3.2 Firmware/Operating System Requirements

The bootstrap loader/monitor firmware should work with most of the drives listed above, since the basic disk parameters for any read or write operation (track number, single or double-sided drive, etc.) must be specified by the user before each operation. A few drive models, however, may need a faster step rate than specified in the firmware, thus requiring a modification of the firmware (firmware step rates are 30ms for 5.25" drives and 10ms for 8" drives). Refer to Section 4.4.3 for instructions on altering the step rates.

The basic disk parameters in CCS's BIOS are fixed, limiting the type of drives that can be used with the operating system. The basic disk routines in CCS's BIOS are designed for Shugart-type single- or double-sided 8" drives with 77 tracks per side and Shugart-type single-sided 5.25" drives with 35 tracks per diskette. The number of tracks per side for the 8" drives is currently an industry standard; however, the number of tracks on 5.25" drives may vary. Should you own a drive with a different number of tracks, or wish to implement double-sided 5.25" drives, see the Application Notes in the Controller-Unique Software manual.

In addition, the CCS firmware/software also requires that certain drive options be enabled/disabled. Section 3.2 contains general instructions on drive configuration, as well as specific examples.

1.4 DISKETTE COMPATIBILITY

1.4.1 General

The disk controller chip used by the 2422, Western Digital's FD1793, reads and writes diskettes which: 1) conform to the IBM 3740 format for single-density diskettes or to the IBM System 34 format for double-density diskettes; and

1-6 INTRODUCTION

2) contain 128, 256, 512, or 1024 bytes per sector. Although the IBM standards were designed for 8" diskettes only, the 1793 will read 5.25" diskettes whose formats are adapted from the standards. Some minor variations from these standards are allowed; if you will be writing your own software for the 2422, review the format specifications in the 1793 data sheet in Appendix B. Please note that the 1793 cannot read diskettes formatted by the 1771 disk controller chip, although the 1771 can read diskettes formatted by the 1793.

1.4.2 Firmware/Operating System Requirements

The following table shows the diskette formats supported by the ROM-resident firmware:

SIZE DATA DENSITY	BYTES PER SECTOR	SECTORS PER TRACK
=======================================	*************	
5.25 Single	128	18
5.25 Single	J 256 1	10
5.25 Single	512	5 j
5.25 Double	 256	18
5.25 Double	512	10
5.25 Double	1024	5
8.00 Single	1 128	26
8.00 Single	256	15
8.00 Single	§ 512	8
8.00 Double	256	26
8.00 Double	512	15
8.00 Double	1024	, 8 l

Table 1-2 Firmware-compatible Diskette Formats

CCS's version of CP/M additionally supports single-density diskettes formatted in 1024-byte sectors and double-density diskettes formatted in 128-byte sectors. (Refer to Table 2-1 in the manual "CCS's Controller-Unique Software.") The first track (Track 00) of any diskette MUST be formatted in 128-byte, single-density sectors. CCS's utility program CCSINIT automatically formats the first track of any diskette in 128-byte single-density sectors. Note that CCSINIT supports only those formats shown in Table 1-2 above; it does not support the additional formats supported by the operating system.

INTRODUCTION 1-7

1.5 SPECIFICATIONS

DRIVE INTERFACE CHARACTERISTICS

Type Drives: Single- or double-sided 5.25" drives

Single- or double-sided 8" drives

Number of Drives: Four maximum of any type or combination

Drive Bus: 8"--Shugart SA850-type

Reconfigurable for PerSci 277/299

5.25"--Shugart SA450 type

Compatible Disks: Single-density, IBM 3740 format

Double-density, IBM System 34 format 128, 256, 512, 1024 bytes per sector

SYSTEM INTERFACE CHARACTERISTICS

System Bus S-100, compatible with proposed

standards IEEE Task 696.1

Firmware MOSS 2.2 Disk Monitor/Bootstrap Loader

PHYSICAL SPECIFICATIONS

Disk Controller Western Digital's FD1793

Memory 2316-type 2K ROM

Replaceable with a user-programmed 2716

Power Requirements +8 volts @ .800 amps

+16 volts @ .050 amps

Dissipation less than 8 watts

Environmental Ø to 70 degrees Celsius

Ø to 90% noncondensing

CHAPTER 2

USER OPTIONS

The 2422 is shipped from the factory configured for use in a System 2210 with Shugart-type drives. Those users whose system fits this description need only be concerned with the AUTO BOOT option; once they have configured this option, they may turn to Chapter 3. Owners of a System 2210 with PerSci drives will want to read Sections 2.2.1 through 2.2.6 as well.

Sections 2.3.1 through 2.3.7 describe user options designed for compatibility with other systems and software. Figure 2-1 on the following page shows the location of each jumper option and the configuration of the option as shipped from the factory.

2.1 AUTO BOOT OPTION

If you are using the ROM-resident firmware, this jumper allows you to choose whether CP/M will be loaded or the monitor entered on power-on and reset. The 2422 is shipped with a shorting plug on pins 1 and 2. In this configuration, CP/M is booted in directly on power-on or reset; that is, the monitor is not entered first. The BIOS portion of CP/M handles the 2810 serial port's initialization, setting the baud rate to 9.6 Kbaud. Those users who do not own a 2810 CPU will find the Auto Boot mode advantageous: since only the bootstrap loader portion of the ROM will be accessed, the user is freed from the chore of modifying the firmware's console driver routines. However, the BIOS console drivers still must be modified, as described in Application Note 1 of the Controller-Unique Software Manual.




Figure 2-1 Jumper Locations


USER OPTIONS 2-3

If the shorting plug is removed, the monitor will be entered on power-on and reset. CP/M can then be loaded in under monitor control by use of the Boot command. Entering the monitor on reset allows the user to take advantage of the monitor's console port initialization routines which initialize the 2810 serial port's baud rate to the baud rate set by the console device. The console device's baud rate can be set to any baud rate between 2 and 56K baud. The shorting plug can be stored on the board by placing one end on either pin 1 or pin 2 and letting the other end swing free.

2.2 PERSCI DRIVE OPTIONS

Figure 2-2 below illustrates the necessary cut-and-jumps necessary for 2422 to be reconfigured for PerSci drives. Sections 2.2.1 through 2.2.6 describe the options. See Appendix D for the pinouts of the 8" drive bus when reconfigured for PerSci drives.

Figure 2-2 Jumper Configuration for PerSci Drives



2.2.1 Fast Seek

The FAST SEEK option is provided for users with voice coil drives. It allows the user to choose between software-or hardware-enabling of the fast seek mode. Soldering a wire connecting pads 1 and 2 allows you to enable the fast seek mode by writing a Ø to bit 4 of Control Register 2. Soldering a wire connecting pads 2 and 3 permanently enables the fast seek mode. If you are planning to use the ROM-resident firmware or the CCS version of CP/M, the fast seek mode will be enabled only if you set the jumper pads 2 and 3, since the CCS software does not enable the fast seek mode.

2-4 USER OPTIONS

2.2.2 Drive Select 3

PerSci drives use pin 18, the Shugart drives' HEAD LOAD line, for DS3 (Drive Select 3). To enable DS3, cut the trace between Al and A2 and solder a wire between pads A2 and A3.

2.2.3 Drive Select 4

Shugart drives have DS4 (Drive Select 4) on pin 32 of the bus; PerSci drives have it on pin 4. To enable DS4 on pin 4, cut the wire between pads B2 and B3 and solder a wire between pads B1 and B2.

2.2.4 Side Select

The Shugart double-sided drive uses pin 2 of the bus for TG43 (Track greater than 43); the PerSci double-sided drives use it for SIDE SELECT. To enable the SIDE SELECT line for a PerSci double-side drive, cut the trace between pads Cl and C2 and solder a wire between traces C2 and C3. This modification allows the CCS software to support double-sided PerSci drives.

2.2.5 Remote Eject

The Shugart 8" double-sided drive bus uses pin 14 for the output SIDE SELECT, while PerSci drives use it for REMOTE EJECT. To enable REMOTE EJECT for a PerSci drive, cut the trace between pads D2 and D3 and solder a wire between D1 and D2. Once this feature has been installed, writing a 1 to port Ø4H will eject the diskette in the selected drive. CCS software does not support the PerSci remote eject feature.

2.2.6 Seek Complete

Pin 10 of the drive bus is used for the status signal TWO-SIDED by the Shugart double-sided drive and for the status signal SEEK COMPLETE by PerSci drives. To enable SEEK COMPLETE, cut the trace between pads El and E2 and solder a wire between pads E2 and E3.

USER OPTIONS 2-5

2.3 OPTIONS FOR SYSTEM/SOFTWARE COMPATIBILITY

2.3.1 Bank Byte Option

Like CCS's RAM cards, the 2422 Disk Controller can be hardware assigned to one of eight banks, or levels, of 64K, allowing up to eight disk controllers can be used in one system. To assign the 2422 to a bank, wirewrap the BANK BYTE pins which correspond to the bank level to which you want this board assigned. (Some boards may not have wirewrap pins; run a wire between the pads in this case.) For example, jumpering pins DO assigns this board to bank O. Once you have assigned this board to a bank, you can in turn select that bank and enable the board by outputting to port 40 a data byte with a logic 1 in the bit position corresponding to the bank level. For example, the following 2-80 code fragment would activate bank 3 and deactivate all other banks:

LD A,000001000B ;load accumulator with bank control byte OUT 40H,A ;output bank control byte to port 40H

Although the primary purpose of multiple banks is to support multi-users, CCS's single-user system 2210 uses the Bank Select system to simultaneously disable the monitor ROM and enable high RAM (see Section 3.1). To support this function, the BANK BYTE pads should be left open entirely.

2.3.2 Bank Enable Option

The Bank Enable option allows you three methods of using the bank-select system to enable the board. As shipped, the 2422 is hard-wired so that the board comes up enabled on reset or power-on before any bank-selection occurs. Otherwise, the bank-select system functions normally; if a bank the 2422 does not reside in is selected, the 2422 will be disabled. If you cut the trace between pads 2 and 3 of the BANK EN jumper and solder a wire between pads 1 and 2, the 2422 will be disabled after reset or power-on until its bank is selected. If you solder the wire between pads 3 and 4 instead, the 2422 is removed from the bank-select system entirely and is permanently enabled regardless of which bank is selected. Whenever the board is selected, the Bank LED lights.

2-6 USER OPTIONS

2.3.3 ROM Enable Option

The ROM Enable option allows you to choose between two methods of enabling/disabling the bootstrap loader and monitor firmware. If you leave pads 1 and 2 of the ROM ENABLE jumper shorted, the bootstrap loader and monitor are enabled when your system is turned on or reset and disabled when any data byte is output to port 40h. (Because port 40h is the Bank Select Port as well, you must make sure that the 2422 is either permanently bank-enabled or bank-enabled on reset.) This method of disabling the ROM is used by CCS's CP/M loader, CCBOOT. When it is loaded into memory by the bootstrap loader, CCBOOT outputs a 01H to port 40H. This will simultaneously disable the ROM while enabling any RAM assigned to bank 0.

If you cut the trace between pads 1 and 2 and solder a wire between pads 2 and 3, the ROM can then be enabled/disabled entirely through software control. Writing a Ø to bit 1 of Control Register 2 enables it; a 1 disables it.

2.3.4 Partial ROM Option

This option allows the portion of the ROM containing the basic I/O and primitive disk routines used by the monitor to be available after CP/M is loaded in. This portion of the ROM, located at F600h-F7FFh, contains essentially the same basic I/O routines as CCS's customized BIOS, CCBIOS, on the distribution diskette. If you are planning to tailor the CCBIOS to your system, you may wish to have your customized BIOS call some of the routines located in the ROM. This will give you the greater reliability of ROM memory and save some disk space. To allow the basic I/O portion of the ROM to remain in memory after CP/M is loaded in, solder a wire between pads 1 and 2 of the PR EN jumper.

You must leave the basic I/O portion of the ROM disabled if you will be running CP/M in a system with 61K of memory or greater.

USER OPTIONS 2-7

2.3.5 ROM Wait State Option

The on-board ROM has the relatively slow memory access time of 450 nsecs. A CPU running at 4 MHz will not provide the access time needed by the ROM. The 1793 registers, when they are memory mapped, also have slow memory access times. If pads 1 and 2 of the WAIT jumper are left open (factory-configuration), the ROM Wait circuitry is enabled, inserting one Wait state per memory cycle in which either the ROM or the 1793 is selected. If a wire is soldered between pads 1 and 2, the ROM Wait circuitry is disabled.

2.3.6 Memory Map Option

CCS makes available to its 2422 users a control ROM which allows the registers on the 2422 to be memory mapped when the ROM is inserted into the socket for U21. The registers then occupy memory addresses FFF8H-FFFDH. See Appendix A for a more detailed description of the 2422 register addressing. If you plan to use the memory map option, you can enable memory mapping by installing a wire between pads 1 and 2 of the M MAP jumper. The CCS firmware/software does not make use of memory mapping.

2.3.7 Interrupt Options

The interrupt jumpers allow you to tie DRQ and/or INTRQ to either the Interrupt line (INT), the Nonmaskable Interrupt line (NMI), or any of the 8 Vectored Interrupt lines (VIØ-VI7). INTRQ, when active, indicates that a command has been completed and that the 1793 is awaiting a new command. DRQ, when active, indicates that the data buffer either has a byte to be read or requires a new byte to transmit, depending on the nature of the disk operation in progress. Either or both of these lines can be used to generate interrupts and thus request servicing from the processor. To generate VI2 by the active INTRQ, for example, run a bus wire from the INTRQ pad to the VI2 pad and solder it in. CCS firmware/software does not make use of the Interrupt lines.

CHAPTER 3

INSTALLATION AND OPERATION

3.1 SYSTEM CONFIGURATION

In order for the ROM-resident firmware to work as described in Chapter 4 or for CP/M to be loaded properly, you must set up your system as follows:

- 1. Set your system's power-on jump circuit to force the CPU to jump to location FØØØh when you turn your system on or reset it. If you own a 2810 Z-80 CPU, you must set the JMP EN jumper to ON and set the JUMP ADDRESS SEL jumpers JAO-JAll to 0 and JAl2-JAl5 to 1.
- 2. Ensure that any RAM sharing the ROM's memory space cannot be accessed while the firmware is being accessed. You may use the 2422's PHANTOM output to do so if your RAM responds to the signal. Or, if your RAM uses the same bank select system as the 2422, you can configure your RAM such that the memory block sharing the ROM's memory space is bank-disabled on power-on or reset. By assigning the block to bank Ø, you can ensure it will be enabled at the same time the system loader, CCBOOT, disables the ROM by outputting ØlH to port 4ØH. On the 2Ø65 this method of enabling/disabling the RAM can be accomplished by setting the BLOCK SEL jumper for Block 4 to BE, the BANK PORT ADDRESS jumpers A7-AØ to Ø1000000, and selecting DØ of the BANK BYTE SEL jumpers.

Note that if you wish to keep the basic I/O portion of the ROM enabled after CP/M is loaded, you have to use the PHANTOM output to disable the RAM sharing its memory space.

3. Ensure that at least 256 bytes of low RAM are enabled on reset; since CP/M requires at least 20K of continuous RAM, it would be wise to enable all RAM except that which directly conflicts the ROM. On the 2065 this would involve setting the BLOCK SEL jumpers for Blocks 1, 2, and 3 to ME (the bank-independent position).

If you own a 2810 Z-80 CPU, you must also do the following:

- 1. Set the SERIAL ADDRESS SELECT jumpers to 20H and the SER EN jumper to ON.
- 2. Disable the CPU's monitor ROM (ROM EN=OFF) when you are running CP/M in a 60K or greater system.

3.2 DRIVE CONFIGURATION

All drives come with customer-configurable options, usually realized in the form of Berg jumpers or programmable shunts on the PC board. If you are planning to use only one mini drive, it can usually remain as configured by the factory. If you are using an 8" drive or more than one of the same size drive, you'll need to reconfigure your drives. The following two sections give general rules regarding the configuration of 8" and mini drives and give explicit configuration instructions for a few models of each size drive. Some of the models have gone through several revisions since they were first introduced; as result the setup instructions will not always be the same for two drives of the same model. If you have questions, contact your drive manufacturer.

3.2.1 8" Drive Configuration

The following general rules apply to all 8" drives:

1. The 2422 firmware/software requires that a drive be able to perform seeks without its head loaded. To enable a drive to do so, you must make its stepper circuitry dependent on DRIVE SELECT and independent of HEAD LOAD. In some cases DRIVE SELECT is terminated with HEAD LOAD; since this option separates DRIVE SELECT from the HEAD LOAD termination, DRIVE SELECT will need to be separately terminated.

- Some drives can be configured for either hard-sectored and soft-sectored diskettes. Select soft-sectored.
- 3. Two-sided drives should be optioned out so that the disk side is selected by the SIDE SELECT signal. This is the standard drive configuration. In addition, the 2422 software requires the TWO-SIDED status signal be enabled.

If you are daisy-chaining two or more drives:

- 4. You must make sure that the common active lines are terminated in the last drive on the cable only. This may involve shorting traces, or removing jumper plugs or resistor packs: see your drive manual.
- 5. You must also enable the appropriate Drive Select line to each drive, usually accomplished by moving a jumper plug. These are four Drive Select lines available, allowing each of four drives to be independently selected. Many drives also allow the option of chaining up to eight drives together; the 2422 does not support this option.
- 6. To avoid electrical noise and improve disk access speed, we recommend you make the Head Load signal independent of the Drive Select signal, if your drive gives you the option. This will cause all the drives to load at the same time and stay loaded for the duration of a read/write operation. Since all heads load, you also want to make the Activity LED on the drive's front panel independent of HEAD LOAD and dependent on DRIVE SELECT only.

Most drives offer additional options to the ones mentioned above. These should be left in the factory configuration.

3.2.2 Examples of 8" Drive Configuration

Below are specific instructions on configuring selected drives so that they conform to rules 1 through 6 above.

SHUGART SA800

- Plug traces DS and C. Remove plug from B and HL. Terminate DRIVE SELECT by plugging T2.
- 2. Close 800; open 801.
- 3. Not Applicable: the SA800 is a one-sided drive.

For daisy-chaining more two or more drives:

- Plug T1, T3, T4, T5, T6 in the last drive on the bus interface only. Leave these pins open on all other drives on the bus.
- Plug one of the following Drive Select pins: DS1, DS2, DS3, or DS4. Pads DDS, D1, D2, and D4 should be left unnconnected.
- 6. Close A, X, and Z. Open Y.

SHUGART SA850/851, REMEX RFD2000/2001, REMEX RFD4000/4001, MEMOREX 550/552, QUME DATATRAK 8

- Cut traces B and HL on the drive's programmable shunt. Leave the traces Z, A, X, I, and R on the shunt shorted. Plug DS and C.
- 2. Plug the following traces in the following drives: 850 (Shugart); 4000 (Remex 4000); 2000 (Remex 2000); SSE (Memorex). Leave open: 851 (Shugart); 4001 (Remex 4000); 2001 (Remex 2001); HSE and HSI (Memorex). Cut S on the Shugart and Remex programmable shunts. The Qume drive does not have a hard sector option.
- 3. In the double-sided drives, short 2S and S2 to enable the signals TWO-SIDED and SIDE SELECT. Leave open S1, S3, 1B, 2B, 3B, and 4B (or alternatively, B1-B4).

For more than one drive:

- 4. Remove the terminating resistor pack in all drives except the drive that is electrically last on the cable. (At location 3H in our Shugart, 7A in our Remex, and 2F in our Memorex.) The Qume has two resistor packs that need to be removed: 1TM and 2TM.
- 5. Jumper only one of the following: DS1, DS2, DS3, or DS4 (located by J1). Leave DD in the Shugart and Memorex plugged. On drives that allow up to eight drives in a daisy chain, pins DDS, D1, D2, and D4 should be left unconnected.
- 6. Open Y.

SIEMENS FDD 100-8 and 200-8

1. Remove the vertical jumper between G pads and place a horizontal jumper between the H pads.

- Leave SS shorted and HS open. (Both jumpers are located by 2C.)
- 3. For the 200-8, make sure that a jumper exists between the horizontal 7 pads and that the vertical 8 pads are open. The Side Sel pads 3-0 should remain open.

For daisy-chaining two or more drives:

- 4. Remove terminating resistor on all drives but the last on the bus interface.
- Plug one of the following RAD SEL (Radial Select) pins: Ø,
 1, 2, 3. These pins correspond to the DS1, DS2, DS3, DS4
 on other drives. Leave the Binary Select pins Ø-7 open.
- 6. Remove the wire jumper between the vestical L pads and install a wire on the horizontal J pads. For the activity LED to light on Drive Select, leave U and S of the ACT LED pins plugged and R and H open.

3.2.3 Configuring 5.25" Drives

5.25" drives tend to be more standardized and simpler to configure than the 8" drives. If you plan to use only one 5.25" drive, you can plug it in as is. If plan to use more than one, configure them as follows:

- 1. Make sure the common lines are terminated in the last drive only. In most, if not all 5.25" drives, this involves removing the terminating resistor pack from its socket in all but the last drive.
- 2. If given a choice between loading the head on DRIVE SELECT or MOTOR ON, choose DRIVE SELECT. Most drives come configured for DRIVE SELECT; however, since in some cases choosing between the two option involves moving a programmable shunt up or down one position, ensure the right option is selected before you make any cuts on the shunt. Shugart's double-sided drive gives the option of having the drive motor activated by MOTOR ON alone or either MOTOR ON or DRIVE SELECT. Other double-sided drives may do the same. Select MOTOR ON alone.
- 3. Select the multiplexing option. In most 5.25" drives this involves cutting a trace marked MUX on a shunt. Select

one of the Drive Select lines by leaving the chosen Drive Select line shorted and opening the others. Some 5.25" drives may have only three Drive Select lines (usually labeled DS1, DS2, and DS3); others have four (DS1-DS4 or DS0-DS3).

3.2.4 Examples of 5.25" Drive Configuration

Below are some specific instructions on configuring selected 5.25" drives so that they conform to rules 1 through 3 above.

SHUGART SA400

- Remove the terminating resistor pack from all drives but the one electrically last on the cable. Some older drives do not have a socketed resistor pack; on these drives you cut the terminating traces on a shunt in each drive except the last on the cable.)
- 2. Leave HS (or HL) on the shunt shorted; make sure HM is open. (Some older models do not give the user the option of loading the head on MOTOR ON, and thus do not have these jumper options.)
- 3. Cut MX on the shunt. (On some older drives, the MX option is not located on the shunt, but is simply a trace to be cut on the board.) Leave one of the DS1, DS2, DS3 traces on the shunt shorted; cut the others.

MPI 51/52 AND TANDON TM 100

- Remove the terminating resistor packs on all drives but the last on the bus interface.
- 2. On the MPI and Tandon drives all configuring is done on a programmable shunt. Leave HS (Head load on Select) shorted; open HM (Head load on Motor On).
- 3. Cut MUX (or MX) and three of the Drive Select lines (DS1-DS4 or DS0-DS3). Only the Drive Select line that you want to select the drive should remain shorted.

SA450

- Remove resistor pack 3D from all drives but the last on the interface.
- Move the programmable shunt over one position in its socket so that MM is shorted. This causes the motor to the drive to be turned on only when the signal MOTOR ON goes low.
- 3. Cut MX on the programmable shunt; leave only one of the Drive Select lines (DS1, DS2, DS3, DS4) shorted.

3.3 INSTALLATION

The cable assemblies needed to connect the 2422 with your drives are not not supplied with the 2422. For the 5.25" drives and the 8" drives you need 34 and 50 conducter flat-ribbon cables, respectively. The connectors you need are as follows:

Mating Connectors for the 2422:

5.25" drives (J1) = Ansley #609-3430 or equivalent 8" drives (J2) = Ansley #609-5030 or equivalent

Back Panel Connectors:

5.25" drives = Ansley #609-3416 or equivalent 8" drives = Ansley #609-5016 or equivalent

Mating Connectors for Back Panel:

5.25" drives = Ansley #609-3430 or equivalent 8" drives = Ansley #609-5030 or equivalent

Mating Connectors to the Drive P. C. Board:

5.25" drives = Ansley #609-5015M or equivalent 8" drives = Ansley #609-3415M or equivalent

If you assemble your own cables, be sure that the pin 1 strip of the cable (usually marked by an outside colored stripe) matches pin 1 of all the connectors. When installing the cables, be certain to match pin 1's on the connectors.

3.4 OPERATION

3.4.1 Bringing Up the System

The following operation instructions apply only if you are using the 2422 in its standard configuration with a 2810 Z-80 CPU, the Monitor ROM firmware, and the distribution version of CP/M.

After properly configuring and installing the 2422, power on the system. If you have the AUTO BOOT jumper set to ON and your terminal set for 9600 Kbaud, the CP/M sign-on message should appear on your screen, followed by the CP/M prompt. You may then use the operating system as described in the CP/M manual, "An Introduction to CP/M Features and Facilities."

If you have the Auto Boot jumper set to OFF, hit the return key three times. The system should respond with the MOSS 2.2 Monitor sign-on message

MOSS VERS 2.2

followed by the monitor prompt, a dash.

You may then use the monitor commands as described in Chapter 4 or you may boot in CP/M by typing in a "B" next to the monitor prompt.

3.4.2 Tips on Diskette Use

- Do not touch or clean the recording surface of the diskette. Return the diskette to its protective jacket when it is not in use.
- 2. Do not expose diskettes to magnetic fields, heat, or direct sunlight. Write on the jacket cover with felt-tipped pen only. Pencil or ball-point pen can ruin the diskette.
- 3. Power on your system BEFORE inserting a diskette; power it down AFTER removing all diskettes. You risk damaging a diskette if you turn system power on and off while the diskette is in a drive.

- 4. Keep backup diskettes of ALL important data. Use backup diskettes cautiously; if the original diskette appears to be bad, don't assume the problem will disappear when you use the backup diskette. If the hardware is malfunctioning, you may lose your backup diskette as well. Test your system with diagnostic software or a scratch diskette before you use the backup diskette.
- 5. Many diskettes have a write-protect notch. To write-protect an 8" diskette (i.e., to allow the diskette to be read but not written to), leave the notch uncovered. To allow writing to the diskette, fold the tab provided with the diskette over the notch so that it completely the notch. For 5.25" diskettes, the instructions are exactly the opposite.
- 6. Some double-sided diskettes have two holes in iackets near the center hole and opposite the write-protect notch. The drive senses whether diskette is being used as a one-sided diskette or a double-sided diskette by which hole is covered. write-protect tab to cover the outside hole when using the diskette as a single-sided diskette; cover the inside hole when using it as a doubled-sided diskette. See Figure 3-1 below.




Figure 3-1 Two-holed Double-sided Diskettes

Note: Some models of the Shugart 850 may require both holes of a double-sided diskette to be uncovered when it is used as a double-sided diskette.

CHAPTER 4

THE 2422 ROM RESIDENT FIRMWARE

This chapter contains a description of the bootstrap loader and the MOSS 2.2 Disk Monitor. It serves two purposes: 1) to give the background information needed by a user who wishes to modify the firmware; 2) to describe how to use the monitor. Those users who will not be modifying the firmware may wish to skip the first several sections and begin with Section 4.6.

4.1 COLD-START ENTRY

If you set a The cold-start entry point is F000h. power-on jump circuit to this address, the CPU will jump to the cold-start entry point when your system is turned on or The cold-start initialization routine loads the low RAM locations called to by the Z-80 restart commands with jump vectors to the restart error message. It then finds the highest active RAM address and locates the monitor stack work space below it. Next it checks the state of the Auto Boot bit (determined by the configuration of the AUTO BOOT option) in Status Register 1; if the Auto boot bit is \emptyset the initialization routine passes control to the bootstrap loader, which then loads in CP/M as described in Section 4.4 below. The monitor work space is overwritten as CP/M is loaded in. If the Auto Boot bit is 1, the initialization routine continues, waiting for a series of carriage returns from the console device. It uses the carriage returns to synchronize the baud rate of the 2810 CPU's serial port to the baud rate of the console device. When it has done so, it turns control over to the monitor executive.

4.2 PAGE Ø RAM USED BY FIRMWARE

The following locations in page Ø memory are used by the disk controller firmware. Except where noted, these locations should be reserved exclusively for the firmware's use.

	: # # # # # # # # # # # # # # # # # # #			
ADDRESS	CONTENTS			
0000h-0002h	These locations contain the warm start vector for the monitor. When CP/M is loaded, they are overwritten by CP/M's warm start vector.			
ØØØ3h	This location contains the Intel Standard IOBYTE loaded during cold start initialization and used by the monitor's basic I/O routines (see Section 4.4.2).			
0008h-000Ah 0010h-0012h 0018h-001Ah 0020h-0022h 0028h-002Ah 0030h-0032h 0038h-003Ah	Called by the Z-80 restart commands, these locations are loaded with jump vectors to the restart error routine (Section 4.6.4) during cold-start initialization. They can be overwritten by valid restart routines. Locations 0008h - 000Ah are also used for breakpoint processing by the monitor GO command.			
ØØ4Øh-ØØ53h	Containing disk parameters used by the monitor and bootstrap loader disk routines, these locations are described in more detail in Section 4.3.3.			
ØØ8Øh-Ø17Fh	These locations form a temporary buffer for the Loader program, CCBOOT, read in from disk.			
Table	4-1 Low RAM Locations Used by Firmware			

4.3 THE FIRMWARE DISK ROUTINES

The primitive disk routines used by the monitor and the bootstrap loader are designed to read or write disks which conform to the IBM 3740 and System 34 standards for soft-sectored diskette format. Although strictly speaking these standards apply to 8" diskettes only, they can be adapted for 5.25" diskettes. Since the primitive disk routines are designed for diskettes conforming to the IBM format standards, it might be helpful if we discuss diskette format in general and the IBM standards in particular.

4.3.1 Diskette Format

Track numbering on a diskette begins at its circumference with Track 00 and proceeds toward the center; thus the innermost track on an 8" diskette with the standard 77 tracks is Track 76. Each track on side 0 of a double-sided diskette has an associated track on side 1; these track-pairs are often called cylinders. Unlike track numbering, sector numbering starts with 1, the number given to the first sector immediately following the index pulse. The number of sectors on a track is dependent on disk size, data density, and number of bytes per sector.

The IBM 3740 standard for single-density diskettes allows sector sizes of 128, 256, and 512 bytes; the System 34 standard for double-density diskettes allow sectors sizes of 256, 512, and 1024 bytes. (The 1793 can format single-density diskettes in 1024-byte sectors and double-density diskettes in 128-byte sectors as well, but those additional sector sizes have no practical advantage.) Before each sector is an unique address or ID field identifying the track number, diskette side, sector number, and sector size. In addition, the fields and data fields must be separated by gaps and sync fields of a minimum length per sector. Figure A-1 of Appendix A illustrates the IBM 3740 format standard for single-density The 1793 adds an additional constraint in 8" diskettes. diskette format: it expects gaps to consist of minimum number of FFh bytes, followed by several bytes of ØØh. Diskettes formatted by a 1771 disk controller chip do not meet the 1793's requirements. Thus the 1793 cannot read such diskettes. (The 1771 can, however, read disks formatted by the 1793.)

4.3.2 Description of the Disk Routines

The firmware contains two routines for sector reads and writes: DREAD and DWRITE. The bootstrap loader calls DREAD for reading the first two sectors of Track 00; the monitor Read and Write commands use both routines. DREAD and DWRITE both transfer one sector at a time and automatically determine disk size, sector size, and density format if the disk has not been accessed before. They conform to the CP/M calling conventions and return a 0 in the A register if the disk operation was successful and a non-zero if it was not successful after ten tries. Both routines reside in the upper 1/2K of ROM which can remain enabled after CP/M is loaded in (PR EN option--Section 2.3.4). Thus they can be called to from a user's BIOS. The entry point for DREAD is F6EAh; for DWRITE, F6EBh.

4.3.3 Disk Parameters for Disk Operations

DREAD and DWRITE use locations 0040h-0053h to store the disk parameters they need. Below are the definitions and addresses of some of the more important disk parameters:

3#55555555	*******	
Address N	Name	Description
========		
øø4øh i	DISKNO	Stores the number of the currently-selected drive: 0, 1, 2, or 3.
9941h 7	rack	Stores the number of the current track.
ØØ42h S	SECTOR	Stores the number of the current sector.
ØØ43h S	SIDE	Stores the byte written to Control Register 2 to select disk side. (DØh = side 0; 9 $\%$ h = side 1)
ØØ45h 1	TWOSID	Stores Ø if the disk in the currently- selected drive is one-sided; l if it is two-sided.
ØØ4Ah C	CUNIT	Stores the byte last written to Control Register 1, giving information on the currently-selected drive unit.
ØØ4Ch H	istbuf	Stores the starting address in memory for disk transfers to and from memory.
ØØ4Eh- I	DSV	Stores the ID field information from
ØØ53h		the diskette in the current drive.

Table 4-2 Disk Parameters

4.4 THE MONITOR'S I/O ROUTINES

The monitor's basic I/O routines are essentially the same as those used by CCBIOS, CCS's customized BIOS. They are designed for a system using CCS's 2810 Z-80 CPU, configured as described in Section 3.1. As with the primitive disk routines, they reside in the last 1/2K of the ROM, allowing them to be available after CP/M is loaded, should you choose the PR EN (Partion ROM Enable) option. Section 4.4.3 below contains information on tailoring this portion of the ROM if you are using a system with a different CPU or wish to provide driver routines for other peripherals, such as a printer.

4.4.1 The IOBYTE

The basic I/O routines in this portion of the ROM implement the IOBYTE function, as developed in the Intel MDS system and as used by CP/M. The IOBYTE function divides peripherals into four categories according to type: Console, typically a teletype or a CRT; Reader, a paper tape reading device; Punch, a paper tape punching device; and List, a hard-copy printing device. At any given time, one of four physical devices can be assigned to each of the logical device categories. Table 4-3 below lists the allowable physical devices in each logical device category.

		######################################			
Logical	Device	Physical Device			
Console		Teletype CRT Batch Mode (input from logical reader;			
		output to logical list) User Console #1			
1		Oper Coupore 41			
Reader		Teletype ! Paper Tape Reader ! User Reader #1 ! User Reader #2			
Punch		Teletype High speed paper tape punch User punch #1 User punch #2			
List 		Teletype High speed line printer (CRT in CP/M) User list #1 (High speed line printer in CP/M) User list #2 (User list #1 in CP/M)			

Table 4-3 Physical-to-Logical Device Assignments

The current physical-to-logical device assignments are stored in the IOBYTE at location 0003h. The IOBYTE can be altered through the MOSS monitor Assign Command or the CP/M STAT command. When an I/O routine involving a logical category is called, the routine loads the IOBYTE, using it to determine the currently assigned physical device, and then jumps to the driver routine called by the physical device assignment. In each logical category, the firmware provides provides driver routines only for the Teletype assignment,

which is the default assignment. These routines are designed to drive the serial port on the 2810 CPU. Please note that the physical assignment names do not have to accurately describe the actual peripheral used; the actual physical device driven by the teletype assignment routines could easily be a CRT. The driver routines associated with the remaining physical device assignments are set equal to the I/O error routine. Thus if an unsupported physical device is assigned to a logical device, the I/O error message will be displayed and control returned to the monitor whenever an I/O operation involving the logical device is attempted.

4.4.2 The Basic I/O Routines

The user may call the following basic I/O routines from his own programs while in the monitor or from his own customized BIOS if the PR EN option is enabled.

=	======	****	
ļ	Name	Address	Description
=	======		
ł	CI	F646	Console Input
- }	*CONI	F68F	Console Input, strips ASCII parity bit
1	*co	F6ØØ	Console Output
1	*CSTS	F623	Console Status Input
1	*LO	F61Ø	List Output
- 1	*LSTAT	F669	List Status Input
j	*RI	F656	Paper Tape Reader Input
İ	*PO	F67C	Papar Tape Punch Output
ļ	PRTWA	F698	Prints ASCII string on console. The
ŀ			string must be terminated by bit 7 set
-			in the last character.
Ì	PRTWD	F695	Same as above, only does carriage
-			return, line feed first.
ĺ	CRLF	F6A9	Generates carriage return, line feed
ĺ			sequence to start new line on console

Table 4-4 The Basic I/O Routines

The starred routines are CP/M compatible routines, basically the the same as the following routines used in CCBIOS: CONIN, CONOUT, CONST, LIST, LISTST, READER, and PUNCH. They perform the basic IOBYTE handling as described above. Again, actual driver routines exist only for the teletype assignment for each logical category. These driver routines conform to the CP/M calling conventions, passing the data in the C register for any output and in the A register for any input. PRTWA, PRTWD, and CRLF are not routines used by a CP/M BIOS; however,

they are useful routines which are available as long as the Basic I/O portion of the ROM is accessible. CI is an alternative console input routine which does not strip the parity bit.

4.4.3 Customizing the Basic I/O Routines

As mentioned before, only the teletype physical device assignment is supported by the firmware. The teletype drivers are designed to drive the console port on the 2810 Z-80 CPU. Should you wish modify the console drivers to work with another console port, you will thus have to modify the teletype driver routines (TTST, TTYIN, TTOST, and TTYOUT) routines in the source code. Since the teletype device is the default console device, you need also to change the console initialization code.

To add a peripheral device, you generally need only to replace the equate to IOER in the physical device drivers with valid driver code. The equates for additional peripheral devices are on page C-24 of the firmware listing in Appendix C. Should you wish to add a printer, for example, that is selected by the high speed line printer assignment, you would change the equates

LPRT: EQU IOER ;UNASSIGNED LINE PRINTER LPRST: EQU IOER ;UNASSIGNED LINE PRINTER STATUS

to driver code while preserving the routines' names. Only if you wish your printer to be selected by the default teletype assignment is it necessary to alter the basic I/O routines themselves. In that case, the basic I/O routines LO and LSTAT should be modified so that the jumps to TTYOUT and TTOST which are made when the teletype device is selected are replaced with jumps to user-named and user-written printer output and status routines. Note that in the case of the Punch and Reader devices, there are no basic I/O status routines. The necessary status routines must be called by the input or output drivers.

The firmware may also be modified for different drive step rates. Currently, the step rates are 30ms for 5.25" drives and 10ms for 8" drives. To change the step rates, modify the following fragment of code (page C-27 the firmware listing) as indicated:

SET1: RAL D, STPRAT ; SET THE INITIAL STEP RATE LXI MVI A,3 ;TO SLOWEST POSSIBLE (replace 3 with Ø for 6ms step rate 1 for 12ms step rate 2 for 20ms step rate) M,A MOV MVI A.2 ;SET MAXI STEP RATE {replace 2 with Ø for 3ms step rate 1 for 6ms step rate 3 for 15ms step rate)

The method of modifying the firmware so far described involves programming a user-supplied 2716 EPROM with the modified code and replacing the CCS ROM with it. It is also possible, however, to modify the firmware using memory overlay techniques. Since the 2422 generates, but does not receive, the PHANTOM signal, its ROM has to be moved to the CPU board. There the selected portions of the firmware can be overlaid by a peripheral board generating the PHANTOM signal. For example, instead of replacing the equates LPRT and LPRST with drive code, the jump instructions to LPRT and LPRST routines in the basic I/O routines LO and LSTAT can be overlaid with jump instructions to printer driver routines in the peripheral board's ROM.

4.5 THE BOOTSTRAP LOADER

The bootstrap loader, when entered at F55Eh, reads in at locations 80h through 17Fh the contents of the first two sectors of track 00, side 0 of the disk in drive A and then transfers control to location 80h. These sectors should contain a loader program, such as CCBOOT on the distribution system diskette, that loads the system tracks (tracks 00 and Øl in an 8" diskette; tracks ØØ, Øl, and Ø2 in a 5.25" diskette) into memory and transfers control to CP/M. addition. Track 00 of the disk must be formatted in 128-byte single-density sectors. If the bootstrap loader encounters an error, it jumps to the Disk Error routine in the monitor portion of the ROM. If are booting CP/M in from the monitor so that the 2810 CPU's serial port is initialized (AUTO BOOT shorting plug removed), you will receive the Disk Error message as described in Section 4.5.5 and control will be returned to the monitor. If you are booting in CP/M directly on system power-on or reset (AUTO BOOT shorting plug in place), your system will "hang." When it is finished reading in the Loader program, the bootstrap loader leaves some disk parameters in memory:

	12622222222222222222222222222222222222	==
NAME	VALUE	- 1
	: <u>####################################</u>	==
DISKNO	Ø	ļ
SIDE	Ø	ļ
i track	ØØ	ı
SECTOR	3	1
CUNIT	21 for a single-density mini diskette	į
	31 for a single-density 8" diskette	ļ
i .	61 for a double-density mini diskette	- 1
IDSV + 3	00 if diskette sector size is 128	Ţ
1	Øl if diskette sector size is 256	- 1
	<pre>Ø2 if diskette sector size is 512</pre>	ŀ
	Ø3 if diskette sector size is 1024	1
=======================================		##

Table 4-5 Disk Parameters after Boot

After it is loaded, the CCBOOT outputs hex Øl to port 40h. If pins 2 and 3 of the ROM ENABLE jumper have been shorted, this simultaneously disables the bootstrap and monitor firmware and enables any RAM assigned to bank Ø and with a bank select port of 40h.

4.6 THE MONITOR

CCS's MOSS 2.2 Disk Monitor is designed to allow you to control a system using a 2810 Z-80 CPU from the console keyboard. It allows you to display a block of memory in hex and ASCII, to move, change, and verify memory, and to transfer control to a program in memory with breakpoints set. You can also input or output a data byte to or from any I/O port and command the monitor to read and write floppy disks.

For the MOSS 2.2 Monitor to work exactly as described below, your 2422 Disk Controller board and 2810 Z-80 CPU must be configured as described in Chapters 2 and 3.

4.6.1 The Monitor's Memory Space

In addition to the memory the ROM occupies (F000h-F800h) and the page 0 addresses specified in Section 4.2, the monitor requires some high RAM locations for the system stack and temporary storage area. The monitor scans the available memory until it finds the highest active RAM address and then counts down 56 bytes to store the breakpoints, registers, and register restoring routine. It locates the system stack below that: you should reserve at least 88 bytes of high RAM memory for the monitor's use.

4.6.2 Bringing up the Monitor

To enter the monitor, turn your system on or reset it. If the AUTO BOOT shorting plug has been removed, this results automatically in a cold-start entry into the monitor. Set your terminal to the baud rate at which you wish to operate. You have a choice of any baud rate between 2 and 56K baud. Hit the carriage return key until the monitor responds with

MOSS VERS 2.2

The maximum number of carriage returns needed before the monitor responds is three. This series of carriage returns allows the baud rate of the 2810's serial port to be initialized to your console baud rate. When the monitor prompt appears, you may start entering commands.

4.6.3 Monitor Command Format

The MOSS Monitor commands must conform to a specific format. The general form is

-Cel e2 e3

where - is the prompt, C is the command character and el-e3 are the address and data entries, if any. The essential parts of a command are as follows:

THE COMMAND CHARACTER: The monitor is controlled by one-character commands entered from the keyboard in response to the monitor prompt, a dash (-). No space is allowed between the prompt and the command character.

ADDRESS AND DATA ENTRIES: The general form for an address is a four digit hex number; for a data byte, a two digit hex number. Leading zeros need not be entered; the monitor will supply them. No space is allowed between the command character and the first address or data entry. Subsequent entries must be separated by a delimiter. The monitor looks at only the last four address characters or last two data characters before a delimiter. So if you make a mistake while typing an entry, keep typing until the last two or four characters are correct, depending on whether it is an address or data entry.

DELIMITERS: The MOSS Monitor recognizes three delimiters: a carriage return [CR], a space, or a comma. A carriage return indicates to the monitor that the current command is complete and should be executed. Either a space or a comma can mark the end of an address or data entry. In our command examples we will generally use a space as a delimiter, unless a comma makes the command form clearer. Please note, however, that you can use the space and the comma interchangeably. In certain commands a space or a comma can also be interchanged with a carriage return. These are commands for which the Monitor expects a fixed number of entries (and hence delimiters) following the command character.

SAMPLE COMMAND

The following commands to display the block of memory ØFFBh to 100Ah are all equivalent. Although the spacing is not free-form, some variety in the command form is allowed. Note that the display command requires two and only two address parameters, so that the last delimiter can be a comma or a space as well as a carriage return.

- -DØFFB 100A[CR]
- -DFFB, 100A,
- -DFFB, 100A[CR]
- -DFFB 100A[space]
- -DØEFØØFFB, 100A[space]

.6.4 Error Messages

The MOSS monitor detects four types of error conditions and responds with a different error message for each. They see as follows:

COMMAND ERROR: Should you make an invalid entry, the command will be aborted, a warm boot of the system will occur, and the error message

????

will be printed, followed by the monitor prompt.

I/O ASSIGNMENT ERROR: As described in Section 4.6.5.1, the Assign command allows you to assign a physical device to a logical peripheral category. When an I/O routine involving the logical category is called, the CPU will jump to the driver routine indicated by the physical assignment. If there is no driver routine, it will jump instead to the I/O Assignment Error routine. This routine sets the IOBYTE to its default value, outputs the error message

I/O ERR

and does a warm boot of the system.

RESTART ERROR: During cold-start initialization, jump-vectors to a restart error message are loaded in the memory locations called by the Z-80 restart instructions. This prevents a jump to a restart address without code. A restart error causes the display of the message

RST ERR

and a warm boot of the system.

DISK ERROR: The monitor, when executing the Read, Write, or Boot commands, will output the following error message and status information if it is unable to execute the command:

DSK ERR U XX T XX S XX C XX E XX

The first three hex bytes identify which physical record the monitor was unable to read or write. U gives the unit or drive number $(\emptyset-3)$, T the track number, and S the sector number of the record where the error occured. C and E give the operation status at the time of the error. They reflect the contents of two of the 1793's internal registers: C shows the last command loaded in the Command register; E gives the contents of the Status register. See the 1793 data sheet for a description of these registers' contents.

4.6.5 The Monitor Commands

4.6.5.1 Assign (A)

The Assign command supports the IOBYTE function described in Section 4.4.1. It allows you to change the physical-to-logical device assignments and thus choose the peripherals you wish to work with while in the monitor. To assign a physical device to a logical device category, enter

-Ax

where x equals either C,R,P, or L, the logical device codes. If you enter a character other than these four, the computer will return with ???? and another prompt. If you enter a valid logical device code, the computer will return immediately with the prompt. Enter the physical device code following the prompt. Should you enter a delimiter only or a nonvalid device code, the device assignment will default to the previous assignment. Table 4-6 below summarizes the physical and logical device codes. Refer to Table 4-3 for the allowable physical device assignments for each logical device.

LOGICAL DEVICE PH	HYSICAL DEVICE
Reader=R CI Punch=P Ba List=L Pa Hi Us	eletype=T RT=C Atch Mode=B Aper Tape Reader=P Aper Tape Punch=P Agh Speed Line Printer=L Ser Device #1=1

Table 4-6 Assign Command Codes

EXAMPLE:

Entering

-AR-P

assigns a high speed paper tape reader to the Reader logical device category.

Since the firmware contains driver routines only for the teletype assignment, you should receive the I/O error message if you attempt I/O operations with any other physical device without having altered the firmware first.

4.6.5.2 Boot (B)

The Boot command allows you to load in ${\sf CP/M}$ from disk under console control. Entering

-B

causes the bootstrap loader to load CP/M in from the disk in drive A and control to be transferred from the monitor to CP/M. When CP/M is loaded, the CP/M sign on message will appear, followed by the CP/M prompt. Should the bootstrap loader be unable to read in the first two sectors on Track $\emptyset\emptyset$, it will respond with the Disk Error message.

4.6.5.3 Display (D)

This command allows you to display the contents of a specified block of memory. The general form for the command is

-Ds f

where s and f are the start and finish addresses, respectively, of the memory block.

The resulting display divides the memory into 16 bytes per line. Each line begins with the starting address of the 16 byte block, followed by the hex contents and their ASCII equivalents. The contents of addresses with the same last hex digit are aligned in vertical columns. Periods represent data for which there are no ASCII equivalents. As the display fills the screen, it automatically scrolls up. To freeze the display, type a control-S. To start it again, hit any key on

the keyboard. Should you wish to escape from the display mode, hitting any key on the keyboard will abort the routine and return control to the monitor.

Example:

-DF453,F4C8

```
##B-te)"..e)

E1 08 D9 D1 C1 F1 E1 F9 00 21 00 00 C3

a,YQAqay,!..C

``

## 4.6.5.4 Fill (F)

The fill command allows you to fill a block of memory with a specified constant. The general command form is

#### -Fs f c

where s and f are the start and finish addresses of the memory block and c is the constant in hexidecimal.

## Example:

Entering

## -F1ØAA 1ØBB 1

fills the memory block 1@AAh to 1@BBh with the constant 1.

## 4.6.5.5 Goto (G)

The G command allows you to transfer control from the monitor to another program. It allows you to specify the entry address and to set up to two breakpoints for returning control to the monitor. When the monitor encounters a breakpoint, it saves the contents of the Z-80 registers in the system's temporary storage and outputs to the console device an asterisk followed by the address after the break. It then returns the prompt. You can use the Examine Register command (X) at this time to examine or change the saved registers.

The general form for the G command is

-Gs b1 b2

where s is the start or entry address, and b1 and b2 are the addresses of the breakpoints. There are many allowed variations on this command, however, which makes it a powerful and convenient command. You have the option of establishing  $\emptyset$ , 1, or 2 breakpoints: simply enter a carriage return [cr] when you have established the number of breakpoints you wish. If you enter the maximum, two, a delimiter (a comma or space) is all that is necessary to begin command execution.

You may also begin execution of the program at the PC address saved in the register storage area. Thus you can return control to the address where the program stopped when it encountered a breakpoint, or to the address you have loaded in the saved PC register through the Examine Register command. Note that since all breakpoints are cleared when any breakpoint is encountered, you must specify any desired breakpoints in the command if you use it this way. The form of the command for transferring program control to the address in the PC register is

-G[cr] (no breakpoints)
or
-G,bl,b2 (breakpoints set)

There are two more points regarding breakpoints that ought to be mentioned. Because breakpoints are generated by the monitor inserting a RST 8 instruction (CF) into the program at the breakpoint location, breakpoints can be set only in programs residing in RAM. Further, a breakpoint must be inserted at an op code location. If it is inserted in an operand or data field, it will not be executed.

# 4.6.5.6 Hex Number Addition (H)

This command provides an easy way to add or subtract hex addresses. Entering

-Hal a2

where al and a2 are the hex addresses results in the output

s d

where s=a1+a2 and d=a1+a2. Note that if the sum is greater than FFFF, the carried one is lost. If a2 is greater than a1, a2 will be subtracted from a1 + 10000h.

# 4.6.5.7 Input (I)

This general purpose input command allows you to read a data byte from any input port. To do so, enter

-Ip

where p is the port address in hex. The monitor will respond by printing the data byte in binary.

## 4.6.5.8 Move (M)

The M command moves a block of data to a specified address. The general form for the command is

#### -Ms f d

where s and f are the start and finish addresses of the memory block and d is the destination address.

When using this command, be careful not to locate the destination address within the source block. Since the block is moved byte by byte, starting with the byte with the lowest address, the data being transferred will write over the portion of the source block lying after the destination address.

## 4.6.5.9 Output (O)

This general purpose output command allows you to output a data byte to any output port. Enter

-0p d

where p is the port address and d is the data in hex.

Please note that if the ROM EN option is left in its factory configuration (pins 1 and 2 shorted), you will disable the monitor ROM if you output to port 40h. The results of doing so are unpredictable.

# 4.6.5.10 Parameters (P)

The P command allows you to specify three parameters concerning the diskette selected for disk operations: the number of the unit it is in (u); the number of sectors it has per track; (s); and whether it is a one-sided or two-sided diskette (d). These parameters must be set before you attempt a disk read or write; however, they do not need to be reset until the parameters are no longer valid. The form of the command is:

## -Pu s d

The value of u should be a number Ø through 3, where Ø selects drive A, I selects drive B, etc. If you try to assign a number greater than 3, the monitor will return with ???? and the prompt. The parameter s should specify the number of sectors per track in hex. Its value is dependent on diskette size and format. The following table shows the typical values for s for a diskettes of a given size and format:

|                                        |           |           | === | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | ****      |
|----------------------------------------|-----------|-----------|-----|-----------------------------------------|-----------|
| Bytes                                  | 8" Disk   | S         | 1   | 5.25" I                                 | )isks     |
| l Per                                  | Single    | Double    | 1   | Single                                  | Double    |
| Sector                                 | Density   | Density   | 1   | Density                                 | Density   |
| ========                               |           |           | ### | ======================================= |           |
| 1 128                                  | 1Ah (26d) | none      | 1   | 12h (18d)                               | none      |
| 256                                    | Fh (15d)  | 1Ah (26d) | 1   | Ah (10d)                                | 12h (18d) |
| 512                                    | 8h (8d)   | Fh (15d)  | ĺ   | 5h (5d)                                 | Ah (1Ød)  |
| 1024                                   | none      | 8h (8d)   | 1   | none                                    | 5h (5d)   |
| ====================================== |           | ========= | === |                                         | ****      |

Table 4-7 Sectors per Track

Note the firmware does not support 1024-byte sectors in single-density and 128-bytes in double-density. The last parameter, d, is 0 for a one-sided diskette; 1 for a two-sided diskette.

## 4.6.5.11 Parameters 2 (Q)

The Q command allows you to set the starting track, side, and sector number for disk reads or writes. If you plan to be transferring contiguous data to or from the disk, these parameters need to be set prior to the first disk access only. Enter

-Qt d s

where t is the beginning track number in hex, d is the disk

side, and s is the beginning sector number in hex. They must be reset for noncontiguous memory or sectors. In practice, t will probably be a number between Ø and 4Ch (76d), inclusive, although the monitor will accept any value up to FFh. The parameter d is either a Ø or 1, depending on which side of the disk you wish the read or write to be performed on. The value of s will will always be a number between 1 and 1Ah, inclusive. Should you assign a track number or sector number greater than the number of tracks or sectors on the disk, you will get the Disk Error message when you use the Read or Write commands.

# 4.6.5.12 Read (R)

The R command allows you to transfer data from a disk into a specified area of memory. The R command sets the memory parameters; the disk parameters must have already been set by the P and Q commands. Enter

#### -Rs f

where s is the start address in memory and f is the finish address. The R command does only complete sector transfers. Thus if the finish address is reached before a sector is completely transferred into memory, the data will overflow the specified memory area. If the diskette is single-sided and the last sector in a track is reached before the read into memory is complete, the drive head steps in to the next track and the sector pointer is reset to 1. The number of sectors per track set by the P command determines whether or not the end of the track is reached. In the case of track overflow on side Ø of a double-sided diskette, the read continues on the same track on side 1. A track overflow on side 1 causes the head to step in and read the next track on side Ø.

Please remember that reading double-density diskettes requires a 4 MHz processor clock.

# 4.6.5.13 Substitute (S)

The S command allows you to examine the contents of a specific memory location and alter them if you desire. Begin the S command by entering

-Ss,

where s is the first address in the portion of memory location

you wish to examine. The computer will immediately respond with the data contents followed by a prompt:

## -Ss,d-

If you wish to leave the data unaltered, simply enter a delimiter. If the delimiter is a space or a comma, the with the contents of the next computer will respond If it is a consecutive memory location and another prompt. carriage return, the command is terminated and control is returned to the monitor. Should you wish to alter the data, enter the desired data followed by a delimiter: a carriage return if you want to terminate the command or a space or a comma if you wish to review the next memory location. You also have the option of reviewing the previous memory location by hitting the line feed key. You can continue examining and altering memory byte by byte in this way as long as you wish. To make it easier for you to keep track of where you are, on every 8-byte boundary (that is, an address ending with either Ø or 8, the monitor will do a line feed and print the address along with the data.

## 4.6.5.14 Test (T)

The T command provides a quick way to test RAM memory for hard data bit failures without destroying the contents of the RAM. To test a block of memory for bit failures, enter

#### -Ts f

where s and f are the start and finish addresses of the block, respectively. The monitor will respond by printing the address of any byte in error, followed by an 8-bit representation of the byte in which a 1 indicates an erroneous bit. For example, should bit 4 of location A3F8h be in error, the monitor outputs the following display

#### A3F8 00001000

If you wish to freeze the display type a Control-S. To start it again, hit any key. Hitting any key while the command is executing returns you to the monitor.

## 4.6.5.15 Verify (V)

You can use the V command to compare two blocks of memory and verify that they are the same. Type

## -Vs f v

where s and f the start and finish addresses of the source block and v is the starting address of the block to be verified. Should the two blocks match, the monitor will return with the prompt. Should the contents of two bytes sharing the same relative address differ, the monitor will display the source address and byte, followed by a dash and the corresponding byte in the block being verified. During the execution of the command, the display can be frozen or control returned to the monitor as described in previous section.

# 4.6.5.16 Write (W)

The W command allows you to transfer a specified block of memory to a disk. The W command sets the memory parameters; the disk parameters must have been already set by the P and Q commands. (Mind your P's and Q's before doing Reads and Writes). Enter

## -Ws f

where s is the start address of the memory block and f is the finish address. The Write routine checks to see if the finish address in memory has been reached only after it has completed a sector write. If the finish address is reached before a sector write is completed, the routine will continue to pull data from memory until the sector is filled. During disk writes, track overflow is handled as described in the Read command. Please note that writing to double-density diskettes requires a 4 MHz processor clock.

# 4.6.5.17 Examine (X)

Used in conjunction with the G command's breakpoint facilities, the  $\chi$  command is a powerful diagnostic tool. Entering

# -X[cr, space or comma]

causes the Z-80 registers currently stored in the system stack area to be displayed for examination. These registers are the

main and alternate accumulator and general purpose registers, the Interrupt register (I), the Program Counter register (P), the Stack Pointer register (S), the two Index Registers (X and Y) and the Refresh register (R). In addition, the contents of the memory locations addressed by the main and alternate H and L registers are also displayed (M and M'). The registers are displayed in the following four-row format

A-xx B-xx C-xx D-xx E-xx F-xx H-xx L-xx
M-xx P-xxxx S-xxxx I-xx
A'-xx B'-xx C'-xx D'-xx E'-xx F'-xx H'-xx L'-xx
M'-xx X-xxxx Y-xxxx R-xx

where xx equals a two digit hex byte and xxxx equals a four digit hex address.

To examine or alter the contents of one register, enter

-Xr[cr, space or comma]
or
-X'r[cr, space or comma]

where r is a main register and r' is an alternate register. (Note that if you wish to examine the X, Y, or R registers, you must preface the register character with the prime mark.) The monitor will return with the hex contents of the register and a prompt:

## -xr,d-

As in the substitute memory command, you have the option of altering the memory (entering the desired contents followed by a delimiter) or leaving the contents unchanged (entering a delimiter). A carriage return terminates the command; a space or a comma causes the contents of the next register to be displayed. Note that altering the contents of the H and L registers changes the contents of the registers themselves; if you wish to alter the contents of the memory location they point to, alter the M register.

#### 4.6.5.18 Initialize Baud Rate (Y)

To change the baud rate of your system without a system reset, use the Y command. Enter

## -Y (no delimiter)

and then set the baud rate of your terminal to any baud rate between 2 and 56K baud. Hit the carriage return key two or three times. The monitor prompt should appear.

# 4.6.5.19 Zleep (Z)

You can use the Z command to prevent unauthorized use of your system. Entering

# -Z (no delimiter)

locks up the system so it will not respond to anything other than the ASCII bell character (control G). Entering two consecutive bell characters will unlock the system, returning control to the monitor without altering anything.

#### CHAPTER 5

#### THEORY OF OPERATION

This chapter is organized into three parts: The 2422 program accessible registers, the system bus interface, and the disk drive interface. We do not discuss the operation of the 1793; such a discussion is beyond the scope of this manual. Instead we concentrate on our unique circuitry external to the 1793. We have, however, included its data sheet in Appendix C for those of you who need information on its operation. If you consult it, please keep in mind that the data sheet covers the entire 1790 family; certain portions may not be applicable to the 1793.

In this chapter, active-low signals are indicated with an asterisk following the signal name.

#### 5.1 THE 2422 REGISTERS

The 1793 contains five addressable registers: Command register (write only), the Status register only), the Track register, the Sector register, and the Data register. On the 2422, these registers are addressed as four I/O ports, 30-33h, the Command and Status registers sharing the same address. Programming information on these registers can be found in the 1793 data sheet in Appendix C. addition, the 2422 contains four registers external to the 1793: Status registers 1 and 2 (read only) and Control registers 1 and 2 (write only). These registers are addressed as two I/O ports, 34h and 04h, the status registers being selected during Read cycles and the control registers during The status registers consist of two 8-bit Write cycles. buffers, U25 and U26. When enabled by being addressed during a Read cycle, these chips gate selected signals from the drive

busses, the system bus, and the control registers onto the data bus to be read by the CPU. Control registers 1 and 2, when addressed during a write cycle, latch the command bits on the data bus and output high or low signals to the disk drive busses, the CPU and drive interface circuitry, and the 1793. They are cleared by pRESET\* or EXT CLR\*. Control Register 1 consists of a 7-bit latch, Ul3, which latches data bits DØ-D6, and an independent flip-flop, U34b, which latches D7, the Auto Wait bit. The flip-flop is cleared by the INTRQ signal from the 1793, as well as by pRESET\* and EXT CLR\*. Control Register 2 consists of a 4-bit latch, Ul2. For the bit definitions of the external control/status registers, see Appendix A.

#### 5.2 THE SYSTEM INTERFACE

## 5.2.1 The Bank Select Circuitry

The 2422 registers and the on-board ROM cannot be selected unless the internal signal BANK SELECT\* is active This signal is the Q\* output of the flip-flop U3lb; the complementary Q output is used to light the Bank LED. conditions under which BANK SELECT\* is active low depend on the setting of the BANK EN jumper. If the BANK EN jumper has been set to OFF, disabling the bank select circuitry, the Preset input to flip-flop U31b is jumpered to ground, forcing BANK SELECT\* permanently low, thus circumventing the Bank Select circuitry. If the jumper is set to position ON, the Clear input to the flip-flop is jumpered to the pRESET\* and EXT CLR\* signals from the system bus. If either goes low, they both would during power-on or system reset, the flip-flop is cleared, and BANK SELECT\* is forced inactive high. After both pRESET\* and EXT CLR\* release the Clear input, the BANK SELECT\* line can be set low if the flip-flop is clocked while its D input is high. The flip-flop is clocked when pWR\* goes high at the end of an I/O write cycle to port 40h. The state of the D input is determined by the Bank Select Byte being written to port 40h at this time. Only if the Bank Select Byte has a 1 in the bit position that is jumpered on BANK BYTE jumpers will the D input be high, resulting in the active BANK SELECT\*. Finally, if the BANK EN jumper has been set to RST, the flip-flop's Preset input has been jumpered to pRESET\* and EXT CLR\*. During power-on or reset, then, BANK SELECT\* is forced active low. In this case, BANK SELECT\* will go inactive high only if the flip-flop is clocked when its D

input is low; in other words, if the user selects another bank for operation.

# 5.2.2 Selecting the 2422 Registers

The decoding of the port addresses is accomplished primarily by U22, an address-decoding ROM. When it is enabled by either the active sOUT or sINP, it decodes the register address on the low-byte address lines into one of four outputs. One output goes low for address 40h and is used for clocking the bank select flip-flop, as described in the previous section. Another output goes low for addresses in the 30-33h range. It is ORed with BANK SELECT\*; when both signals are low, the resulting low enables the 1793. Selection of the individual registers within the 1793 is performed by address lines AØ and Al.

The two remaining outputs of U22 are used to select the external registers. One goes low for either address Ø4h or 34h. When it is ORed with the active BANK SELECT\*, the resulting output enables a a 2- to 4-line decoder, U44a. The final output of U22, which goes low for address 34h, is input to this decoder, along with the WR line (high whenever MWRITE or pWR\* is active). U44a decodes these two inputs into the four enable lines to the external registers. Whenever any of 2422's registers are enabled, the Board Select LED lights.

# 5.2.3 Memory-Mapped I/O

As mentioned before, the 2422 has optional memory-mapped I/O capabilities. U21, when installed, maps the all 2422 registers, expect for the Bank Select register, to the last six bytes but one of a 64K bank; that is, locations FFF8-FFFD. When U21 is enabled by an output of address-decoding ROM U23 going low in response to an FF on the high-order address line, U21 decodes a low-byte address in the F8-FD range into three outputs which correspond to the 30-33, 04/34, and 34 outputs of U22 and are tied to them. Thus if U21 receives an address in the range of F8-FB, for example, it pulls U22's 30-33 output low, resulting in the 1793 being selected as described above. Table A-1 in Appendix A shows the registers' memory locations and the corresponding port addresses.

## 5.2.4 Selecting the ROM

The ROM Select circuitry is designed to distinguish the Basic I/O portion of the ROM so that it can be enabled independently of the monitor/bootstrap portion of the ROM. To do so, U23, an address decoding ROM, decodes a high-byte address byte in the range of FØ-F7 into two outputs when it is enabled by sINP, sOUT, and sINTA being inactive while BANK SELECT\* is active. One goes low for an address any address in the ROM's range; the other goes low only for a high byte address in the range of F6-F7. The first output is qualified by the signal ROM ENABLE\*; only if ROM ENABLE\* is active any address in the FØØØh to F777h range enable the ROM. The latter output can enable the ROM only if the PR EN option is installed. If the option is installed, an address in the range F6ØØh to F7FFh will enable the ROM regardless of the state of ROM ENABLE\*.

The state ROM ENABLE\* is controlled either by the Q output of flip-flop U31a or by bit 7 of Control Register 2, depending on the configuration of the ROM ENABLE jumper. Should pins 1 and 2 of the ROM ENABLE jumper be shorted, the Q output of flip-flop Usla becomes ROM ENABLE\*. This flip-flop is cleared by PRESET\* or EXT CLR\*, forcing the ROM ENABLE\* line low during system power-on or reset and enabling the ROM. The flip-flop can then be clocked by an I/O write to port 40h. Since the D input to the flip-flop is tied high, ROM ENABLE\* goes high when the flip-flop is clocked. Because the bank the board resides in is also selected by an output to port 40h, the BANK SELECT\* line must be either set permanently low or set low on reset if this method of enabling/disabling the ROM is to work. If pins 2 and 3 of the ROM ENABLE jumper are shorted, ROM ENABLE\* is jumpered bit 7 output of Control Thus the state of ROM ENABLE\* is entirely Register 2. software controlled: writing a Ø to bit 7 of Control Register 2 pulls ROM ENABLE\* low; a 1 pulls it high.

Whenever the ROM is selected, the BOOT and SEL LEDs light. The bus signal PHANTOM\* also goes active, disabling any memory sharing the ROM's memory space that can respond to the PHANTOM\* signal.

## 5.2.5 The Data Bus

During Write cycles, the 2422's internal bi-directional data bus is driven by U38, an 8-bit buffer. This chip is enabled whenever MWRITE or pWR\* are active when the 2422's

registers are selected. Once enabled, this chip gates the data bits on the Data Out bus (output from the CPU) onto the 2422's internal data bus. When the chip is disabled, its outputs are in a high impedance state. The Data In bus is driven by U39, another 8-bit buffer. When enabled by PDBIN being active whenever the 2422's ROM or registers are selected, this chip gates the data bits on the 2422's internal data bus onto the Data In bus. When disabled, its outputs are also in a high impedance state.

# 5.2.6 ROM Wait Circuitry

The purpose of the ROM Wait circuitry is to increase the memory access time allowed to the ROM and to the 1793's registers when they are memory mapped. One Wait state per memory cycle in which either the ROM or the registers are addressed is sufficient for this purpose. If the pins 1 and 2 of the WAIT jumper are left open, pREADY is forced low whenever the ROM or 1793 is selected when pSYNC is high. pSYNC is used to ensure that that pREADY is pulled low in every cycle in which the ROM or disk controller chip is selected and that it remains low only long enough to generate one Wait state.

#### 5.2.7 Auto Wait

The Auto Wait circuitry is designed to force the CPU into as many Wait states as needed when the disk controller is not ready for transfer of data. It is enabled whenever a 1 is written to bit 7 of Control Register 1. Addressing Control Register 1 clocks the Auto Wait flip-flop, U42b. The D input of the flip-flop is tied to data line DO7. When DO7 goes high, U42b's Q output goes high. The Q output is ANDed with the inverted DRQ. Whenever DRQ goes low, indicating the 1793 is not ready for data transfer, the resulting high from the AND gate pulls the Clear input to flip-flop U42a high, enabling the flip-flop. The flip-flop is clocked by the output of U44b, which is used as a 2- to 1-line decoder. enabled whenever the 1793 is active, decodes address bits AØ and Al. Its output goes low when AØ and Al are high, indicating the data register is being selected. This low is inverted and clocks the flip-flop U42a. Since the flip-flop's D input is tied high, Q\* will go low. This low pulls pREADY low, placing the CPU in a Wait state. Whenever DRQ goes active, flip-flop U42a is cleared, releasing pREADY.

#### 5.3 DISK DRIVE INTERFACE

# 5.3.1 The Clock Signal

The 1793 Disk Controller chip needs a 2 MHz signal at its CLK input when it is operating with 8" drives and a 1 MHz CLK input when operating with 5.25" drives. All timing on the 2422 board is controlled by a 16 MHz crystal. IC U15, a binary counter, divides the 16 Mhz signal by 2, 4, 8 and 16. The 1 and 2 MHz signals from the divide-by-16 and -8 outputs are input to U16a, a 4-to-1-line multiplexer, the output of which is tied to the CLK input of the 1793. The Select input controlling the output of this multiplexer is the MAXI\*/MINI signal from Control Register 1. When the signal is low, selecting the 8" drive, the output of U16a is the 2 MHz clock. When the signal is high, selecting a 5.25" drive, the output of U16a is the 1 MHz clock.

## 5.3.2 The Read Clock Generator

The 1793 can separate the data bits from the mingled clock and data bit stream from the disk drive. To do so, however, it needs a Read Clock signal, RCLK, which provides the data and clock "windows" required to separate the data bits from the clock bits. RCLK must be phased so it frames a data or a clock pulse during one phase of its cycle. To do so, RCLK's nominal cycle should equal the Read Data cycle time: 2 usecs for an 8" double density disk, 4 usecs for an 8" single density disk or a 5.25" double density disk, and 8 usecs for a 5.25" single density disk.

To acheive a RCLK of the correct frequency, the 8 MHz, 4 MHz, and 2 MHz signals from the binary counter Ul5 are multiplexed by Ul6b, a 4-to-1-line multiplexer. MINI and DDEN\* from Control Register 1 control the select lines of the multiplexer. Thus the multiplexer outputs the following clock rates for the following states of MINI and DDEN\*:

| MINI | DDEN* | SIGNAL RATE |
|------|-------|-------------|
|      |       |             |
| Ø    | Ø     | 8 MHz       |
| Ø    | 1     | 4 MHz       |
| 1    | Ø     | 4 MHz       |
| 1    | 1     | 2 MH2       |

Table 5-2 U16b Outputs

The above rates are 16x the desired RCLK frequency for each combination of drive size and format density. The output of the multiplexer is used to clock an 8-bit parallel-out serial shift register, U17. The eight outputs of this shift register go high successively as the shift register is clocked; the time it takes for the eight output to go high, then, is equal to the length of one phase of RCLK.

The shift register is used in combination with a couple of flip-flops and NAND gates to detect approximately when pulses in the read data stream occur. The two flip-flops are triggered by the pulses in the Read data stream and are set by the count-3 and count-6 outputs from the shift register. enables the circuitry to detect whether a pulse occurs before count 3, between and including counts 3 and 5, or after count If the pulse occurs before count 3, the circuitry is set to clock the Read Clock flip-flop, U18b, on count 7. output of this flip-flop is the RCLK signal to the 1793. If the pulse occurs on or between counts 3 and 5, the Read Clock flip-flop is clocked on count 8. Another flip-flop, clocked and cleared by the same signals used by the shift-register and set by the count 8 output of the shift register, allows the circuitry to clock the Read Clock flip-flop on count 9, if the pulse occurs after count 5. The delay between the pulse being received and the Read Clock flip-flop being clocked ensures that the pulse will fall well within the window provided by RCLK. As the Read Clock flip-flop is clocked, the shift It then counts to eight to create an register is cleared. opposite phase of the desired length and on the eighth count clocks the Read Clock flip-flop. Since the Q\* output of the Read Clock flip-flop is its D input, the state of RCLK will then change again. This process continues, creating an RCLK signal of the needed rate and phasing. Since the Read pulses should occur within 16-count intervals (or multiple of 16), pulses which occur before count 3 or after count 6 will tend to move toward the middle counts, since they clock the Read Clock flip-flop on counts 7 and 9, not 8. The result is an RCLK signal synchrononized to the Read Data pulses so that each pulse occurs in the middle of the same phase of RCLK.

## 5.3.3 Read Data Pulse Width

The 1793 recommends that the Read Data pulses be approximately 250 nsecs in width so that they fall entirely within the window provided by RCLK. The 2422 employs a monostable multivibrator, U3a, to ensure that the pulses are approximately 250 nsecs in length. U3a, clocked by the rising edge of each pulse in the inverted READ DATA stream, generates a negative-going pulse of 250 nsecs each time it is clocked. The output of this chip forms the Read Data input, RAW READ\*, to the 1793.

## 5.3.4 Write Precompensation

On a double-density formatted diskette, certain bit patterns may cause a bit to shift from its nominal write position and appear at the read data separator early or late enough not to fall within its window when the diskette is being read. Write precompensation rectifies this problem during disk writes by shifting such a bit from its nominal position in the opposite direction to its known read shift. The 1793 is smart enough to recognize the bit patterns that cause a bit to shift and puts out the signals EARLY and LATE to indicate that the bit being output should be write early or late. Since precompensated either precompensation is usually necessary only for data written on tracks on the inner half of the disk, the 1793 also puts out the signal TG43 to indicate that the head is positioned over a track greater than 43. The 2422, when operating in the double density mode, uses these signals to write bits needing precompensation 160 nsecs early or late.

The 160 nsec interval is provided by a monostable multivibrator, U30a. The positive-going data and clock pulses from the 1793 are inverted, and the trailing edge of a pulse triggers the monostable multivibrator. It then puts out a series of positive-going pulses of 160 nsecs until it is retriggered by a new Write Data pulse.

The direction of the shift is provided by a shift register, U19. The active low clock or data pulse from the 1793 which triggers the multivibrator also pulls low the load input to the shift register, loading in the values on its parallel inputs. The shift register is then clocked by the 160 nsec pulses from the multivibrator. When the shift register is clocked, it outputs the value on its G input and shifts the values on its inputs down one. The inputs of

primary interest are the EARLY\*, LATE\*, and NO PRECOMP\* signals. The EARLY\* and LATE\* signals are the EARLY and LATE signals from the 1793 qualified by both TG43 and DDEN. Only if TG43 and DDEN are both active can either the EARLY\* or LATE\* signals be active. NO PRECOMP\* is active whenever both EARLY\* and LATE\* are inactive. These signals, EARLY\*, NO PRECOMP\*, and LATE\*, are the G, F, and E inputs to the register, respectively. As the register is clocked successively, they are each output in turn. A low output from the shift register clocks a second monostable vibrator, the output of which is the Write Data stream. The 200 nsec low-going pulse which results from the vibrator being clocked is the clock or data pulse to be written to the disk. Thus if EARLY\* is low, the shift register output goes low, clocking U3Øb, the first time the register is clocked--in other words, just after it has been loaded. If NO PRECOMP\* is low, the output of the register does not go low until the register is clocked a second time, or 160 nsecs later. If LATE\* is low, the shift register must be clocked three times after it has been loaded before its output goes low. Thus bits that are to be written early or late are shifted 160 nsecs in either direction from the NO PRECOMP, or nominal, position.

## 5.3.5 Head Load Timing

After the 1793 has given a Head Load Command, it pulls the HLD output high and waits to start read or write operations until it receives an high signal on its Head Load Timing input, indicating that the head is engaged and operable. The 2422 ensures that HLT goes active after a sufficient delay from HLD. The rising edge of HLD clocks U3b, a monostable multivibrator, which outputs a negative-going pulse of about 50 msecs, the HLT signal. When this signal becomes high again, the 1793 assumes that the head is engaged.

#### A.1 THE 2422 ACCESSIBLE REGISTERS

The 2422 Floppy Disk Controller contains nine accessible registers for controlling disk operations. They are addressed as six I/O ports or, if the memory map decoding ROM has been installed, six memory locations. Five of these registers are internal to the FD1791: the Status register (read-only), the Command register (write-only), the Track register, the Sector register, and the Data register. Four registers are external: Control registers 1 and 2 (write-only) and Status Registers 1 and 2 (read-only). In addition, the 2422 contains a write-only register for bank selection. The registers are addressed as follows:

| =: | Addr         | ====================================== | Regist      | ========<br>er      |
|----|--------------|----------------------------------------|-------------|---------------------|
| =: | <del>-</del> | <del>-</del>                           | Dand        | zzzzzzzzzz<br>Write |
| i  | 1/0          | Memory*                                | Read        | write               |
| ĺ  | 30           | FFF8                                   | Status      | Command             |
| i  | 31           | FFF9                                   | Track       | Track               |
| ŀ  | 32           | FFFA                                   | Sector      | Sector              |
| 1  | 33           | FFFB                                   | Data        | Data                |
| ì  | 34           | FFFC                                   | Status 1    | Control 1           |
| 1  | 04           | FFFD                                   | Status 2    | Control 2           |
| ł  | 40           |                                        | Bank Select |                     |
| -  | * Memory     | Map address decoding                   | ROM must be | installed.          |

Table A-1 2422 Register Addressing

The FD1793 Data Sheet included with this manual gives bit descriptions for each of the 1793's internal registers. Descriptions of the external registers follow.

#### A.1.1 CONTROL REGISTER 1

Control Register 1 sets the basic conditions for drive operations. All bits are reset when the 2422 is reset.

Table A-2 Control Register 1

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| AUTO | DDEN | MOTOR | MINI | DS4 | DS3 | DS2 | DS1 |
| WAIT | ON | | | |

#### Bit Definitions:

- Bit 7 When set to 1, bit 7 enables the Auto Wait circuitry. Once enabled, the Auto Wait circuitry places the CPU in a wait state whenever it attempts a data transfer with the 2422 when the DRQ (Data Request) line is low. The CPU will remain in a wait state until DRQ goes high. When reset, the Auto Wait bit disables the Auto Wait circuitry. Besides being reset when the 2422 is reset, the Auto Wait bit is reset when INTRQ goes active, indicating that the 1793 has finished executing a command.
- Bit 6 When set to 1, bit 6 conditions the 2422 for reading and writing double-density formatted diskettes. When reset, bit 6 conditions the 2422 for single-density operation.
- Bit 5 controls the state of the MOTOR ON\* signal. Set to 1, it turns on the spindle motors of all drives receiving the MOTOR ON\* signal. When reset, it turns the motors off.
- Bit 4 Set to 0, bit 4 conditions the 2422 for operation with mini drives. Reset to 1, it conditions the 2422 for operation with 8" drives.
- Bits 3-0 These bits control the state of the Drive Select lines to the individual drives. Set to 1, a Drive Select bit activates the Drive Select line to the corresponding drive, selecting the drive for disk operations. Only one drive should be selected at a time.

#### A.1.2 STATUS REGISTER 1

| Table A-3 Status Registe: | r 1 |  |
|---------------------------|-----|--|
|---------------------------|-----|--|

|   |      |     |     |       | ====================================== |       |
|---|------|-----|-----|-------|----------------------------------------|-------|
| • | AUTO | HLD | DS4 | DS3 D | S2 DS1                                 | INTRQ |

#### Bit Definitions:

- Bit 7 reflects the state of the DRQ (Data Request) signal from the 1793. During disk writes, a 1 in bit 7 indicates that the 1793's data register is empty and can accept a new byte to be written to disk. During disk reads, it indicates the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates the data register is not ready for data transfer with the CPU.
- Bit 6 is used by the CCS firmware during cold-start initialization to determine whether CP/M or the monitor is to be entered. If the shorting plug is placed on the AUTO BOOT pins 1 and 2, bit 6 is set to 0, causing the cold-start initialization routine to turn control over to the bootstrap loader. If the AUTO BOOT pins are open, bit 6 is set to 1, causing the cold-start initialization routine to turn control over to the monitor executive.
- Bit 5 reflects the state of the HLD\* signal from the 1793. A 1 in bit 5 indicates that the Read/Write Head of the currently-selected drive is loaded.
- Bit 4-1 When a Drive Select bit is set to 1, its corresponding drive has been selected for disk operations.
- Bit 0 reflects the state of the INTRQ signal from the 1793. This signal goes high when the 1793 has finished executing the current command in the command register and is awaiting a new command.

#### A.1.3 CONTROL REGISTER 2

This secondary control register sets less frequently used conditions for drive operations. All bits are reset on power-on, reset, or external clear.

|               |                                         | CLOI VERISCEL 5        |                                         |
|---------------|-----------------------------------------|------------------------|-----------------------------------------|
| BIT 7   BIT 6 | BIT 5   BIT 4                           | BIT 3   BIT 2          | BIT 1 ; BIT 0 ;                         |
| ********      |                                         | :{========;=========== | ======================================= |
| BOOT   SIDE   | don't   FAST                            | don't   REMOTE         | don't   don't                           |
| SELECT        | care   SEEK                             | care   EJECT           | care   care                             |
|               | ======================================= |                        |                                         |

Table A-4 Control Register 2

#### Bit Definitions:

- Bit 7 If pins 2 and 3 of the ROM EN jumper have been shorted, this bit enables/disables the monitor/bootstrap loader firmware. Set to 1, it enables the firmware; reset to 0, it disables the firmware.
- Bit 6 This bit controls the state of the SIDE SELECT signal to the currently-selected two-sided drive. Set to 0, bit 6 selects side 1 of a two-sided diskette for a read or write. Reset to 1, bit 6 selects side 0 of a two-sided diskette.
- Bit 4 If pins 1 and 2 of the FAST SEEK jumper are shorted, bit 4 enables/disables the fast seek mode for voice-coil drives. Set to 1, it enables the fast seek mode; reset to 0, it disables the fast seek mode.
- Bit 2 If pins 1 and 2 of jumper D have been shorted, bit 2 controls the state of the PerSci REMOTE EJECT signal. Set to 1, bit 2 causes the diskette in the currently-selected PerSci drive to be ejected.

## A.1.4 STATUS REGISTER 2

Table A-5 Status Register 2

| The state of the s |      |   | -     | BIT 3   BIT 2         | BIT 1   BIT 0 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---|-------|-----------------------|---------------|
| DRQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | TWO- | : | INDEX | SIDE   WPRT<br>SELECT |               |

#### Bit Definitions:

Bit 7 reflects the state of the DRQ signal from the 1793.

During disk writes, a 1 in bit 7 indicates that the 1793's data register requires a new byte. During disk reads, a 1 in bit 7 indicates that the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates that the 1793's register is not ready for data transfer.

- Bit 6 reflects the state of the signal TWO-SIDED\* from the currently-selected, double-sided 8" drive. A 0 in bit 6 indicates a two-sided diskette is in the drive.
- Bit 5 A 1 in bit 5 indicates that the 2422 has been conditioned to read or write double-density formatted diskettes. A 0 indicates the 2422 has been conditioned for single-density diskettes.
- Bit 4 reflects the state of the INDEX\* signal from the currently-selected drive. It is set to 0 for a minimum of 10 usecs, when the drive detects the index hole on the diskette.
- Bit 3 reflects the state of Bit 6 in Control Register 2, thus indicating which side of a double-sided diskette is selected.

  A 1 indicates side 0; a 0 indicates side 1.
- Bit 2 reflects the state of the WPRT\* signal from the currently-selected drive. (On some drives write protect detection circuitry is an optional feature.) A O in bit 2 indicates a write-protected diskette is in the currently selected drive.
- Bit 1 A 1 in bit 1 indicates that the 2422 is conditioned for operation with a 5.25" drive. A 0 indicates that the 2422 is conditioned for an 8" drive.
- Bit 0 Track 00. This bit indicates whether the currently selected drive is a 5.25" or 8" drive. When the head is positioned over Track 00, bit 0 is low for a 5.25" drive and high for an 8" drive.


#### A.1.5 Bank Select Register

# Table A-6 Bank Select Register | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | | BANK 7 | BANK 6 | BANK 5 | BANK 4 | BANK 3 | BANK 2 | BANK 1 | BANK 0 | | SELECT | SELECT | SELECT | SELECT | SELECT |

The bank the 2422 is assigned to is selected when its bit is set to 1 and is deselected when its bit is reset to 0. The remaining seven bits are Don't Care bits. On reset, all eight bits are set to 0. Note that if pins 1 and 2 of the ROM ENABLE jumper are shorted, any byte output to the Bank Select Port disables the bootstrap loader and monitor firmware.

#### A.2 DISKETTE FORMAT

Figure A-1 below is an illustration of the IBM 3740 format for an 8" The format differs slightly for a doublesingle-density diskette. density diskette; see Table A-8 below and the 1793 data sheet for differences. There is no IBM standard for 5.25" diskettes; the 2422 software is designed to read and write 5.25" diskettes of a format adapted from the IBM standards for 8" diskettes. For the actual 5.25" and 8" single- and double-density formats used by the utility program CCSINIT in initializing diskettes, see Tables A-7 and A-8 below.



A Pre-index gap. The 1783 expects all FF's.

№ 6 bytes of OO in FM. 12 bytes of OO in MFM.

A Post-index gap. The 1793 expects all FF's.

A ID FIELD

AM1 (Address Mark 1) = Hex FE. Identifies ID field.

Track No. = A value usually between hex 00 and 4C, inclusive. (0 and 76 decimal.)

Side No. = Hex 00 for one-sided diskettes and side O of two-sided diskettes.

Hex 01 for side 1 of two-sided diskettes. Sector No. = Sector number in hex.

Sector Size = Hex 00 for 128 bytes per sector.

Hex 02 for 512 bytes per sector. Hex 03 for 1024 bytes per sector.

Hex 01 for 256 bytes per sector.

6 Cyclic Redundancy Check bytes. CRC bytes are generated during disk writes. Used during disk reads to verify data is read correctly. CRC includes all data in ID and data fields starting with address mark.

Post-ID gap. The 1793 expects all FF's.

♠ DATA FIELD

AM2=hex FB. Identifies data field. User data = 128, 256, 512, or 1024 bytes.

🔼 Post-dala gap. The 1793 expects all FF's.

Figure A-1 IBM 3740 Format

### A.2.1 FORMATTING A SINGLE-DENSITY DISKETTE

Table A-7 below shows IBM-compatible formats for single-density 5.25" and 8" diskettes. These formats are both used by the CCSINIT utility program; the 8" diskette format conforms to the format specified by the 1793 data sheet.

|           | NUM<br>OF B |                    | HEX VALUE OF<br>BYTE WRITTEN    |
|-----------|-------------|--------------------|---------------------------------|
|           | 5.25"       | 8"                 |                                 |
|           | 16          | 40                 | FF (Gap 4)                      |
|           | -           | 6                  | 00 (Sync Field)                 |
|           | _           | 1                  | FC (Index Mark8" only)          |
|           | _           | 26                 | FF (Gap 18" only)               |
|           | i 6         | 6                  | 00 (Sync Field8" only)          |
|           | 1           | 1                  | FE (ID Address Mark)            |
|           | 1           | 1                  | Track Number                    |
|           | 1           | 1                  | Side Number (00 or 01)          |
| Write     | 1           | 1                  | Sector Number                   |
| bracketed | 1           | 1                  | Sector Size Indicator           |
| once for  | 1           |                    | 00 = 128 bytes                  |
| every     | 1           |                    | 01 = 256 bytes                  |
| sector    | i           |                    | 02 = 512 bytes                  |
|           | i           |                    | 03 = 1024 bytes                 |
|           | 1*          | 1*                 | F7 (CRC request)                |
|           | 11          | 11                 | FF (Gap 2)                      |
|           | 6           | 6                  | 00 (Sync Field)                 |
|           | 1 1         | 1                  | FB (Data Address Mark)          |
|           | 128×2 n     | 128×2 <sup>n</sup> | Data (n=sector size indicator;  |
|           | 1           |                    | data fill=E5)                   |
|           | 1#          | 1*                 | F7 (CRC request)                |
|           | 111         | 27                 | FF (Gap 3)                      |
|           | m           | m                  | FF (m=variable number of bytes; |
|           | <b>*</b> /- |                    | continue writing until          |
|           |             |                    | 1793 interrupts out.            |
|           |             |                    | out.)                           |
|           |             |                    |                                 |

\*While the CRC request is only one byte, two CRC bytes are actually written to disk.

Table A-7 Single-density Diskette Format

### A.2.2 FORMATTING A DOUBLE-DENSITY DISKETTE

Table A-8 below shows IBM-compatible formats for double-density 5.25" and 8" diskettes. Both of these formats are used by the utility program CCSINIT; the 8" diskette format conforms to the format specified by the 1793 data sheet.

|                                                            | NUMB<br>OF BY<br>5.25"                             |                                                         | HEX VALUE OF<br>BYTE WRITTEN                                                                                                                                                                                                                                                                                                                                                                                               |
|------------------------------------------------------------|----------------------------------------------------|---------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Write<br>bracketed<br>field<br>once for<br>every<br>sector | 5.25"  32  8 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 8"  80 12 3 1 50 12 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 4E (Gap 4)  00 (Sync Field8" only)  F6 (8" only)  FC (Index Mark8" only)  4E (Gap 18" only)  00 (Sync Field)  F5  FE (ID Address Mark)  Track No.  Side No. (00 or 01)  Sector No.  Sector Size  00 = 128 bytes  01 = 256 bytes  02 = 512 bytes  03 = 1024 bytes  F7 (CRC Request)  4E (Gap 2)  00 (Sync Field)  F5  FB (Data Address Mark)  Data (n=sector size indicator;  data fill=E5**)  F7 (CRC request)  4E (Gap 3) |
|                                                            | m                                                  | m.                                                      | 4E (m=variable number of bytes; continue writing until 1793 interrupts out.)                                                                                                                                                                                                                                                                                                                                               |

<sup>\*</sup>While the CRC request is only one byte, two CRC bytes are actually written to disk.

Table A-8 Double-density Diskette Format

<sup>\*\*</sup> Although the IBM-format specifies 40h as the fill character, CP/M requires E5h.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

WESTERN DIGITAL

## FD 179X-02 Floppy Disk Formatter/Controller Family

#### **FEATURES**

- TWO VFO CONTROL SIGNALS
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS
   IBM 3740 Single Density (FM)
   1BM System 34 Double Density (MFM)
- READ MODE
  - Single/Multiple Sector Read with Automatic Search or Entire Track Read
- Selectable 128 Byte or Variable length Sector
- WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
   Double Buffering of Data 8 Bit Bi-Directional
  - Bus for Data, Control and Status DMA or Programmed Data Transfers
- All Inputs and Outputs are TTL Compatible
  On-Chip Track and Sector Registers/Comprehensive
  Status Information


- PROGRAMMABLE CONTROLS
   Selectable Track to Track Stepping Time
   Side Select Compare
- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT

### 179X-02 FAMILY CHARACTERISTICS

| FEATURES              | 1791 | 1793 | 1795 | 1797 |
|-----------------------|------|------|------|------|
| Single Density (FM)   | ×    | Х    | х    | X    |
| Double Density (MFM)  | X    | X    | ×    | X.   |
| True Data Bus         |      | X    |      | X    |
| Inverted Data Bus     | X    |      | X    |      |
| Write Precomp         | X    | X    | X.   | X    |
| Side Selection Output |      |      | Х    | X    |

#### **APPLICATIONS**

FLOPPY DISK DRIVE INTERFACE SINGLE OR MULTIPLE DRIVE CONTROLLER/ FORMATTER NEW MINI-FLOPPY CONTROLLER



FD179X SYSTEM BLOCK DIAGRAM

#### **GENERAL DESCRIPTION**

The FD179X are MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load

control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793. On these devices, DDEN must be left open.

#### **PIN OUTS**

| PIN<br>NUMSER | PIN NAME                 | SYMBOL    | FUNCTION                                                                                                                                                                                                                                                                                                                   |  |  |  |
|---------------|--------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| 1             | NO CONNECTION            | NC        | Pin 1 is internally connected to a back bias generator and must be left open by the user.                                                                                                                                                                                                                                  |  |  |  |
| 19            | MASTER RESET             | MA        | A logic low on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register. |  |  |  |
| 20            | POWER SUPPLIES           | Vss       | Ground                                                                                                                                                                                                                                                                                                                     |  |  |  |
| 21            |                          | Vcc       | +5V ±5%                                                                                                                                                                                                                                                                                                                    |  |  |  |
| 40            |                          | Ven       | + 12V ±5%                                                                                                                                                                                                                                                                                                                  |  |  |  |
| COMPUTER      | INTERFACE:               | !         |                                                                                                                                                                                                                                                                                                                            |  |  |  |
| 2             | WAITE ENABLE             | WE        | A logic low on this input gates data on the DAL into the selected register when C5 is low.                                                                                                                                                                                                                                 |  |  |  |
| 3             | CHIP SELECT              | <u>cs</u> | A logic low on this input selects the chip and ena-<br>bles computer communication with the device.                                                                                                                                                                                                                        |  |  |  |
| 4             | READ ENABLE              | RE        | A logic low on this input controls the placement of data from a selected register on the DAL when CS is low.                                                                                                                                                                                                               |  |  |  |
| 5,6           | REGISTER SELECT<br>LINES | A0, A1    | These inputs select the register to receive/ transfer data on the DAL lines under RE and WE control:  A1 A0 RE WE  0 0 Status Reg Command Reg 0 1 Track Reg Track Reg 1 0 Sector Reg Sector Reg 1 1 Data Reg Data Reg                                                                                                      |  |  |  |
| 7-14          | DATA ACCESS LINES        | DALO-DAL7 | Eight bit inverted Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE.                                                                                                                                                                      |  |  |  |
| 24            | CLOCK                    | CLK       | This input requires a free-running square wave clock for internal timing reference, 2 MHz for 8" drives, 1 MHz for mini-drives.                                                                                                                                                                                            |  |  |  |

| PW        | PIN NAME                           | 6VMpA:   |                                                                                                                                                                                                                                                                                                                                        |
|-----------|------------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 38        | DATA REQUEST                       | DRQ      | FUNCTION                                                                                                                                                                                                                                                                                                                               |
|           | PAIA REGUEST                       | DHQ      | This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.                                       |
| 39        | INTERRUPT<br>REQUEST               | INTRO    | This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K                                                                                                                                                                            |
| FLOPPY DI | SK INTERFACE:                      |          | pull-up resistor to +5.                                                                                                                                                                                                                                                                                                                |
| 15        | STEP                               | STEP     | The step output contains a pulse for each step.                                                                                                                                                                                                                                                                                        |
| 16        | DIRECTION                          | DIRC     | Direction Output is active high when stepping in, active low when stepping out.                                                                                                                                                                                                                                                        |
| 17        | EARLY                              | EARLY    | Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.                                                                                                                                                                                                          |
| 18        | LATE                               | LATE     | Indicates that the write data pulse occurring while<br>Late is active (high) should be shifted late for write<br>precompensation.                                                                                                                                                                                                      |
| 22        | TEST                               | TEST     | This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated motors.                                                                                                                                                                                      |
| 23        | HEAD LOAD TIMING                   | HLT      | When a logic high is found on the HLT input the head is assumed to be engaged.                                                                                                                                                                                                                                                         |
| 25        | READ GATE (1791/3)                 | RG       | A high level on this output indicates to the data separator circuitry that a field of zeros (or ones) has been encountered, and is used for synchronization.                                                                                                                                                                           |
| 25        | SIDE SELECT OUTPUT<br>(1795, 1797) | SSO      | The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When $S=1$ , SSO is set to a logic 1. When $S=0$ , SSO is set to a logic 0. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition. |
| 26        | READ CLOCK                         | RCLK     | A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.                                                                                                                              |
| 27        | RAW READ                           | RAW READ | The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.                                                                                                                                                                                                                 |
| 28        | HEAD LOAD                          | HLD      | The HLD output controls the loading of the Read-Write head against the media.                                                                                                                                                                                                                                                          |
| 29        | TRACK GREATER<br>THAN 43           | TG43     | This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.                                                                                                                                                                                   |
| 30        | WRITE GATE                         | WG       | This output is made valid before writing is to be performed on the diskette.                                                                                                                                                                                                                                                           |

| PIN<br>NUMBER | PIN NAME                  | SYMBOL  | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------|---------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31            | WRITE DATA                | WO      | A 250 ns (MFM) or 500 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 32            | READY                     | READY   | This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.                                                                                                                                                                                                                                                                                                                                                                       |
| 33            | WRITE FAULT<br>VFO ENABLE | WF/VFOE | This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CHC byte in the ID field, VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark, it will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field. |
| 34            | TRACK 00                  | TROO    | This input informs the FD179X that the Read/Write head is positioned over Track 00.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 35            | INDEX PULSE               | ĪĒ      | This input informs the FD179X when the index hole is encountered on the diskette.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 36            | WRITE PROTECT             | WPRT    | This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 37            | DOUBLE DENSITY            | DDEN    | This pin selects either single or double density operation. When DDEN = 0, double density is selected. When DDEN = 1, single density is selected. This line must be left open on the 1792/4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

#### **ORGANIZATION**


The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

Oata Shift Register—This 8-bit register assembles serial data from the Read Data Input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register—This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register—This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.



FD179X BLOCK DIAGRAM

Sector Register (SR)—This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR)—This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR)—This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

CRC Logic—This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{14} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU)—The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

Timing and Controt—All computer and Floopy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has two different modes of operation according to the state of  $\overline{DDEN}$ . When  $\overline{DDEN}=0$  double density (MFM) is assumed. When  $\overline{DDEN}=1$ , single density (FM) is assumed.

AM Detector—The address mark detector detects ID, data and index address marks during read and write operations.

### PROCESSOR INTERFACE

The Interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signals RE during a Read operation or WE during a Write operation are interpreted as selecting the following registers:

| A1-A0 |   | READ (RE)       | WAITE (WE)       |
|-------|---|-----------------|------------------|
| 0     | 0 | Status Register | Command Register |
| 0     | 1 | Track Register  | Track Register   |
| 1     | 0 | Sector Register | Sector Register  |
| 1     | 1 | Data Register   | Data Register    |

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRO) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request le activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

#### FLOPPY DISK INTERFACE

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled.

#### **HEAD POSITIONING**

Five commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

The rales (shown in Table 1) can be applied to a Step-Direction Motor through the device interface.

Step—A 2 µs (MFM) or 4 µs (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

Direction (DIRC)—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.


When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond setting time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.

Table 1. STEPPING RATES

| CI | .K | 2 MHz  | 2 MHz  | 1 MHz  | 1 MHz    | 2 MHz          | 1 MHz          |
|----|----|--------|--------|--------|----------|----------------|----------------|
| ĎŌ | ĒΝ | 0      | 1      | 0      | <b>†</b> | *              |                |
| R1 | RO | TEST-1 | TEST-1 | TEST-1 | TEST -1  | TEST =0        | TEST           |
| 0  | 0  | 3 ms   | 3 ms   | 6 ma   | 8 me     | 184ps          | 368µ4          |
| 0  | 1  | 8 ms   | 6 ms   | 12 mg  | 12 ms    | 190,48         | 38 <b>0</b> µs |
| 1  | ٥  | 10 ms  | 10 ms  | 20 ms  | 20 ma    | 198µ6          | 396µ6          |
| 1  | 1  | 15 ms  | 15 ms  | 30 ma  | 30 ma    | 20 <b>6</b> µ# | 416µs          |

The Head Load (Ht.D) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active in remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load Timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



**HEAD LOAD TIMING** 

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

In summary for the Type I commands: if h = 0 and V = 0, HLD is reset. If h = 1 and V = 0. HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h=0 and V=1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h = 1 and V = 1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

### **DISK READ OPERATIONS**

Sector lengths of 128, 256, 512 or 1024 are obtain: ble in either FM or MFM formats. For FM, ODEN should be placed to logical "1." For MFM formats. DDEN should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table.)

For read operations, the FD179X requires FAW READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be

derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are delected. Th. FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes

During read operations (WG = 0), the  $\overline{VFOE}$  (Pin 33) is provided for phase lock loop synchronization. VFOE will go active when:

a) Both HLT and HLD are True

- b) Settling Time, if programmed, has expired
- c) The 179X is inspecting data off the disk
- If WF/VFOE is not used, leave open or tie to a 10K resistor to +5.

#### **DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect Input Is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive

For write operations, the FO179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM (DDEN = 1) and 250 ns pulses in MFM (DDEN = 0). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin-17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type It or III command is received, the TG43 signal output is updated.

### COMMAND DESCRIPTION

The F0179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

Table 2. COMMAND SUMMARY

|     | <del></del>      |     |   |   | Bi | TS |    |                  |                |
|-----|------------------|-----|---|---|----|----|----|------------------|----------------|
| TYP | E COMMAND        | 7   | 6 | 5 | 4  | 3  | 2  | 1                | 0              |
| į.  | Restore          | 0   | 0 | 0 | 0  | h  | ٧  | fş               | ŗ,             |
| 1   | Seek             | 0   | 0 | 0 | 1  | h  | ٧  | ľı.              | ťa             |
| 1   | Step             | 0   | 0 | 1 | u  | h  | ٧  | <b>r</b> ı       | Fo             |
| 1   | Step In          | 0   | 1 | 0 | ü  | h  | ٧  | r,               | r <sub>o</sub> |
| 1   | Step Out         | 0   | 1 | 1 | u  | h  | ٧  | $\mathbf{r}_{i}$ | ťo             |
| 11  | Read Sector      | 1   | 0 | 0 | m  | F, | E  | F,               | 0              |
| 11  | Write Sector     | 1   | 0 | 1 | m  | F, | E  | F,               | 80             |
| 111 | Read Address     | - 1 | 1 | 0 | 0  | 0  | E  | 0                | 0              |
| Ш   | Read Track       | 1   | 1 | 1 | 0  | 0  | E  | 0                | 0              |
| Ш   | Write Track      | 1   | 1 | 1 | 1  | 0  | E  | 0                | 0              |
| IV  | Force Interrrupt | 1   | 1 | 0 | 1  | ı, | 1, | Í,               | l <sub>o</sub> |

Note: Bits shown in TRUE form.

| Table 3. FLAG SUMMARY                                            |
|------------------------------------------------------------------|
| TYPEICOMMANDS                                                    |
| <br>h = Head Load Flag (Bit 3)                                   |
| h = 1, Load head at beginning<br>h = 0, Unload head at beginning |
| V = Verify flag (Bit 2)                                          |
| V = 1, Verify on destination track<br>V = 0, No verify           |
| r <sub>1</sub> r <sub>e</sub> = Stepping motor rate (Bits 1-0)   |
| Refer to Table 1 for rate summary                                |

u = Update flag (Bit 4)

u = 0, No update

u = 1, Update Track register

### Table 4. FLAG SUMMARY

### TYPE II & IK COMMANDS m = Multiple Record flag (Bit 4) m = 0, Single Record m = 1, Multiple Records a<sub>0</sub> = Data Address Mark (Bit 0) a. = 0, FB (Data Mark) Bo = 1, FB (Deleted Data Mark) E = 15 ms Delay (2MHz) E = 1, 15 ms delay E = 0, no 15 ms delay (Fz) S = Side Select Flag (1791/3 only) S = 0, Compare for Side 0 S = 1, Compare for Side 1 (F<sub>1</sub>) C = Side Compare Flag (1791/3 only) C = 0, disable side select compare C = 1, enable side select compare (F<sub>1</sub>) S = Side Select Flag (Bit 1, 1795/7 only) S = 0 Update SSO to 0 S = 1 Update SSO to 1 (F<sub>2</sub>) b = Sector Length Flag (Bit 3, 1975/7 only) Sector Length Field 00 01 10 11 1024 128 b = 0256 512 128 256 512 1024

Table 5. FLAG SUMMARY

| Table 5. FLAG SUMMAKT                                           |
|-----------------------------------------------------------------|
| YPE IV COMMAND                                                  |
| = Interrupt Condition flags (Bits 3-0)                          |
| 10 = 1, Not-Ready to Ready Transition                           |
| It = 1, Ready to Not-Ready Transition                           |
| i2 = 1, Index Pulse                                             |
| i3 = 1, immediate interrupt                                     |
| 1 <sub>3</sub> -1 <sub>0</sub> = 0, Terminate with no Interrupt |
|                                                                 |

### **TYPE I COMMANDS**

The Type I Commands Include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field  $(n_{\rm IP})$ , which determines the stepping motor rate as defined in Table 1.

The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h = 1, the head is loaded at the beginning of the command (HLD output is made active). If h = 0, HLD is deactivated. Once the head is loaded, the head will remain angaged until the FD179X receives a command that specifically disengages the head. If he FD179X is idle (busy = 0) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).


The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V = 1, a verification is performed, if V = 0, no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the


ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match but there is valid ID CRC, an interrupt is generated, and Seek Error Status bit (Status bit 4) is sel and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FD179X terminates the operation and sends an interrupt, (INTRQ).

The Step, Step-In, and Step-Out commands contain an Update flag (U). When U=1, the track register is updated by one for each step. When U=0, the track register is not updated.

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.




TYPE I COMMAND FLOW



TYPE I COMMAND FLOW

#### RESTORE (SEEK TRACK (I)

Upon receipt of this command the Track 00 (TROO) input is sampled. If TROO is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TROO is not active low, stepping pulses (pins 15 to 16) at a rate specified by the riro field are issued until the TROO input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the TROO input does not go active low after 255 stepping pulses, the FD179X terminates operation, inflerrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state.



TYPE I COMMAND FLOW

#### SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the Vitag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the the field, a verification takes place if the V flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command:

#### STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76, if the u flag is on, the Track Register is incremented by one. After a delay determined by the rino field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the no field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 misec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 misec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next en-

1793 DATA SHEET


countered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID there is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

| SST BURY PREST PRIC COST DATE AND TO STATE OF THE PRICE O |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VSS VSS VSE MOTE (15 de MOTE ( |
| 18 18 18 18 18 18 18 18 18 18 18 18 18 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| THE COMMANDE THE COMMANDE THE PROPERTY OF THE  |

TYPE II COMMAND

| Sector I                     | Sector Length Table                    |  |  |  |  |  |  |
|------------------------------|----------------------------------------|--|--|--|--|--|--|
| Sector Length<br>Field (hex) | Number of Byles<br>in Sector (decimal) |  |  |  |  |  |  |
| 00                           | 128                                    |  |  |  |  |  |  |
| 01                           | 256                                    |  |  |  |  |  |  |
| 02                           | 512                                    |  |  |  |  |  |  |
| 03                           | 1024                                   |  |  |  |  |  |  |

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m=0, a single sector is read or written and an interrupt is generated at the completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register until the sector regis-



TYPE II COMMAND

ter exceeds the number of sectors on the track or until the Force interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C=0, no side comparison is made. When C=1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.


The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'b' flag. The 'b' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatability, the 'b' flag should be set to a one. The

's' flag allows direct control over the SSO Line (Pin 25) and is set or reset at the beginning of the command, dependent upon the value of this flag.


#### **READ SECTOR**

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in doubte density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and



TYPE II COMMAND



TYPE # COMMAND

the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

| STATUS |                   |
|--------|-------------------|
| BIT 5  |                   |
| 1      | Deleted Data Mark |
| 0      | Data Mark         |

#### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the allfield of the command as shown below

| а | Data Address Mark (Bit 0) |
|---|---------------------------|
| 1 | Deleted Data Mark         |
| a | Data Mark                 |

The FD179X then writes the data field and generates DRO's to the computer. If the DRO is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated.

# TYPE III COMMANDS READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The

next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below.

| TRACK<br>ADDR | SIDE<br>NUMBER | SECTOR<br>ADDRESS |   | CRC<br>1 | CAC<br>2 |
|---------------|----------------|-------------------|---|----------|----------|
| 1             | 2              | 3                 | 4 | 5        | 6        |

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

#### READ TRACK


Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Road Track Command. An internal side compare is not performed during a Read Track.

### WRITE TRACK

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any dala byte from FB to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

| F | GAP<br>III | ID<br>AM | TRACK<br>NUMBER |  | SECTOR<br>NUMBER |  | CRC<br>1 | CRC<br>2 | GAP<br>II | DATA<br>AM | DATA FIELD |  | CRC<br>2 |
|---|------------|----------|-----------------|--|------------------|--|----------|----------|-----------|------------|------------|--|----------|
| Т | ID FIELD   |          |                 |  |                  |  |          |          | DATA FIEL | .D         |            |  |          |

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.





CONTROL BYTES FOR INITIALIZATION

| DATA PATTERN                                                       | FD179X INTERPRETATION                                                                                                                                                                                                  | FD1791/3 INTERPRETATION                                                                                                                                                               |
|--------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IN DR (HEX)                                                        | IN FM (DDEN = 1)                                                                                                                                                                                                       | IN MFM (DDEN = 0)                                                                                                                                                                     |
| 00 thru F4<br>F5<br>F6<br>F7<br>F8 thru FB<br>FC<br>FD<br>FE<br>FF | Write 00 thru F4 with CLK ≠ FF Not Allowed Not Allowed Generate 2 CRC bytes Write F8 thru F8, Clk ≠ C7, Preset CRC Write FC with Clk = D7 Write FD with Clk = FF Write FE, Clk ≠ C7, Preset CRC Write FF with Clk = FF | Write 00 thru F4, in MFM Write A1° in MFM, Preset CRC Write C2°° in MFM Generate 2 CRC bytes Write F8 thru F8, in MFM Write FC in MFM Write FD in MFM Write FE in MFM Write FF in MFM |

<sup>\*</sup>Missing clock transition between bits 4 and 5

<sup>\*\*</sup>Missing clock transition between bits 3 & 4





#### TYPE IV COMMAND

#### **FORCE INTERRUPT**

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the lathrough Is field to be a second to be set to be

Io = Not-Ready-To-Ready Transition

h = Ready-To-Not-Ready Transition

Iz = Every Index Pulse

I<sub>2</sub> = Immediate Interrupt (requires reset, see Note)

NOTE: If to - lo = 0, there is no interrupt generated but the current command is terminated and busy is reset. This is the only command that will enable the immediate interrupt to clear on a subsequent Load Command Register or Read Status Register.

#### STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below:

| (BITS) |    |    |    |    |    |            |    |
|--------|----|----|----|----|----|------------|----|
| 7      | 6  | 5  | 4  | 3  | 2  | 1          | 0  |
| \$7    | S6 | S5 | S4 | 53 | 82 | <b>S</b> 1 | SO |

Status varies according to the type of command executed as shown in Table 6.

#### FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD179X raises the Data Request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, in FM an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.


Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

#### IBM 3740 FORMAT-128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector, in order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

| NUMBER<br>OF BYTES | HEX VALUE OF<br>BYTE WRITTEN |
|--------------------|------------------------------|
| 40                 | FF (or 00)1                  |
| 6                  | 00                           |
| 1                  | FC (Index Mark)              |
| . <u>26</u>        | FF (or 00)                   |
| 6                  | 00                           |
| 1                  | FE (ID Address Mark)         |
| 1                  | Track Number                 |
| 1                  | Side Number (00 or 01)       |
| 1                  | Sector Number (1 thru 1A)    |
| 1                  | 00                           |
| 1                  | F7 (2 CRC's written)         |
| 11                 | FF (or 00)                   |
| 6                  | 00                           |
| 1                  | FB (Data Address Mark)       |
| 128                | Data (IBM uses E5)           |
| 1                  | F7 (2 CRC's written)         |
| 27                 | FF (or 00)                   |
| 247**              | FF (or 00)                   |

- \*Write bracketed field 26 times
- \*\*Continue writing until FD179X interrupts out. Approx. 247 byles.
- 1-Optional '00' on 1795/7 only.



JBM TRACK FORMAT

B-18 1793 DATA SHEET

#### IBM SYSTEM 34 FORMAT-256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byteto be written, there is one data request.

| NUMBER<br>OF BYTES | HEX VALUE OF<br>BYTE WRITTEN |  |  |  |
|--------------------|------------------------------|--|--|--|
| 80                 | 4E                           |  |  |  |
| 12                 | oc                           |  |  |  |
| 3                  | F6                           |  |  |  |
| 1                  | FC (Index Mark)              |  |  |  |
| 50*                | 4E                           |  |  |  |
| 12                 | oo                           |  |  |  |
| 1 1 2 3            | F5                           |  |  |  |
|                    | FE (ID Address Mark)         |  |  |  |
| l i i              | Track Number (0 thru 4C)     |  |  |  |
| l i                | Side Number (0 or 1)         |  |  |  |
| l l i              | Sector Number (1 thru 1A)    |  |  |  |
| l I i              | 01                           |  |  |  |
| l I i              | F7 (2 CRCs written)          |  |  |  |
| 22                 | 4E                           |  |  |  |
| 12                 | 00                           |  |  |  |
| 3                  | F5                           |  |  |  |
| 1                  | FB (Data Address Mark)       |  |  |  |
| 256                | DATA                         |  |  |  |
| 1                  | F7 (2 CRCs written)          |  |  |  |
| 54                 | 4E                           |  |  |  |
| 598**              | 4E                           |  |  |  |
|                    |                              |  |  |  |

### 1. NON-IBM FORMATS

Variations in the IBM format are possible to a limited extent if the following requirements are met: sector size must be a choice of 128, 256, 512, or 1024 bytes; gap size must be according to the following table. Note that the Index Mark is not required by the 179X. The minimum gap sizes shown are that which is required by the 179X, with PLL lock-up time, motor speed variation, etc., adding additional bytes.

|         | FM          | MFM                       |
|---------|-------------|---------------------------|
| Gap I   | 16 bytes FF | 32 bytes 4E               |
| Gap II  | 11 bytes FF | 22 bytes 4E               |
| •       | 6 bytes 00  | 12 bytes 00<br>3 bytes A1 |
| Gap III | 10 bytes FF | 24 bytes 4E<br>3 bytes A1 |
| **      | 4 bytes 00  | 8 bytes 00                |
| Gap IV  | 16 byles FF | 16 bytes 4E               |

<sup>\*</sup>Byte counts must be exact.

### **ELECTRICAL CHARACTERISTICS**

### **MAXIMUM RATINGS**

Voc With Respect to Vss (Ground) =15 to -0.3V Max. Voltage to Any Input With =15 to -0.3V Respect to Vas

Operating Temperature Storage Temperature

0°C to 70°C -55°C to +125°C

V<sub>DD</sub> = ID ma Nominal V<sub>CC</sub> = 35 ma Nominal

### OPERATING CHARACTERISTICS (DC)

TA = 0°C to 70°C,  $V_{00} = + 12V \pm .6V$ ,  $V_{00} = 0$  OV,  $V_{00} = + 5V \pm .25V$ 

| SYMBOL                   | CHARACTERISTIC                                                                                                             | MIN.       | MAX.                           | UNITS                        | CONDITIONS                                                                                                                   |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------|------------|--------------------------------|------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Ist. Icu. Ver Vor Vor Po | Input Leakage Output Leakage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Power Dissipation | 2.6<br>2.8 | 10<br>10<br>0.8<br>0.45<br>0.5 | <b>{&lt;&lt;&lt;&lt;}}</b> } | V <sub>M</sub> = V <sub>00</sub><br>V <sub>0M</sub> = V <sub>00</sub><br>I <sub>0</sub> = -100 μA<br>I <sub>0</sub> = 1.6 mA |

<sup>\*</sup>Write bracketed field 26 times
\*\*Continue writing until FD179X interrupts out. Approx. 596 bytes.


<sup>\*\*</sup>Byte counts are minimum, except exactly 3 bytes of A1 must be written.

### TIMING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C,  $V_{00} = +$  12V  $\pm$  .6V,  $V_{88} = 0$ V,  $V_{00} = +5$ V  $\pm$  .25V

### READ ENABLE TIMING

| SYMBOL | CHARACTERISTIC         | MIN.      | TYP, | MAX. | UNITS        | CONDITIONS |
|--------|------------------------|-----------|------|------|--------------|------------|
| TSET   | Setup ADDR & CS to RE  | 50        |      |      | nsec         | •          |
| THLD   | Hold ADDR & CS from RE | 10<br>400 |      |      | nsec<br>nsec | C. = 50 pf |
| TDRR   | DRQ Reset from RE      | -00       | 400  | 500  | nsec         | O. – 30 pi |
| TIRA   | INTRO Reset from RE    |           | 500  | 3000 | nsec         | See Note 5 |
| TDACC  | Data Access from RE    |           |      | 350  | nsec         | C. = 50 pf |
| TDOH   | Data Hold From RE      | 50        |      | 150  | nsec         | C. = 50 pf |




READ ENABLE TIMING


### WRITE ENABLE TIMING

| SYMBOL | CHARACTERISTIC         | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|--------|------------------------|------|------|------|-------|------------|
| TSET   | Setup ADDR & CS to WE  | 50   |      |      | nsec  |            |
| THLD   | Hold ADDR & CS from WE | 10   | l i  | i    | nsec  |            |
| TWE    | WE Pulse Width         | 350  |      |      | nsec  |            |
| TORR   | ORQ Reset from WE      |      | 400  | 500  | nsec  |            |
| TIRR   | INTRO Reset from WE    |      | 500  | 3000 | nsec  | See Note 5 |
| TDS    | Data Setup to WE       | 250  |      |      | nsec  |            |
| TDH ·  | Data Hold from WE      | 70   |      |      | nsec  |            |

### INPUT DATA TIMING:

| SYMBOL | CHARACTERISTIC        | MIN. | TYP. | MAX. | UNITS | CONDITIONS     |
|--------|-----------------------|------|------|------|-------|----------------|
| Tpw    | Raw Read Pulse Width  | 100  | 200  |      | nsec  | See Note 1     |
| tbc    | Haw Head Cycle Time   |      | 1500 |      | nsec  | 1800 ns @ 70°C |
| Tc     | RCLK Cycle Time       |      | 1500 |      | nsec  | 1800 ns @ 70°C |
| Tķi    | RCLK hold to Raw Read | 40   |      |      | nsec  | See Note 1     |
| Txz    | Raw Read hold to RCLK | 40   | İ    |      | nsec  |                |






1793 DATA SHEET B-21

WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz)


| SYMBOL | CHARACTERISTICS                 | MIN. | TYP.      | MAX. | UNITS        | CONDITIONS |
|--------|---------------------------------|------|-----------|------|--------------|------------|
| Twp    | Write Data Pulse Width          | 450  | 500       | 550  | nsec         | FM         |
|        |                                 | 150  | 200       | 250  | nsec         | MFM        |
| Twg    | Write Gate to Write Data        |      | 2         |      | μsec         | FM         |
| '""    |                                 |      | 1 1 1     |      | <b>µ</b> 5ес | MFM        |
| Toc    | Write data cycle Time           |      | 2,3, or 4 |      | изес         | ±CLK Error |
| Te     | Early (Late) to Write Data      | 125  |           |      | nsec         | MFM        |
| Th     | Early (Late) From<br>Write Data | 125  | :         | •    | nsec         | MFM        |
| Twf    | Write Gate off from WD          |      | 2         |      | <b>дзес</b>  | FM         |
|        |                                 |      | 1 1       |      | μsec         | MFM        |
| Twdl   | WD Valid to Clk                 | 100  | 1         |      | nsec         | CLK=1 MHZ  |
| ,,,_   |                                 | 50   |           |      | nsec         | CLK=2 MHZ  |
| Twd2   | WD Valid after CLK              | 100  | <b>!</b>  |      | nsec         | ÇLK=1 MHZ  |
|        |                                 | 30   | 1 1       |      | пѕес         | CLK=2 MHZ  |



WRITE DATA TIMING

### MISCELLANEOUS TIMING:

| SYMBOL | CHARACTERISTIC           | MIN.   | TYP. | MAX.     | UNITS | CONDITIONS  |
|--------|--------------------------|--------|------|----------|-------|-------------|
| TCD,   | Clock Duty (low)         | 230    | 250  | 20000    | nsec  | 1           |
| TCD2   | Clock Duty (high)        | 200    | 250  | 20000    | nsec  | ļ           |
| TSTP   | Step Pulse Output        | 2 or 4 |      | <b>†</b> | μsec  | See Note 5  |
| TOIA   | Dir Setup to Step        | 1      | 12   |          | μsec  | ± CLK ERROR |
| TMR    | Master Reset Pulse Width | 50     |      |          | μSΘC  | I OF VENHOL |
| TIP    | Index Pulse Width        | 10     |      |          | μsec  | Soo Note F  |
| twe i  | Write Fault Pulse Width  | 10     | l ,  | ]        | μsec  | See Note,5  |



### NOTES:

- 1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
- 2. A PPt. Data Separator is recommended for 8" MFM.
- tbc should be 2 μs. nominal in MFM and 4 μs nominal in FM. Times double when CLK = 1 MHz.
   RCLK may be high or low during RAW READ (Polarity
- is unimportant).
- 5. Times double when clock = 1 MHz.

Table 6. STATUS REGISTER SUMMARY


| віт | ALL TYPE I<br>COMMANDS | READ<br>ADDRESS | READ<br>SECTOR | READ<br>TRACK | WRITE<br>SECTOR | WRITE<br>TRACK   |
|-----|------------------------|-----------------|----------------|---------------|-----------------|------------------|
| 57  | NOT READY              | NOT READY       | NOT READY      | NOT READY     | NOT READY       | NOT READY        |
| S6  | WRITE<br>PROTECT       | 0               | 0              | 0             | WRITE .         | WAITE<br>PROTECT |
| S5  | HEAD LOADED            | 0               | RECORD TYPE    | 0             | WRITE FAULT     | WRITE FAULT      |
| \$4 | SEEK ERROR             | ANF             | RNF            | 0             | ANF             | 0                |
| S3  | CRC ERROR              | CRC ERROR       | CRC ERROR      | 0             | CRC ERROR       | 0                |
| S2  | TRACK 0                | LOST DATA       | LOST DATA      | LOST DATA     | LOST DATA       | LOST DATA        |
| S1  | INDEX                  | DRQ             | DRQ            | DRO           | DRQ             | DRQ              |
| so  | BUSY                   | BUSY            | BUSY           | BUSY          | BUSY            | BUSY             |

### STATUS FOR TYPE I COMMANDS

| BIT NAME       | MEANING                                                                                                                                                                            |
|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S7 NOT READY   | This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR. |
| S6 PROTECTED   | When set, indicates Write Protect is activated. This bit is an inverted copy of WAPT input.                                                                                        |
| S5 HEAD LOADED | When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.                                                                         |
| S4 SEEK ERROR  | When set, the desired track was not verified. This bit is reset to 0 when updated.                                                                                                 |
| S3 CRC ERROR   | CRC encountered in ID field.                                                                                                                                                       |
| S2 TRACK 00    | When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.                                                                      |
| S1 INDEX       | When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.                                                                                  |
| SO BUSY        | When set command is in progress. When reset no command is in progress.                                                                                                             |

### STATUS FOR TYPE II AND III COMMANDS

| BIT NAME                       | MEANING                                                                                                                                                                                                                                            |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S7 NOT READY                   | This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type It and III Commands will not execute unless the drive is ready. |
| S6 WRITE PROTECT               | On Read Record: Not Used. On Read Track; Not Used, On any Write: It indicates a Write Protect. This bit is reset when updated.                                                                                                                     |
| S5 RECORD TYPE/<br>WRITE FAULT | On Read Record: It indicates the record-type code from data field address mark.<br>1 = Deleted Data Mark, 0 = Data Mark, On any Write: It indicates a Write Fault. This bit is reset when updated.                                                 |
| S4 RECORD NOT<br>FOUND (RNF)   | When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.                                                                                                                                     |
| S3 CRC ERROR                   | If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.                                                                                                              |
| S2 LOST DATA                   | When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.                                                                                                                               |
| SI DATA REQUEST                | This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.                                                                   |
| SO BUSY                        | When set, command is under execution, When reset, no command is under execution.                                                                                                                                                                   |



This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any intringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

```
APPENDIX C: FIRMWARE LISTING
 'DISK MOSS 2.2 MONITOR'
 TITLE
 280
 MACLIB
 PAGE
 64
 DISK MOSS MONITOR (VERSION 2.2)
 14 JUNE 1980
ALL RIGHTS RESERVED BY ROBERT B. MASON
 MOSS:
F000
 ORG
 OF OOOH
 EQU
EQU
 ROM START ADDRESS
VECTOR FOR WARM RESTART
NUMBER OF BREAKPOINTS
 OF COOR
F000 =
 ROM:
 WSVEC:
 0000 =
 0002 =
0013 =
0000 =
 NBKPTS:
 NUMBER OF BREAKPOINTS
ASCII DC3
ASCII CARRIAGE RETURN
ASCII LINE FEED
ASCII FORM FEED
ASCII CONTRL CHAR TO RING THE BELL
ADDRESS OF I/O CONTROL BYTE
SERIAL DATA PORT BASE ADDRESS
SERIAL INTERRUPT ENABLE REGISTER
SERIAL INTERRUPT IDENTIFICATION RE
SERIAL LINE CONTROL REGISTER
SERIAL MODEM CONTROL REGISTER
SERIAL LINE STATUS REGISTER
 13H
0DH
 CTRLS:
 ČR:
LF:
 000A =
 OAH
 000C
0007
 FMFD:
 0CH
 BELL:
 Ξ
 0003 =
 IOBYTE:
0020 =
0021 =
0022 =
0023 =
 SDATA:
SINTEN:
 ŽOH
SDATA+1
 SIDENT:
SLCTRL:
SMDMCT:
SLSTAT:
 SDATA+2
SDATA+3
SDATA+4
 ŏŏž5 =
 SDATA+5
 0026 =
 SMDMST:
 EOU
 SDATA+6 :SERIAL MODEM STATUS REGISTER
 ŠPSV:
0006 ≈
 EQU
 :STACK POINTER SAVE LOCATION
 REGISTER STORAGE DISPLACEMENTS FROM
 NORMAL SYSTEM STACK LOCATION.
 EQU
EQU
EQU
EQU
 ALOC:
BLOC:
CLOC:
DLOC:
ELOC:
FLOC:
HLOC:
LLOC:
PLOC:
SLOC:
TLOC:
0015 =
 15H
0013 =
0012 =
0011 =
 13H
12H
11H
0010 =
 10H
 EQU
EQU
EQU
0014 =
 14H
0014 = 0031 = 0030 = 0017 = 0035 = 0025
 31H
 30H
 EQU
EQU
EQU
 34H
 17H
35H
25H
 TLOCX:
 EQU
 20H
 LLOCX:
0020 =
 APLOC:
BPLOC:
CPLOC:
DPLOC:
 EQU
0009 =
 9
 EQU
EQU
EQU
EQU
000B =
 11
000A =
 10
0000 =
 132
14
1752.3
0000
 EPLOC:
 FPLOC:
HPLOC:
LPLOC:
XLOC:
YLOC:
RLOC:
 EQU
EQU
EQU
EQU
EQU
8000
000F
000E
0007
0005
0002
 =
 =
 ILOC:
 DISK CONTROLLER UNIQUE EQUATES
```

```
CP/M MACRO ASSEM 2.0
 DISK MOSS 2.2 MONITOR
 #002
 EQU
EQU
 DISK STATUS PORT
 0030 =
0030 =
 DSTAT
 DSTAT
 DCMMD
 0031 = 0032 = 0034 =
 EQU
EQU
EQU
 DSTAT+1
DSTAT+2
 DTRCK
DSCTR
 DISK TRACK PORT
DISK SECTOR PORT
 DDATA
DFLAG
 DSTAT+3 DISK DATA PORT
DSTAT+4 DISK FLAG PORT
DSTAT+4 DISK CONTROL PORT
 0034 =
 DCNTL
 EQU
 ;ACTIVE DISK NUMBER
 0040 =
 DISKNO: EQU
 40H
 TRACK:
SECTOR:
 EQU
 DISKNO+1
TRACK+1
SECTOR+1
 0041 =
 0042 =
0043 =
0044 =
 ;SIDE SELECT HOLD AREA
;SECTORS PER TRACK HOLD
;SINGLE/DOUBLE SIDED SWITCH HOLD
;STEP RATE SAVE AREA
 SIDE:
SPI:
 ĒŅŪ
 SIDE+1
 EQU
 0045 =
0045 =
0047 =
 TWOSID:
 EQU
 SPT+1
 STPRAT:
 EQU
 46H
 EQU
EQU
EQU
EQU
EQU
EQU
EQU
 47H
STATUS+1
 STATUS:
 0048 =
 CMND:
 49H :LAST USED DRIVE
LUNIT+1 :CURRENT DRIVE
 0049 =
 LUNIT:
 CUNIT:
RWFLG:
HSTBUF:
IDSV:
TBUF:
 004Á
 =
 004B =
 4BH
 004C
004E
 HOST BUFFER ADDRESS
DISK ID SAVE AREA
 4CH
 =
 4EH
 0080 =
 JUMP TARGETS FOR BASIC INPUT/OUTPUT
F000 C35BF0
F003 C346F6
F006 C356F6
F009 C37CF6
F00C C310F6
F012 C323F6
F015 C36AF1
F018 C36AF1
 ČBOOT:
 INIT
 JMP
 COLD START
 CONIN:
 JMP
 CI
 CONSOLE INPUT
 READER INPUT
CONSOLE OUTPUT
 JMP
 READER:
 RI
 CONOUT:
 JMP
 CO
 PUNCH OUTPUT
PUNCH OUTPUT
LIST OUTPUT
CONSOLE STATUS
PUT IOBYTE INTO (A)
(C) HAS A NEW IOBYTE
MEMORY LIMIT CHECK
TIODEE DEFINE 1999
 JMP
 PO
 PUNCH:
 LŎ
CSTS
IOCHK
 LIST:
 JM P
 JMP
 CONST:
 JМР
F015 C36AF1
F018 C365F1
F01B C38AF0
F01E C394F6
F021 C394F6
F024 C3CFF3
 JMP
 IOSET
 JMP
 MEMCK
 IODEF - DEFINE USER I/O ENTRY POINT SPCL - I/O CONTROL BREAKPOINT ENTRY POINT
 RTS
RTS
 JMP
 JMP
 REST
 JMP
 TBL CONTAINS THE ADDRESSES OF THE ACTION ROUTINES THE EXECUTIVE USES IT TO LOOK UP THE DESIRED ADDRESS.
F027 F8F0
F029 5EF5
F02B 09F1
 ŤBL:
 DW
 ASGN
 BOOT
QPRT
DISP
 DW
 DW
 FO2D ACF1
 DW
F02D ACF1
F02F 09F1
F033 FDF1
F033 FDF1
F037 4DF2
F039 09F1
F03D 09F1
F03D 09F1
 DW
 QPRT
 DW
 F.(LL
 DW
 COTO
 DW
 HEXN
 DW
 INPT
 QPRT
 DW
 DW
 OPRT
 OPRT
MOVE
 DW
 D₩
F041
 09F1
 DW
 QPRT
F043 55F2
F045 A7F5
F047 BDF5
 DW
 OUPT
 DW
 PARM
 DW
 QPARM
F049 F6F4
 DW
 READ
F04B 67F2
 DW
 SUBS
```

```
CP/M MACRO ASSEM 2.0
 #003
 DISK MOSS 2.2 MONITOR
 FO4D 8FF2
 DW
 MIEST
 F04F 09F1
 QPRT
 DW
 F051 91F1
 DW
 COMP
 F053 F7F4
F055 ECF2
F057 9FF4
F059 82F1
 WRITE
 DW
 XMNE
 DW
 DW
 18250
 DW
 BYE
 THE COLD INITIALIZATION CODE
 DISABLE INTERRUPTS
SP. 3FH USE STACK TO INITIALIZE RESTARTS
H, JMP*256 : WITH RESTART BROOKERS
F05B F3
F05C 313F00
F05F 2100C3
F062 11B2F6
F065 0610
 INIT:
 DΙ
 ĽXI
ĽXI
 WITH RESTART ERROR VECTO
 D. RSTER
 LXI
 ; 16 TIMES (64 BYTES)
 B, 16
 MVI
 F067 D5
F068 E5
 INIT1:
 PUSH
 D
 PUSH
 Н
 INIT 1
 DJNZ
 F069+10FC
F06B 3195F0
F06E 3E00
 2 ;SET UP TEMPORARY STACK
; SKIP THE NEXT INST
;SAVE A BYTE HERE
 SP.FAKE-2
 LXI
 MVI
 F06F
 ORG
 MEMSIZ CALCULATES THE TOP OF CONTIGUOUS RAM. IT SEARCE FROM THE BOTTOM UP UNTIL A NON-RAM LOCATION IS FOUND. IT THEN TAKES OFF FOR MONITOR WORK SPACE
 IT SEARCHES
 NEEDS AND RETURNS THE VALUE IN (H.L).
 MONITOR START LOCATION
 FO6F C5
 MEMSIZ: PUSH
 В
 F070 0100F0
 B, ROM
 LXI
 F073 21FFFF
 LXI
 H_{\bullet} - 1
 START OF MEMORY ADDRESS SPACE
 F076 24
F077 7E
F078 2F
F079 77
 MEMSZ1: INR
 Н
 MOV
CMA
 A,M
 MOV
 M, A
 F07A BE
F07B 2F
F07C 77
 CMP
 Μ
 CMA
 M.A
MEMSZ2
 MOV
 JRNZ
 F07D+2004
F07F 7C
F080 B8
 VOM
 :SEE IF ON MONITOR BORDER
 Ă,H
 CMP
 JRNZ
 MEMSZ 1
 F081+20F3
F083 25
F084 01DEFF
 DCR
LXI
 :TAKE OFF WORKSPACE
 MEMSZ2:
 н
 B, EXIT-ENDX-3*NBKPTS+1
 F087 09
 DAD
 В
 F088 C1
 POP
 В
 :(B.C) IS UNPREDICTABLE DURING INIT
 F089 C9
 RET
 ROUTINE MEMCHK FINDS THE CURRENT TOP OF CONTIGUOUS MEMORY
 (LESS THE MONITOR WORKSPACE) AND RETURNS THE VALUE.
 :SAVE (H,L)
 F08A E5
 MEMCK:
 PUSH
 F08B CD6FF0
F08E 7D
F08F D63C
 CALL
 MEMSIZ
 GET THE RAM SIZE
 A L
 :TAKE OFF WORK SPACE
 SUI
 JRNC
 MEMCKO
 F091+3001
F093 25
F094 44
 DCR
 MOV
 B,H
 MEMCKO:
 F095 E1
 PŌP
 F096 C9
 RET
```

| CP/M MACRO ASSEM 2.0                                                                                                         | #004                                                    | DISK MOS                                                               | SS 2,2 MONITOR                                                                                                                                                                                                                                                                               |
|------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F097 99F0 FAKE:<br>F099 F9<br>F09A 1145F4<br>F09D EB<br>F09E 011D00                                                          | DW<br>SPHL<br>LXI<br>XCHG<br>LXI<br>LDIR                | FAKE+2<br>D,EXIT<br>B,ENDX-                                            | EXIT                                                                                                                                                                                                                                                                                         |
| FOA1+EDBO<br>FOA3 010600<br>FOA6 D5<br>FOA7 E1<br>FOA8 2B                                                                    | LXI<br>PUSH<br>POP<br>DCX<br>LDIR                       | B,3*NBKI<br>D<br>H<br>H                                                | PTS                                                                                                                                                                                                                                                                                          |
| FOA9+EDBO<br>FOAB 21E8FF<br>FOAE 39<br>FOAF E5<br>FOBO 23<br>FOB1 23<br>FOB2 220600<br>FOB5 160A<br>FOB7 C5 INIT2<br>FOB8 15 | LXI<br>DAD<br>PUSH<br>INX<br>INX<br>SHLD<br>MVI         | H,-24<br>SP<br>H<br>H<br>H<br>SPSV<br>D,10<br>B<br>D<br>INIT2          | ;ADJUST USER STACK LOCATION ;SAVE THE STACK INITIAL VALUE ;INITIALIZE REGISTER STORAGE AREA ;LOOP CONTROL                                                                                                                                                                                    |
| FOB9+20FC ; INSI<br>FOBB CD59F5<br>FOBE CD9FF4<br>FOC1 CD94F6<br>FOC4 2190F4<br>FOC7 CD95F6<br>FOCA+1843                     | ERT I/O IN<br>CALL<br>CALL<br>CALL<br>LXI<br>CALL<br>JR | DINIT<br>18250<br>RTS                                                  | HERE ;SEE IF AUTO BOOT WANTED ;INITIALIZE THE 8250 G ;LOG ONTO THE SYSTEM ;GO TO MONITOR EXECUTIVE                                                                                                                                                                                           |
| R∩                                                                                                                           | UTINE EXF<br>CHARACT<br>ON ENTR                         | ER OF TH                                                               | E PARAMETER. IT EXPECTS THE FIRST<br>E PARAMETER TO BE IN THE A REGISTER                                                                                                                                                                                                                     |
| FOCC 0601 EXF:<br>FOCE 210000<br>FOD1+180C                                                                                   | MVI<br>LXI<br>JR                                        | B, 1<br>H, 0<br>EX1                                                    | SET UP FOR ONE PARAMETER :FIRST CHARACTER IN A ALREADY                                                                                                                                                                                                                                       |
| •                                                                                                                            | AND DEV THE NUM ON ENTRY S CURRENT TAKES 1              | VELOPS A UBER OF PA US A CAU US EQUENCE: PARAMETU THE LAST OFFED. A NO | ARAMETERS FROM THE CONSOLE 16 BIT HEXADECIMAL FOR EACH ONE. ARAMETERS WANTED IS IN THE B REG RRIAGE RETURN WILL TERMINATE THE A BLANK OR A COMMA WILL END THE ER ENTRY. EACH PARAMETER ONLY UIGITS TYPED IN; ANY EXCESS IS ON-HEX DIGIT WILL TERMINATE THE AND CAUSE A WARM BOOT OF THE MON. |
| ÅS3:                                                                                                                         | DJNZ                                                    | AS2                                                                    | ;PART OF THE ASSIGN CODE                                                                                                                                                                                                                                                                     |
| FOD 3+1079  FOD 5+2032 FOD 7 05 FOD 8 C8 FOD 9 210000 FOD CD7BF3 FOD CD80F3  FOE 3+3808                                      | JRNZ DCR RZ LXI CALL MOV CALL JRC                       | QPRT B H.O ECHO C.A NIBBLE EX2                                         | :NON-ZERO IS ERROR  MORE PARAMETERS?  NO. RETURN :INITIALIZE PARAMETER :GET NEXT NUMBER :SAVE CHAR FOR LATER USE :NOT A NUMBER. JUMP                                                                                                                                                         |

| CP/M MACRO ASSE                                                                                                         | M 2.0   | #005                                                                    | DISK MO                                                                      | SS 2.2 MONITOR                                                                                                                                                                                      |
|-------------------------------------------------------------------------------------------------------------------------|---------|-------------------------------------------------------------------------|------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FOE5 29<br>FOE6 29<br>FOE7 29<br>FOE8 29<br>FOE9 <b>B</b> 5                                                             |         | DAD<br>DAD<br>DAD<br>DAD<br>ORA                                         | H<br>H<br>H<br>L                                                             | ;MULTIPLY BY 16 ;ADD ON NEW DIGIT                                                                                                                                                                   |
| FOEA 6F                                                                                                                 |         | MOV<br>Jr                                                               | L.A<br>EXO                                                                   | GO GET NEXT DIGIT                                                                                                                                                                                   |
| FOEB+18EF<br>FOED E3<br>FOEF E5<br>FOEF 79<br>FOFO CDC3F3                                                               | EX2:    | XTHL<br>PUSH<br>MOV<br>CALL<br>JRNC                                     | H<br>A.C<br>P2C<br>EX3                                                       | PUT UNDER RETURN ADDRESS ON STACK<br>RESTORE RETURN ADDRESS<br>REGET THE LAST CHARACTER<br>TEST FOR DELIMITER<br>JUMP IF NOT CARRIAGE RETURN                                                        |
| F0F3+30E0                                                                                                               |         | DJNZ                                                                    | QPRT                                                                         | ;CARRET WITH MORE PARAM MEANS ERROR                                                                                                                                                                 |
| F0F5+1012<br>F0F7 C9                                                                                                    |         | RET                                                                     |                                                                              |                                                                                                                                                                                                     |
|                                                                                                                         | MAIN.   | ACTION R                                                                | OUTINES                                                                      |                                                                                                                                                                                                     |
|                                                                                                                         | LOGIC   | AL ASSIG                                                                | NMENT OF                                                                     | PERIPHERALS                                                                                                                                                                                         |
|                                                                                                                         | THIS R  | PERIPHE<br>ALTERS<br>CURRENT<br>CONSOLE                                 | RALS TO ! IOBYTE (I ASSIGNM) READER                                          | THE ASSIGNMENT OF PHYSICAL THE FOUR LOGICAL DEVICE TYPES. IT MEMORY LOCATION 0003) TO MATCH THE ENT. THE FOUR LOGICAL DEVICES ARE , LIST, AND PUNCH. IN ALL CASES, IS SET UP AS THE DEFAULT DEVICE. |
| FOF8 CD7BF3<br>FOFB 216EF1<br>FOFE 110500<br>F101 0604<br>F103 BE                                                       | ASGN:   | CALL<br>LXI<br>LXI<br>MVI<br>CMP<br>JRZ                                 | ECHO<br>H, ALT<br>D, APT-AI<br>B, 4<br>M<br>AS1                              | GET THE LOGICAL DEVICE DESIRED START OF CONVERSION TABLE  TO DISTANCE BETWEEN LOGICAL CONUMBER OF LOGICAL CHOICES  IS THIS ONE IT?  YES, JUMP                                                       |
| F104+2842<br>F106 19                                                                                                    |         | DAD<br>DJNZ                                                             | D<br>ASO                                                                     | ;NO, GO TO NEXT LOGICAL ENTRY                                                                                                                                                                       |
| F107+10FA<br>F109 218CF4<br>F10C CD98F6                                                                                 | QPRT:   | LXI<br>CALL                                                             | H OMSG<br>PRTWA                                                              | GET ADDRESS OF QUESTION MARK MSG                                                                                                                                                                    |
| •                                                                                                                       | THE W   | ARM STAR                                                                |                                                                              | •                                                                                                                                                                                                   |
| F10F 2A0600                                                                                                             | WINIT:  | LHLD                                                                    | SPSV                                                                         | RESET THE STACK                                                                                                                                                                                     |
| F112 F9<br>F113 210FF1<br>F116 E5<br>F117 220100<br>F11A 3EC3<br>F11C 320000<br>F11F CDA9F6<br>F122 CD78F3<br>F125 D641 | WINITA: | SPHL<br>LXI<br>PUSH<br>SHLD<br>MVI<br>STA<br>CALL<br>CALL<br>SUI<br>JRC | H, WINIT<br>H<br>WSVEC+1<br>A, OC3H<br>WSVEC<br>CRLF<br>DECHO<br>'A'<br>QPRT | RESET RETURN AND WARM START VECTOR  START A NEW LINE GET THE COMMAND GET RID OF ASCII ZONE BAD COMMAND                                                                                              |
| F127+38E0<br>F129 FE1A                                                                                                  |         | CPI<br>JRNC                                                             | 'Z'-'A'-<br>QPRT                                                             | +1 ;CHECK UPPER LIMIT<br>;BAD COMMAND                                                                                                                                                               |
| F12B+30DC<br>F12D 87<br>F12E 5F                                                                                         |         | ADD<br>MOV                                                              | A<br>E,A                                                                     | DOUBLE IT FOR TABLE OFFSET SET UP FOR DOUBLE ADD                                                                                                                                                    |
| F12F 1600<br>F131 0602                                                                                                  |         | MVI<br>MVI                                                              | D, 0<br>B, 2                                                                 | ;SET UP FOR TWO PARAMETERS                                                                                                                                                                          |

| CP/M MACRO ASSE                                                                 | M 2.0         | #006                                           | DISK MOS                             | SS 2.2 MONITOR                                                                                                                                  |
|---------------------------------------------------------------------------------|---------------|------------------------------------------------|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| F133 2127F0<br>F136 19<br>F137 7E<br>F138 23<br>F139 66<br>F13A 6F<br>F13B E9   |               | LXI<br>DAD<br>MOV<br>INX<br>MOV<br>MOV<br>PCHL | H,TBL<br>D<br>A,M<br>H,M<br>L,A      | GET ACTION ROUTINE ADDRESS ;LOAD H,L INDIRECT ;GO TO ACTION ROUTINE                                                                             |
|                                                                                 | FILL          | ACTION R                                       | OUTINE                               |                                                                                                                                                 |
|                                                                                 |               | DETERMI                                        | NED CONSI                            | LLS A BLOCK OF MEMORY WITH A USER-<br>TANT. IT EXPECTS THREE PARAMETERS<br>N THE FOLLOWING ORDER:                                               |
|                                                                                 |               | START A<br>FINISH<br>FILL VA                   | ADDRESS -                            |                                                                                                                                                 |
| F13C CD86F3<br>F13F 71<br>F140 CD8FF3                                           | FILL:<br>FIO: | CALL<br>MOV<br>CALL<br>JRNC                    | EXPR3<br>M.C<br>HILO<br>FIO          | GET THREE PARAMETERS PUT DOWN THE FILL VALUE INCREMENT AND CHECK THE POINTER NOT DONE YET, JUMP                                                 |
| F143+30FA<br>F145 D1                                                            |               | POP<br>JR                                      | D<br>WINIT                           | RESTORE STACK POINTER IN CASE STACK WAS OVERWRITTEN                                                                                             |
| F146+18C7                                                                       | •             | JN                                             | MILITI                               | , SINCE WES CVERRETITEN                                                                                                                         |
| F148 50<br>F149 0604<br>F14B CD78F3<br>F14E 23<br>F14F BE                       | Å51:<br>AS2:  | MOV<br>MVI<br>CALL<br>INX<br>CMP<br>JRNZ       | D,B<br>B,4<br>DECHO<br>H<br>M<br>AS3 | SAVE THE COUNTER RESIDUE<br>LOOP CONTROL<br>GET THE NEW ASSIGNMENT<br>INCREMENT POINTER<br>SEE IF THIS IS IT                                    |
| F150+2081<br>F152 68<br>F153 2D<br>F154 42<br>F155 2603<br>F157 05              |               | MOV<br>DCR<br>MOV<br>MVI<br>DCR<br>JRZ         | L,B<br>L<br>B,D<br>H,3<br>B          | SAVE THE RESIDUE TO FORM ASGT<br>ADJUST VALUE<br>REGET THE LOGICAL RESIDUE<br>SET UP THE IOBYTE MASK<br>ADJUST THIS ONE ALSO<br>NO SHIFT NEEDED |
| F158+2804<br>F15A 29<br>F15B 29                                                 | AS4:          | DAD<br>DAD<br>DJNZ                             | H<br>H<br>AS4                        | ;SHIFT THE MASKS INTO POSITION<br>:NOT DONE YET, JUMP                                                                                           |
| F15C+10FC<br>F15E 3A0300<br>F161 B4<br>F162 AC<br>F163 B5<br>F164 4F<br>F165 79 | AS5:          | LDA<br>ORA<br>XRA<br>ORA<br>MOV<br>MOV         | IOBYTE<br>H<br>H<br>C.A<br>A.C       | MASK THE DESIRED ASSIGNMENT IN LOGICAL ASGT BITS NOW OFF PUT IN NEW VALUE                                                                       |
| F165 79<br>F166 320300<br>F169 C9<br>F16A 3A0300<br>F16D C9                     | IOCHK:        | STA<br>RET<br>LDA<br>RET                       | IOBYTE                               | ;SAVE NEW ASSIGNMENTS                                                                                                                           |
| F16E 4C<br>F16F 32<br>F170 31<br>F171 4C<br>F172 54                             | ÅLT:          | DB<br>DB<br>DB<br>DB<br>DB                     | 'L'<br>'2'<br>'1'<br>'L'<br>'T'      | LOGICAL LIST DEVICE TABLE USER DEVICE #2 USER DEVICE #1 LIST TO HIGH SPEED PRINTER LIST TO TTY                                                  |
| F173 50<br>F174 32<br>F175 31                                                   | APT:          | DB<br>DB<br>DB                                 | 191<br>121<br>111                    | LOGIPAL PUNCH DEVICE TABLE<br>USER DEVICE #2<br>USER DEVICE #1                                                                                  |

| CP/M MACRO ASSE                                                                                              | M 2.0          | #007                                                           | DISK MO                                                           | SS 2.2 MONITOR                                                                                                                                                                                                                                         |
|--------------------------------------------------------------------------------------------------------------|----------------|----------------------------------------------------------------|-------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F176 50<br>F177 552<br>F1778 331<br>F1779 331<br>F1770 554<br>F1770 431<br>F177F 431<br>F177F 451<br>F180 54 | ART:           | DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB | P; 12; 12; 12; 14; 15; 16; 17; 17; 17; 17; 17; 17; 17; 17; 17; 17 | PUNCH TO HIGH SPEED PUNCH PUNCH TO TTY LOGIPAL READER DEVICE TABLE USER DEVICE #2 USER DEVICE #1 READER TO HIGH SPEED READER READER TO TTY LOGIPAL CONSOLE DEVICE TABLE USER DEVICE #1 CONSOLE TO BATCH (PRINTER OR PTR) CONSOLE TO CRT CONSOLE TO TTY |
|                                                                                                              | THE B          | OF THE RESPOND CHARACT                                         | SYSTEM.<br>TO ANYT!<br>ERS. WHI<br>IS RETUI                       | ED TO PREVENT UNAUTHORIZED USAGE THE SYSTEM LOCKS UP AND WILL NOT HING OTHER THAN TWO ASCII BELL EN IT SEES THEM CONSECUTIVELY, RNED TO THE MONITOR WITHOUT ALTERING                                                                                   |
| F182 0602<br>F184 CD8FF6<br>F187 FE07<br>F189+20F7                                                           | BYE:<br>BYE1:  | MVI<br>CALL<br>CPI<br>JRNZ                                     | B,2<br>CONI<br>BELL<br>BYE                                        | SET UP FOR TWO CHARACTERS GO READ THE CONSOLE SEE IF AN ASCII BELL NO, START OVER AGAIN                                                                                                                                                                |
| F18B CD7EF3<br>F18E+10F4                                                                                     |                | CALL<br>DJNZ                                                   | ECH1<br>BYE1                                                      | ECHO THE BELL<br>NOT YET, GET NEXT ONE                                                                                                                                                                                                                 |
| F190 c9                                                                                                      | . cour         | RET                                                            | Thir                                                              | RETURN TO MONITOR                                                                                                                                                                                                                                      |
|                                                                                                              | · ·            | ARE ROUT                                                       |                                                                   | THE DIRECT OF MEMORY AGAINST PAGE                                                                                                                                                                                                                      |
|                                                                                                              | THIS R         | OTHER.<br>IS DETE<br>DISPLAY                                   | IF ADIFI<br>CTED, THI<br>ED. ALON                                 | TWO BLOCKS OF MEMORY AGAINST EACH FERENCE IN THE RELATIVE ADDRESSES E ADDRESS OF THE FIRST BLOCK IS G WITH ITS CONTENTS AND THE CONTENTS OCK'S SAME RELATIVE ADDRESS.                                                                                  |
| F191 CD86F3<br>F194 OA<br>F195 C5<br>F196 46<br>F197 B8                                                      | COMP:<br>CMPA: | CALL<br>LDAX<br>PUSH<br>MOV<br>CMP<br>JRZ                      | EXPR3 B B B CMPB                                                  | GO GET THREE PARAMETERS GET SOURCE 2 DATA SAVE SOURCE 2 POINTER READ SOURCE 1 DATA COMPARE DATA JUMP IF OK                                                                                                                                             |
| F198+280C<br>F19A F5<br>F19B CDFBF5<br>F19E 78<br>F19F CDF4F5<br>F1A2 F1<br>F1A3 CDE6F5                      |                | CALL<br>MOV<br>CALL<br>POP<br>CALL                             | PSW<br>LADRB<br>A.B<br>DASH1<br>PSW<br>HEX1                       | SAVE SOURCE 2 DATA WRITE THE ADDRESS GET SOURCE 1 DATA FORMAT REGET SOURCE 2 DATA OUTPUT IT                                                                                                                                                            |
| F1A6 C1<br>F1A7 CD9BF3                                                                                       | СМРВ:          | POP<br>CALL<br>JR                                              | B<br>HILOXB<br>CMPA                                               | INCREMENT SOURCE 1 POINTER AND SEE JUMP IF NOT DONE YET                                                                                                                                                                                                |
| F1AA+18E8                                                                                                    | ;              |                                                                |                                                                   |                                                                                                                                                                                                                                                        |
|                                                                                                              | : DISPL        |                                                                | N ROUTINE                                                         | E<br>SPLAYS A BLOCK OF MEMORY ON THE                                                                                                                                                                                                                   |
|                                                                                                              |                | CURRENT<br>MUST SPI<br>THE DISI<br>PER DISI                    | CONSOLE<br>ECIFY THE<br>PLAY IS (<br>PLAY LINE                    | DAVICE (CONSOLE DUMP). THE USER E START AND FINISH ADDRESSES. DRGANIZED TO DISPLAY UP TO 16 BYTES E, WITH ALL COLUMNS ALIGNED SO THE SAME LAST HEX DIGIT IN ITS ADDR                                                                                   |

| CP/M MACRO ASSE                                                                                              | M 2.0          | #008                                                              | DISK MO                                                            | SS 2.2 MONITOR                                                                                                                                                                      |
|--------------------------------------------------------------------------------------------------------------|----------------|-------------------------------------------------------------------|--------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F1AC CDA4F6<br>F1AF CDFBF5<br>F1B2 7D<br>F1B3 CDF0F1<br>F1B6 CDF0F1<br>F1B6 7E<br>F1B8 CDE6F5<br>F1BB CD8FF3 | DISP:<br>DIS1: | CALL<br>CALL<br>MOV<br>CALL<br>PUSH<br>MOV<br>CALL<br>CALL<br>JRC | EXLF<br>LADRB<br>A.L<br>TRPLSP<br>H<br>A.M<br>HEX1<br>HILO<br>DIS7 | GO GET BLOCK LIMITS DISPLAY THE START ADDRESS SEE IF ON 16 BYTE BOUNDARY SKIP OVER TO RIGHT COLUMN SAVE (H,L) GET THE CONTENTS OUTPUT IT INCREMENT, CHECK POINTER DONE IF CARRY SET |
| F1BE+382A<br>F1CO CDFEF5<br>F1C3 7D<br>F1C4 E60F                                                             |                | CALL<br>MOV<br>ANI<br>JRNZ                                        | BLK<br>A.L<br>OFH<br>DIS2                                          | ;MAKE COLUMNS<br>;READY FOR NEW LINE?                                                                                                                                               |
| F1C6+20EF<br>F1C8 E1<br>F1C9 7D<br>F1CA E60F                                                                 | DIS3:          | POP<br>MOV<br>ANI                                                 | H<br>A, L<br>OF H                                                  | REGET LINE START ADDRESS<br>SKIP OVER TO RIGHT SPACE                                                                                                                                |
| F1CC CDF5F1<br>F1CF 7E<br>F1DO E67F<br>F1D2 4F<br>F1D3 FE20                                                  | DIS4:          | CALL<br>MOV<br>ANI<br>MOV<br>CPI<br>JRC                           | TRPL2<br>A.M<br>7FH<br>C.A<br>DIS5                                 | GET MEMORY VALUE<br>STRIP OFF PARITY BIT<br>SET UP FOR OUTPUT<br>SEE IF PRINTABLE IN ASCII<br>JUMP IF SO                                                                            |
| F1D5+3804<br>F1D7 FE7E                                                                                       |                | CPI<br>JRC                                                        | 7EH<br>DIS6                                                        | , our II bo                                                                                                                                                                         |
| F1D9+3802<br>F1DB 0E2E<br>F1DD CD09F0<br>F1E0 CD9CF3<br>F1E3 7D<br>F1E4 E60F                                 | DIS5:<br>DIS6: | MVI<br>CALL<br>CALL<br>MOV<br>ANI<br>JRNZ                         | C.'.'<br>CONOUT<br>HILOX<br>A.L<br>OFH<br>DIS4                     | ;ELSE, PRINT A DOT ;INCREMENT (H.L) AND SEE IF DONE ;NOT DONE, READY FOR NEW LINE? ;JUMP IF NOT                                                                                     |
| F1E6+20E7                                                                                                    |                | JR                                                                | DIS1                                                               | :DO THE NEXT LINE                                                                                                                                                                   |
| F1E8+18C5<br>F1EA 93<br>F1EB CDF0F1                                                                          | DIS7:          | SUB<br>CALL<br>JR                                                 | E<br>TRPLSP<br>DIS3                                                | ;SKIP OVER TO START ASCII PRINTOUT ;GO PRINT THE ASCII                                                                                                                              |
| F1EE+18D8                                                                                                    | •              | <b>4.</b>                                                         | 2.11-3                                                             | ,                                                                                                                                                                                   |
| F1F0 E60F<br>F1F2 47<br>F1F3 87<br>F1F4 80                                                                   | †RPLSP:        | ANI<br>MOV<br>ADD<br>ADD                                          | OFH<br>B,A<br>A<br>B                                               | ISOLATE THE LOW FOUR BITS<br>PREPARE TO SPACE OVER TO RIGHT COL<br>TRIPLE THE COUNT                                                                                                 |
| F1F5 47<br>F1F6 04                                                                                           | TRPL2:         | MOV<br>INR                                                        | B,A                                                                | PUT BACK INTO B<br>ADJUST COUNTER                                                                                                                                                   |
| F 1F7 CDFEF5                                                                                                 | TRPL1:         | CALL<br>DJNZ                                                      | BLK<br>TRPL 1                                                      | DO THE SPACING<br>NO, DO ANOTHER COLUMN                                                                                                                                             |
| F1FA+10FB<br>F1FC C9                                                                                         | ;              | RET                                                               | # <b>-</b> •                                                       | ,,                                                                                                                                                                                  |

GO TO ACTION ROUTINE
GOTO COMMAND TRANSFER
IT ALLOWS THE SELEC GOTO COMMAND TRANSFERS CONTROL TO A SPECIFIED ADDRESS. IT ALLOWS THE SELECTIVE SETTING OF UP TO TWO BREAKPOINT FIRMWARE LISTING C-9

| CP/M MACRO ASSE                              | M 2.0 | #009               | DISK MOS             | SS 2,2 MONITOR                                                    |  |  |  |
|----------------------------------------------|-------|--------------------|----------------------|-------------------------------------------------------------------|--|--|--|
| F200+3837                                    |       |                    |                      |                                                                   |  |  |  |
| F202+2810                                    |       | JRZ                | G00                  | : YES, BUT SET SOME BREAKPOINTS                                   |  |  |  |
| F204 CDCCFO                                  |       | CALL<br>POP        | EXF<br>D             | GET NEW GOTO ADDRESS                                              |  |  |  |
| F207 D1<br>F208 213400<br>F208 39<br>F20C 72 |       | LXI<br>DAD         | H.PLOC<br>SP         | ; PUT ADDRESS IN PC LOCATION                                      |  |  |  |
| F20D 2B                                      |       | MOV<br>DCX         | M,D<br>H _           | ;LOW BYTE                                                         |  |  |  |
| F20E 73<br>F20F 79                           |       | VOM<br>VOM         | M,E<br>A,C           | HIGH BYTE                                                         |  |  |  |
| F210 FEOD                                    |       | CPI<br>JRZ         | CŘ<br>GO3            | ;SEE IF A CR WAS LAST ENTERED                                     |  |  |  |
| F212+2825<br>F214 0602<br>F216 213500        | G00:  | MVI<br>LXI         | B, NBKPTS<br>H, TLOC | POINT TO TRAP STORAGE                                             |  |  |  |
| F219 39<br>F21A C5                           | GO 1: | DAD<br>PUSH        | SP<br>B              | SAVE NUMBER OF BREAKPOINTS SAVE STORAGE POINTER                   |  |  |  |
| F218 E5<br>F21C 0602                         |       | PUSH<br>MVI        | H<br>B,2             | SET UP TO GET A TRAP ADDRESS                                      |  |  |  |
| F21E CDD7F0<br>F221 D1                       |       | CALL<br>POP        | EXPR1<br>D<br>H      | GET A TRAP ADDRESS<br>GET THE TRAP ADDRESS INTO (D,E)             |  |  |  |
| F222 E1<br>F223 7A<br>F224 B3                |       | POP<br>MOV         | A,D                  | REGET THE STORAGE ADDRESS<br>INSURE THE TRAP ADDRESS ISN'T ZERO   |  |  |  |
|                                              |       | ORA<br>JRZ         | GO2                  | ;JUMP IF SO                                                       |  |  |  |
| F225+280A<br>F227 73                         |       | MOV                | M,E<br>H             | :SAVE THE BREAKPOINT ADDRESS                                      |  |  |  |
| F228 23<br>F229 72                           |       | INX<br>MOV         | M,D                  |                                                                   |  |  |  |
| F22Å 23<br>F22B 1A                           |       | INX<br>LDAX        | H<br>D               | ;SAVE THE INSTRUCTION FROM THE BP A                               |  |  |  |
| F22C 77<br>F22D 23<br>F22E 3ECF              |       | MOV<br>INX         | M,A<br>H             | A THERET THE CONTACTOR                                            |  |  |  |
| F22E 3ĒCF<br>F230 12                         |       | MVI<br>STAX        | A,RST OF             |                                                                   |  |  |  |
| F230 12<br>F231 79<br>F232 FEOD<br>F234 C1   | G02:  | MOV<br>CPI         | A,C<br>ÇR            | REGET THE DELIMITER TO SEE IF WE ARE DONE SETTING BREAKPOIN       |  |  |  |
|                                              |       | POP<br>JRZ         | B<br>GO3             | UNLOAD THE STACK FIRST<br>YES, JUMP                               |  |  |  |
| F235+2802                                    |       | DJNZ               | GO 1                 | ; JUMP IF NOT AT BP LIMIT                                         |  |  |  |
| F237+10E1<br>F239 CDA9F6                     | GO3:  | CALL<br>POP        | CRLF<br>H            | GET RID OF STACK JUNK                                             |  |  |  |
| F23C E1<br>F23D 2143F4<br>F240 E5            |       | LXI<br>PUSH        | H,RS9                | AGE KID OF STROK BURN                                             |  |  |  |
| F241 21CFF3                                  |       | LXI                | H<br>H,REST          | SET BREAKPOINT JUMP VECTOR ADDRESS                                |  |  |  |
| F244 220900<br>F247 211800                   |       | SHLD<br>LXI        | 9<br>H,24            | FIND REGISTER SET HOUTINE ADDRESS                                 |  |  |  |
| F24A 39<br>F24B D1<br>F24C E9                |       | DAD<br>POP<br>PCHL | SP<br>D              | ADJUST THE STACK<br>GO TO THE DESIRED PLACE                       |  |  |  |
| GENERAL PURPOSE INPUT/OUTPUT ROUTINES        |       |                    |                      |                                                                   |  |  |  |
|                                              | THESE | THE CHR            | RENT CONS            | YTE-BY-BYTE INPUT OR OUTPUT FROM SOLE DEVICE. THEY ARE INVOKED BY |  |  |  |
|                                              |       | THE MON            | TTOR "I"             | OR "O" COMMAND, THEN ANSWERING THE APPEAR ON THE CONSOLE.         |  |  |  |
| F24D CDD7F0<br>F250 C1                       | inpr: | CALL<br>POP        | EXPR1<br>B           | GET INPUT PORT NUMBER<br>GET PORT # INTO C REGISTER               |  |  |  |
|                                              |       | IMP                | Ē                    | READ VALUE ÎNTO E REGISTER                                        |  |  |  |

C-10 FIRMWARE LISTING

| CP/M MACRO ASSEN                                                                                                                                                  | 1 2.0                     | #010                                                                                          | DISK MOS                                                                           | SS 2.2 MONITOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F251+ED58                                                                                                                                                         | •                         |                                                                                               |                                                                                    | THE RESERVE OF THE STATE OF THE |
| F253+1851                                                                                                                                                         |                           | JR                                                                                            | BITS2                                                                              | GO DO A BINARY PRINT OF THE VALUE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| F255 CDD9F0<br>F258 D1<br>F259 C1<br>F25A+ED59<br>F25C C9                                                                                                         | όυρτ:                     | CALL<br>POP<br>POP<br>OUTP                                                                    | EXPR<br>D<br>B<br>E                                                                | GET THE ADDRESS AND DATA FOR OUTPU<br>DATA VALUE INTO E<br>PORT INTO C<br>DO THE OUTPUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                                                                                                                                                   |                           | RET                                                                                           |                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                                                                                                                                                   | MOVE                      | E ROUTINE                                                                                     |                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                                                                                                                                                   | *                         | SOURCE I                                                                                      | FIRST BYT<br>L <b>AST BYT</b> I                                                    | PECTS THREE PARAMETERS, ENTERED IN T<br>TE ADDRESS<br>E ADDRESS<br>ST BYTE ADDRESS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| F25D CD86F3<br>F260 7E<br>F261 02<br>F262 CD9BF3<br>F265+18F9                                                                                                     | MOVE:<br>MOV1:            | CALL<br>MOV<br>STAX<br>CALL<br>JR                                                             | EXPR3<br>A,M<br>B<br>HILOXB<br>MOV1                                                | GET THREE PARAMETERS GET NEXT BYTE MOVE IT GO INCREMENT, CHECK SOURCE POINTER NOT THERE YET, GO DO IT AGAIN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                                                                                                                                                                   | <u>:</u>                  |                                                                                               | _                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| •                                                                                                                                                                 | SUBSTITUTE ACTION ROUTINE |                                                                                               |                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                                                                                                                                                   | THIS R                    | AND ALT                                                                                       | ER THE CO                                                                          | E USER TO INSPECT ANY MEMORY LOCATION TENTS, IF DESIRED AND IF THE ADDRESON TENTS MAY BE LEFT UNALTERED PACE, COMMA, OR A CARRIAGE RETURN.  RN IS ENTERED, THE ROUTINE IS TERMINOMMA IS ENTERED, THE ROUTINE  NEXT LOCATION AND PRESENTS THE USER WITY TO ALTER IT.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| F267 CDD7F0<br>F26A E1<br>F26B 7E<br>F26C CDF4F5<br>F26F CDC0F3<br>F272 D8                                                                                        | SUBS:                     | CALL<br>POP<br>MOV<br>CALL<br>CALL<br>RC<br>JRZ                                               | EXPR1<br>H<br>A.M<br>DASH1<br>PCHK<br>SUB2                                         | GO GET ONE PARAMETER GET THE START ADDRESS GET THE CONTENTS OF THE ADDRESS DISPLAY IT ON CONSOLE AND A DASH GET, CHECK CHARACTER DONE IF CARRIAGE RETURN NO CHANGE IF BLANK OR,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| F273+280F<br>F275 FEOA                                                                                                                                            |                           | CPI<br>JRŽ                                                                                    | LF<br>SUB3                                                                         | SEE IF PREVIOUS BYTE WANTED YES, DO IT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| F277+280D<br>F279 E5<br>F27A CDCCF0<br>F27A CDCCF0<br>F27E E1<br>F27F 73<br>F280 FE0D<br>F281 FE0D<br>F283 C3<br>F288 C3<br>F288 E607<br>F288 E607<br>F288 CCFBF5 | SUB2:<br>SUB3:            | PUSH<br>CALL<br>POP<br>POV<br>MOV<br>CPI<br>RZ<br>INX<br>INX<br>DCX<br>MOV<br>ANI<br>CZ<br>JR | H<br>EXF<br>D<br>H<br>M.E<br>A.C<br>CR<br>H<br>H<br>H<br>A.L<br>7<br>LADRB<br>SUB1 | SAVE MEMORY POINTER GO GET REST OF NEW VALUE NEW VALUE TO E REGISTER RESTORE MEMORY POINTER PUT DOWN NEW VALUE GET THE DELIMITER SEE IF DONE (CARRIAGE RETURN) YES, RETURN TO MONITOR NO, INCREMENT MEMORY POINTER ALLOW A FALL—THROUGH ON THE NEXT I ADJUST (H.L) AS APPROPRIATE GET LO ADDRESS BYTE SEE IF ON A BOUNDARY CALL IF ON THE BOUNDARY GO DO THE NEXT LOCATION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

F28D+18DC

```
DISK MOSS 2.2 MONITOR
 #011
CP/M MACRO ASSEM 2.0
 MTEST ROUTINE TESTS A SPECIFIED BLOCK OF MEMORY TO
 SEE IF ANY HARD DATA BIT FAILURES EXIST. IT IS NOT AN EXHAUSTIVE TEST, BUT JUST A QUICK INDICATION OF THE MEMORY'S OPERATIVENESS.
 F28F CDA4F6
F292 7E
F293 F5
F293 F7
F296 AE
F297 C4A1F2
F29A F1
F29B 77
F29C CD9CF3
 MTEST:
MTEST1:
 CALL
 EXLF
 A.M
PSW
 MOV
 ; READ A BYTE
 SAVE IT
COMPLEMENT IT
WRITE IT
RESULT SHOULD BE ZERO
LOG ERROR IF NOT
RESTORE ORIGINAL BYTE
 PUSH
CMA
 MOV
 M.A
 XRA
 BITS
PSW
 CNZ
 MTEST2:
 POP
 M,Ä
HILOX
 MOV
 :POINT TO NEXT AND SEE IF DONE :NO. CONTINUE
 CALL
 JR
 MTEST 1
 F29F+18F1
 SAVE (D.E)
SAVE ERROR PATTERN IN E
FIRST PRINT THE ADDRESS
LOOP CONTROL FOR 8 BITS
GET NEXT BIT
INTO CARRY
SAVE REST
 BITS:
 F2A1 D5
 PUSH
 D
F2A1 D5
F2A2 5F
F2A3 CDFBF5
F2A6 0608
F2A8 7B
F2A9 07
F2A9 5F
F2AB 3E18
 E A
LADRB
 MOV
 CALL
MVI
MOV
RLC
MOV
 BITS2:
BITS1:
 B, 8
A, E
 E,A
A,'0'/2
 BUILD ASCII 1 OR O CARRY DETERMINES WHICH
 IVM
 F2AD 17
 RAL
 F2AE 4F
 C.A
CONOUT
 NOW. OUTPUT IT
 MOV
 F2AF CD09F0
 CALL
 ;DO IT AGAIN
 DJNZ
 BITS 1
 F2B2+10F4
F2B4 D1
 POP
 D
 F2B5 C9
 RET
 EXAMINE REGISTERS COMMAND INSPECTS THE VALUES OF THE THE REGISTERS STORED BY THE LAST ENCOUNTERED BREAKPOINT THE VALUES MAY BE MODIFIED IF DESIRED.
 F2B6 23
F2B7 23
F2B8 34
 INX
INX
INR
 SKIP OVER TO NEXT ENTRY
 XAA:
 H
M
 ;SEE IF AT END OF TABLE
 XA:
 COULDN'T FIND MATCH, QUIT
SORT OUT BIT 7 OF TABLE
SET IT ON TEST VALUE
 F2B9 Č8
F2BA F2C1F2
 RZ
JP
 XAB
 F2BD F680
 ORI
 80H
XAC
 JR
 F2BF+1802
F2C1 E67F
F2C3 35
F2C4 BE
 RESET BIT 7
TO BE PULLED OUT IN ROM
SEE IF THIS IS IT
NO. GO TRY AGAIN
 XAB:
 ANI
 7FH
 XAC:
 DCR
 M
 CMP
 JRNZ
 XAA
 F2C5+20EF
F2C7 CDFEF5
 YES, PREPARE TO SHOW CURRENT VALUE GO PRINT THE VALUE PROMPT A NEW VALUE GET THE INPUT DONE IF CARRIAGE RETURN JUMP IF NO CHANGE DESIRED
 CALL
 BLK
F2CA CD15F3
F2CD CDF7F5
F2D0 CDC0F3
F2D3 D8
 PRTVAL
DASH
 CALL
 ČALL
RC
 PCHK
 ĴŘΖ
 ΧF
 F2D4+2812
 TO BE CHANGED, SAVE POINTER GET THE NEW VALUE INTO (H, L)
GET THE NEW LOW BYTE
 F2D6 E5
F2D7 CDCCF0
 PUSH
 H
 EXF
 CALL
 F2DA E1
F2DB 7D
 Н
 POP
 VOM
 A,L
 Ď
 ADJUST POINTER
 F2DC 13
 INX
```

| CP/M MACRO ASSE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | M 2.0                         | #012                                                                                               | DISK MOS                                                              | SS 2.2 MONITOR                                                                                                                                                                                                                                                                                                                                                                  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F2DD 12<br>F2DE E3<br>F2DF 7E<br>F2E0 E3<br>F2E1 07                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                               | STAX<br>XTHL<br>MOV<br>XTHL<br>RLC<br>JRNC                                                         | D<br>A,M<br>XE                                                        | PUT IT DOWN RECOVER THE TABLE POINTER GET THE ATTRIBUTES SET THE STACK STRAIGHT SEE IF 8 BIT REGISTER JUMP IF SO                                                                                                                                                                                                                                                                |
| F2E2+3003<br>F2E4 13<br>F2E5 7C<br>F2E6 12<br>F2E7 E1<br>F2E9 FE0D<br>F2EB C8<br>F2EC 213DF3<br>F2EF CDCOF3<br>F2EF CDCOF3<br>F2F2+380B<br>F2F4+28F9<br>F2F6 FE27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | XE:<br>XF:<br>XMNE:<br>XMNE1: | INX MOV STAX POP MOV CPI RZ LXI CALL JRC JRZ CPI JRNZ                                              | D<br>A, H<br>D<br>H<br>A, C<br>CR<br>H, ACTBL<br>PCHK<br>XG<br>XMNE 1 | RESTORE THE TABLE POINTER SEE IF IT WAS A CR DONE IF SO GET ADDRESS OF REGISTER LOOK-UP TA FIND OUT WHAT ACTION IS WANTED SHOW ALL IF CARRIAGE RETURN IGNORE BLANKS OR COMMAS SEE IF PRIMES WANTED NO. MUST BE SINGLE REGISTER                                                                                                                                                  |
| F2F8+20BE<br>F2FA 2155F3<br>F2FD+18F0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                               | LXI<br>JR                                                                                          | H.PRMTB                                                               | YES, SET TABLE ADDRESS<br>AND FIND OUT WHICH ONE                                                                                                                                                                                                                                                                                                                                |
| F2FF 7E<br>F300 4F<br>F301 3C<br>F302 C8<br>F303 FCA9F6<br>F306 CD09F0<br>F309 CDF7F5<br>F30C CDF5F3<br>F30F CDFEF5<br>F312 23<br>F313+18EA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | kg:                           | MOV<br>MOV<br>INR<br>RZ<br>CM<br>CALL<br>CALL<br>CALL<br>INX<br>JR                                 | A,M<br>C.A<br>A<br>CRLF<br>CONOUT<br>DASH<br>PRIVAL<br>BLK<br>H<br>XG | SEE IF AT END OF TABLE DONE IF SO START A NEW LINE IF BIT 7 IS SET PROMPT FOR A NEW VALUE GO PRINT THE VALUE FORMATTER POINT TO NEXT ENTRY DO THE NEXT VALUE                                                                                                                                                                                                                    |
| F315 23<br>F316 7E3F<br>F317 E63F<br>F317 E63C<br>F317 E68<br>F331D 2600<br>F331D 2600<br>F331F E8<br>F331E E8<br>F33224 07<br>F33224 07<br>F33224 07<br>F33224 F33224 F33225<br>F33225 18<br>F332326 18<br>F33226 18<br>F33226 18<br>F33226 18<br>F33226 18<br>F33227 F33227 F3327 F3327 F3327 F33227 F3327 F3327 F327 F |                               | INX MOV ANI ADI XCHG MOV MVI DAD XCHG MOV MVI INR RLC JRNC INR RLC JRNC PUSH LDAX MOV DCX LDAX MOV | HA.M. M.                             | POINT TO NEXT ENTRY  GET OFFSET AND ATTRIBUTES BYTE  ISOLATE THE OFFSET ALLOW FOR RETURN ADDRESS SWAP POINTERS BUILD THE ADDRESS OF THE REG CONTE  RE-SWAP THE POINTERS NOW FIND OUT ATTRIBUTES SET UP FOR SINGLE REG VALUE  JUMP IF SINGLE REGISTER VALUE WANT SET UP FOR REGISTER PAIR  JUMP IF REGISTER PAIR IS NEXT SPECIAL CASE FOR MEMORY REGISTER BUILD ADDRESS IN (H.L) |

| CP/M MACRO ASSE                                                                                                                             | M 2.0                    | #013                                                     | DISK MO                                                                                                             | SS 2.2 MONITOR                                                                             |
|---------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|
| F331 7E<br>F332 E1                                                                                                                          |                          | MOV<br>POP<br>DJNZ                                       | A,M<br>H<br>PV2                                                                                                     | GET THE MEMORY VALUE<br>RESTORE (H.L)<br>ALWAYS JUMP                                       |
| F333+1001<br>F335 1A<br>F336 CDE6F5<br>F339 1B                                                                                              | PV1:<br>PV2:             | LDAX<br>CALL<br>DCX<br>DJNZ                              | D<br>HEX1<br>D<br>PV1                                                                                               | GET THE REGISTER CONTENTS<br>OUTPUT THE VALUE<br>ADJUST THE MEMORY POINTER                 |
| F33A+10F9<br>F33C C9                                                                                                                        | _                        | RET                                                      |                                                                                                                     |                                                                                            |
| F33D C115<br>F33F 4213<br>F341 4411<br>F345 4510<br>F349 4614<br>F349 4631<br>F34B CDF1<br>F34B CDF1<br>F34F 5084<br>F351 5397<br>F353 4903 | ÄCTBL:                   | DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB<br>DB | 80H+'A' 'B', BLO' 'C', CLO' 'D', DLO' 'E', ELO' 'F', FLO' 'H', HLO' 'L', LLO' 80H+'M' 'P', PLO' 'S', SLO' 'I', ILO' | С<br>С<br>С<br>_НLОС+0СОН                                                                  |
|                                                                                                                                             | REST                     | OF Z-80                                                  | REGISTER                                                                                                            | OFFSETS                                                                                    |
| F355 C109<br>F357 420A<br>F357 430A<br>F359 440D<br>F358 450C<br>F356 460E<br>F361 460E<br>F365 5885<br>F367 59802<br>F369 5520<br>F360 FF  | PRMTB:                   | OB<br>OB<br>OB<br>OB<br>OB<br>OB<br>OB<br>OB<br>OB<br>OB | 80H+'A' 'B', BPLC 'C', CPLC 'D', DPLC 'E', EPLC 'H', HPLC 'L', LPLC 80H+'M' 'X', XLOC 'Y', YLOC 'R', RLCC OFFH      | DC<br>DC<br>DC<br>DC<br>DC<br>DC<br>- HPLOC+OCOH                                           |
|                                                                                                                                             | GENER                    | AL PURPO                                                 | SE ROUTIN                                                                                                           | nes                                                                                        |
|                                                                                                                                             | ROUTI                    | ACCUMUL.                                                 | ATOR TO                                                                                                             | THE LOW ORDER NIBBLE OF THE ITS ASCII EQUIVELANT. IT INTO C FOR LATER OUTPUT.              |
| F36E E60F<br>F370 C690<br>F372 27<br>F373 CE40<br>F375 27<br>F376 4F<br>F377 C9                                                             | conv:                    | ANI<br>ADI<br>DAA<br>ACI<br>DAA<br>MOV<br>RET            | ОГН<br>90Н<br>40Н<br>С.А                                                                                            | :STRIP OFF BITS 4-7<br>:PUT ON THE ASCII ZONE<br>:PUT IN OUTPUT PASS REGISTER              |
|                                                                                                                                             | hOUTI                    | NE ECHO I<br>DEVICE,<br>CONSOLE,                         | THEN ECH                                                                                                            | BYTE FROM A HALF-DUPLEX CONSOLE<br>HOES THE CHARACTER BACK TO THE                          |
| F378 CDF7F5<br>F378 CD8FF6<br>F37E C5<br>F37F 4F<br>F380 CD09F0                                                                             | DECHO:<br>ECHO:<br>ECH1: | CALL<br>CALL<br>PUSH<br>MOV<br>CALL                      | DASH<br>CONI<br>B<br>C.A<br>CONOUT                                                                                  | PRINT A DASH CONSOLE READ, WRITE ROUTINE SAVE (B,C) PASS CHARACTER IN C REGISTER OUTPUT IT |

```
CP/M MACRO ASSEM 2.0
 #014
 DISK MOSS 2.2 MONITOR
 F383 79
F384 C1
F385 C9
 MOV
 PUT CHARACTER BACK INTO A
 RESTORE (B,C)
 POP
 RET
 ROUTINE EXPR3 GETS THREE PARAMETERS, DOES A CR. LF AND THEN LOADS (B,C), (D,E), AND (H)L) WITH THE PARAMETER
 F386 04
F387 CDD9F0
F38A C1
F38B D1
F38C C3AAF6
 2 IS ALREADY IN THE B REGISTER GET THE PARAMETERS PUT PARAMETERS INTO REGISTERS
 ÉXPR3:
 EXPR
 CALL
 POP
 В
 POP
 D
 CRLFA
 :GO DO THE CARRIAGE RETURN SEQUENCE
 JMP
 ROUTINE HILO INCREMENTS (H,L). IT THEN CHECKS FOR (AND DISALLOWS) A WRAP-AROUND SITUATION. IF IT OCCURS, THE CARRY BIT WILL BE SET ON RETURN. IF NO WRAP-AROUND OCCURRED, (H,L) IS COMPARED TO (D,E) AND THE FLAG BITS SET ACCORDINGLY.
 F38F 23
F390 B37
F3391 78
F3399 78
F3399 78
F3399 78
F3399 69
F3398
 :INCREMENT (H,L)
:TEST IF ZERO
: IN (H,L)
:SET CARRY FOR (H,L)=0
:RETURN IF (H,L) = 0
 HILO:
 INX
 MOV
 ORA
 STC
RZ
 MOV
 COMPARE (H.L) TO (D.E)
 Ă,E
 SUB
 L
 Ā, D
 MOV
 SBB
 RET
 :RETURN WITH FLAGS SET
 ROUTINE HILOX INCREMENTS (H.L), COMPARES IT TO (D.E) AND IF EQUAL, RETURNS CONTROL TO THE MONITOR EXECUTIVE. OTHERWISE, CONTROL RETURNS TO THE CALLING ROUTINE.
 GET RID OF RETURN ADDRESS RETURN TO MONITOR INCREMENT (B,C) INC AND CHECK (H,L) DONE IF CARRY SET
 F399 D1
F39A C9
F39B O3
 HILOD:
 POP
 RET
INX
 HILOXB:
 В
 F39C CD8FF3
 HILOX:
 CALL
 HILO
 HILOD
 JRC
 F39F+38F8
F3A1 CD12F0
 CALL
 CONST
 :SEE IF CONSOLE BREAK PENDING
F3A4 B7
F3A5 C8
F3A6 CD8FF6
F3A9 FE13
 ORA
 RZ
CALL
CPI
 :NONE. RETURN TO CONTINUE ;SEE IF WAIT OR BREAK
 CONI
 ČŤŘĽS
HÍLOD
 JŔÑŻ
 JUMP IF BREAK
 F3AB+20EC
F3AD C38FF6
 JMP
 CONI
 :WAIT FOR ANY INPUT
 ROUTINE NIBBLE CONVERTS THE ASCII CHARACTERS 0-9 AND A-F TO THEIR EQUIVELANT HEXADECIMAL VALUE. IF THE CHARACTER IS NOT IN RANGE, THE CARRY BIT IS SET
 FLAG THE ERROR.
 F3B0 D630
 NIBBLE:
 :ASCII TO HEX CONVERSION
 SUI
 101
F3B2 D8
F3B2 D8
F3B3 FE17
F3B6 D8
F3B7 FE0A
F3B9 3F
F3BB D607
 DONE IF OUT OF RANGE
CHECK UPPER END
TOGGLE THE CARRY BIT
DONE IF OUT OF RANGE
 RC
CPI
 'G'-'0'
 CMC
 RC
 ;SEE IF NUMERIC
TOGGLE THE CARRY BIT
DONE IF SO
 CPI
 191-101+1
 CMC
 RNC
 SUBTRACT THE ALPHA BIAS SET CARRY FOR INVALID CHAR
 F3BB D607
 'A'-'9'-1
 F3BD FEOA
 CPI
 10
```

```
CP/M MACRO ASSEM 2.0
 #015
 DISK MOSS 2,2 MONITOR
 F3BF C9
 RET
 ROUTINE PCHK READS A CHARACTER FROM THE CONSOLE, THEN CHECKS IT FOR A DELIMITER. IF IT IS NOT A DELIMITER, A NON-ZERO CONDITION IS RETURNED. IF IT IS A DELIMITER, A ZERO CONDITION IS RETURNED. FURTHER, IF THE DELIMITER IS A CARRIAGE RETURN, THE CARRY BIT IS SET. A BLANK OR A COMMA RESET THE CARRY BIT.
 GET, TEST FOR DELIMITER
BLANK?
YES, DONE
NO, COMMA?
YES, DONE
NO, CARRIAGE RETURN?
 CALL
CPI
 F3CO CD7BF3
 PCHK:
 ECHO
F3C0 CD7BI
F3C3 FE20
F3C5 C8
F3C6 FE2C
F3C8 C8
F3C9 FE0D
F3CC 3F
F3CC 3F
F3CC C9
 P2C:
 RZ
 ĈPI
 RΖ
 NO. CARRIAGE RETURN?
SHOW IT IN CARRY BIT
DONE IF CR
CLEAR CARRY FOR NO DELIMITER
 CPI
 CR
 STC
 ŔŻ
 ROUTINE REST TRAPS ALL OF THE REGISTER CONTENTS WHENEVER
 RESTART 1 INSTRUCTION IS EXECUTED. THE TRAPPED CON
ARE STORED IN THE SYSTEM STACK AREA FOR LATER ACCES
 USE BY THE GOTO AND THE EXAMINE REGISTERS COMMANDS.
 INSERT INTERRUPT DISABLER SOFTWARE AT START OF REST: ST: PUSH H ;SAVE ALL THE REGISTERS
 F3CF E5
F3D0 D5
F3D1 C5
 PUSH
 \ddot{\mathbf{D}}
 PUSH
 В
F3D2 F5
F3D3 CD6FF0
F3D6 EB
F3D7 210A00
F3DA 39
 PUSH
 PSW
 MEMSIZ
 :GET THE MONITOR'S STACK LOCATION
 CALL
 XCHG
LXI
 GO UP 10 BYTES IN THE STACK TO SKIP OVER TEMP REGISTER SAVE
 H, 10
SP
 DAD
F3DB 0604
F3DB 0604
F3DE 2B
F3DF 72
F3E0 2B
F3E1 73
F3E2 D1
 MVI
XCHG
DCX
 PICK OFF THE REGISTER VALUES
 B. 4
 RS1:
 Н
 MOV
 M,D
 :SAVE IN WORK AREA
 H
 DCX
 MÖV
 M,E
 POP
 DJNZ
 RS1
 F3E3+10F9
F3E5 C1
 POP
 В
 :GET THE BREAKPOINT LOCATION
 F3E6 OB
 ;SET THE MONITOR STACK
H,TLOCX ;SET UP TO RESTORE BREAKPOINTS
SP
 DCX
 В
 F3E7 F9
F3E8 212500
F3EB 39
 SPHL
LXI
 DAD
F3EB 39
F3EC D5
F3EC 76
F3EF 7E
F3F1 23
F3F2 7E
F3F3 98
 PUSH
 D
 1602
 IVM
 D, NBKPTS ; LOOP CONTROL FOR N BREAKPOINTS
 A, M
 RS2:
 MOV
 :SEE IF A SOFTWARE TRAP
 SUB
 INX
MOV
SBB
JRZ
 Ħ
 A,M
 :MAYBE, TRY REST OF ADDRESS
FOUND ONE, JUMP TO RESET IT
 В
 RS5
F3F4+2806
F3F6 23
F3F7 23
F3F8 15
 INX
 RS3:
 :NOT FOUND. TRY NEXT ONE
 ÎNX
 H
 DCR
 D
 JRNZ
 RS2
 F3F9+20F4
```

| CP/M MACRO ASSI                                                                                                                                                    | EM 2.0       | #016                                                                                      | DISK MO                                                                            | SS 2.2 MONITOR                                                                                                                                 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| F3FB 03<br>F3FC 212000<br>F3FF D1<br>F400 39<br>F401 73<br>F402 23<br>F403 C5<br>F404 C5<br>F404 C5<br>F405 0E2A<br>F407 CD09F0<br>F40A D1<br>F40B 3EF4<br>F40D BA | RS4:<br>RS5: | INX<br>LXI<br>POP<br>DAD<br>MOV<br>INX<br>MOV<br>PUSH<br>MVI<br>CALL<br>POP<br>MVI<br>CMP | B<br>H,LLOCX<br>D<br>SP<br>M,E<br>H<br>M,D<br>B<br>C.'*'<br>CONOUT<br>D<br>A,RS9/2 | ;STORE USER (H,L) ;SAVE (B,C) ;TYPE THE BREAK INDICATION ;REGET THE BREAKPOINT LOCATION                                                        |
| F40E+2809 F4101 2333 F4111 2 7282 F4411 2 7282 F4411 5 CDE 1F50 F4411 5 CDE 2500 F4412 0 05E F4412 0 05E F442 1 728 61 F442 2 728 782 F442 2 782 F442 7 88         | RS6:<br>RS7: | JRZ INX INX MOV INX MOV XCALL DAI MOV MOV MOV INOV INOV INOV JRZ                          | RS6 H H M, E H M, D LADR H TLOCX B, NBKPT: E, M M, C H M, C H A, E D, RS8          | RESTORE USER PROGRAM COUNTER  PRINT THE BREAKPOINT LOCATION  *256 RESTORE BREAKPOINTED LOCATIONS RESET SYSTEM BP SAVE AREA  DO NOTHING IF ZERO |
| F428+2802<br>F42A 7E<br>F42B 12<br>F42C 23<br>F42D+10F1<br>F42F+08                                                                                                 | RS8:         | MOV<br>STAX<br>INX<br>D.INZ<br>EXAF                                                       | A,M<br>D<br>H<br>RS7                                                               | :SAME THING FOR OTHER<br>: BREAKPOINT<br>:NOW SAVE THE Z-80 UNIQUES                                                                            |
| F430+D9<br>F431 E5<br>F432 D5<br>F433 C5<br>F434 F5<br>F435+DDE5                                                                                                   | E5           | PUSH<br>PUSH<br>PUSH<br>PUSHIX                                                            | PUSH<br>D<br>B<br>PSW                                                              | H                                                                                                                                              |
| F437+FDE5                                                                                                                                                          |              | PUSHIY                                                                                    |                                                                                    |                                                                                                                                                |
| F439+ED57<br>F43B 47                                                                                                                                               |              | LDAI<br>MOV<br>LDAR                                                                       | B,A                                                                                |                                                                                                                                                |
| F43C+ED5F<br>F43E 4F<br>F43F C5<br>F44O C313F1<br>F443 E5<br>F444 CF                                                                                               | RS9:         | MOV<br>PUSH<br>JMP<br>PUSH<br>RST                                                         | C, A<br>B<br>WINITA<br>H<br>1                                                      | RETURN TO MONITOR RET BREAKPOINT ENCOUNTERED, ADJUST DO THE BREAKPOINT                                                                         |
| F445 C1                                                                                                                                                            | ĖXIT:        | POP                                                                                       | В                                                                                  |                                                                                                                                                |

```
CP/M MACRO ASSEM 2.0
 #017
 DISK MOSS 2.2 MONITOR
 F446 79
 MOV
 A.C
 STAR
 F447+ED4F
F449 78
 VOM
 A,B
 STAI
 F44A+ED47
 POPIX
 F44C+DDE1
 POPIY
 F44E+FDE1
 F450 F1
F451 C1
F452 D1
F453 E1
 POP
 PSW
 POP
 В
 POP
 Ď
H
 PŌP
 EXAF
 F454+08
 EXX
 F455+D9
F456 D1
 POP
 D
 F457 C1
F458 F1
 POP
 В
 POP
 PSW
 F459 E1
F45A F9
F45B 00
F45C 210000
F45C C30000
 POP
 Н
 SPHL
 0
H,0
 ĎB
 :PLACE FOR EI
 Ϋ́χι
 JMP
 0
 F462 =
 ENDX:
 EQU
 $
 ERROR HANDLERS
 THREE TYPES OF ERRORS ARE DETECTED: A RESTART
 ERROR: AN I/O ASSIGNMENT ERROR: AND CERTAIN PROGRAM ERRORS (DETERMINED BY THE PARTICULAR ROUTINE WHERE THE ERROR CONDITION WAS ENCOUNTERED.) EACH CAUSES A UNIQUE MESSAGE TO BE PRINTED, THEN DOES A WARM INITIALIZATION OF THE MONITOR. THE I/O ERROR CAUSES THE I/O ASSIGNMENTS TO BE RESET TO DEFAULT A
 F462 AF
F463 320300
F466 216CF4
F469 C3B5F6
 ;SET IOBYTE TO DEFAULT VALUE
 foer:
 XRA
STA
 IOBYTE
 H TOMSG :GET ADDRESS OF I/O ERROR MSG
COMERR :GO PROCESS IT
 'I/O ER', 'R'+80H
'DSK ERR: U', '-'+80H
' T', '-'+80H
' S', '-'+80H
' C', '-'+80H
' E', '-'+80H
CR, LF+80H
'???', '?'+80H
'MOSS VERS 2.2'
CR LF+80H
 F46C 492F4F2045TOMSG:
 F473 44534B2045DERMSG;
F47E 2054AD
F481 2053AD
 DΒ
 DB
 DB
F484 2043AD
F487 2045AD
F487 0D8A
F48C 3F3F3FBF QMSG:
F490 4D4F535320LOGMSG:
 DB.
 DΒ
 DΒ
 DB
 DΒ
 CR, LF+80H
 OD8A
 INITIALIZATION CODE FOR THE 8250 ASYNCHRONOUS COMMUNICATI ELEMENT. THIS CODE WILL INITIALIZE THE BAUD RATE OF TH 8250. AS WELL AS THE WORD FORMAT. 8 DATA BITS, 1 STOP AND NO PARITY ARE SELECTED. EITHER 2 OR 3 CARRIAGE RET MUST BE ENTERED TO ESTABLISH THE CORRECT BAUD RATE.
 F49F 3E0F
F4A1 D324
F4A3 114000
 A.OFH
SMDMCT
 İ8250:
 MVI
 :SET UP THE 8250
 OUT
 D. 40H
 SET UP TO TIME THE START BIT
```

C-18 FIRMWARE LISTING

| CP/M MACRO ASSEN                                                                     | 1 2.0           | #018                                                                   | DISK MO                                                                                                                                                      | SS 2.2 MONITOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|--------------------------------------------------------------------------------------|-----------------|------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F4A6 62<br>F4A7 6A<br>F4A8 DB26<br>F4AA A3                                           | I8250A:         | MOV<br>MOV<br>IN<br>ANA<br>JRZ                                         | H,D<br>L,D<br>SMDMST<br>E<br>18250A                                                                                                                          | ;MAKE (H,L)=0<br>;WAIT FOR START BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| ######################################                                               |                 | INAAANUSDUADANAANUSDUADANAANUSDUADANAAANUSDUADANAAANUSDUADANAAAAAAAAAA | SLCTRL<br>A.H. SINTEN<br>S.DATA<br>A.L. SLCTRL<br>A.S.LCTRL<br>A.S.LCTRL<br>A.S.LSTAT<br>TTYIN<br>7FH<br>H.L. L.H. C.L. L.H. C.L. L.H. C.L. L.H. C.L. L.L. L | :NOW, TIME THE START BIT DURATION  :SAVE COUNT IN CASE OF 4 MHZ PREPARE THE 2 MHZ DIVISOR :SET UP THE FUDGE FACTOR :APPLY THE FUDGE FACTOR :SAVE FOR LATER USE :WAIT FOR 8 BIT TIMES :WASTE SOME TIME  :REGET 2 MHZ DIVISOR :SET DIVISOR REGISTER ACCESS  :SET THE DIVISOR :SET DATA REGISTER ACCESS :DISABLE INTERRUPTS :AND RESET ERROR FLAGS :GET A CHARACTER :STRIP OFF ANY PARITY BIT :SEE IF IT IS A CARRIAGE RETURN :SET THE STACK STRAIGHT DONE IF CARRIAGE RETURN RECEIVED :ELSE, MUST BE 4 MHZ SYSTEM :SO, COUNT=COUNT*5/4 |
| F4EC+18D8                                                                            | :               | JR                                                                     | 18250D                                                                                                                                                       | GO SET THE NEW DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| F4EE B7<br>F4EF 7C<br>F4F0 1F<br>F4F1 67<br>F4F2 7D<br>F4F3 1F<br>F4F4 6F<br>F4F5 C9 | ;<br>pivs:      | ORA<br>MOV<br>RAR<br>MOV<br>MOV<br>RAR<br>MOV<br>RET                   | A<br>A,H<br>H,A<br>A,L<br>L,A                                                                                                                                | CLEAR THE CARRY BIT<br>DO A 16-BIT RIGHT SHIFT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| F4F7                                                                                 | READ:<br>WRITE: | MVI<br>ORG<br>XRA                                                      | A.1<br>\$-1<br>A                                                                                                                                             | SET THE READ/WRITE FLAG<br>SAVE A BYTE HERE<br>RESET THE READ/WRITE FLAG                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

| CP/M MACRO ASSE                                                        | EM 2.0 | #U19                               | DISK MO                              | SS 2.2 MONITOR                                                                                                        |
|------------------------------------------------------------------------|--------|------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| F4F8 324B00                                                            |        | STA                                | RWFLG                                | SAVE THE FLAG                                                                                                         |
| F4FB 218000<br>F4FE 224900<br>F501 CDA4F6<br>F504 D5<br>F505 344800    | RW 1:  | LXI<br>SHLD<br>CALL<br>PUSH<br>LDA | H,8CH<br>LUNIT<br>EXLF<br>D<br>RWFLG | FORCE A READ ADDRESS COMMAND GET THE START, STOP ADDRESS SAVE THE LIMIT                                               |
| F508 B7                                                                |        | ÕRA<br>JRNZ                        | A<br>RW 2                            | SEE IF READ OR WRITE JUMP IF READ                                                                                     |
| F509+2008<br>F50B 224C00<br>F50E CDEBF6                                |        | SHLD<br>CALL<br>JR                 | HSTBUF<br>DWRITE<br>RW3              | SET THE WRITE SOURCE BUF<br>ELSE, DO THE WRITE                                                                        |
| F511+1803<br>F513 CDE7F6                                               | RW2:   | CALL                               | DREADH                               | ;DO THE READ                                                                                                          |
| F516 D1                                                                | RW3:   | POP<br>JRNZ                        | D<br>DERROR                          | ;JUMP IF ERROR                                                                                                        |
| F517+2067<br>F519 3A4400                                               |        | LDA                                | SPT                                  | GET THE SECTORS PER TRACK                                                                                             |
| F51C 47<br>F51D DB31                                                   |        | MOV<br>IN                          | B A<br>DTRCK                         | SAVE IT<br>SEE IF ON TRACK OO                                                                                         |
| F51F B7                                                                |        | ORA                                | A                                    | •                                                                                                                     |
| F520+200B                                                              |        | JRNZ                               | RW 4                                 | ; JUMP IF NOT                                                                                                         |
| F522 061A<br>F524 3A4A00<br>F527 E610                                  | •      | MVI<br>LDA<br>ANI<br>JRNZ          | B.26<br>CUNIT<br>10H<br>RW4          | ;ELSE, SET THE SECTORS PER TRK 00                                                                                     |
| F529+2002<br>F52B 0612<br>F52D E5<br>F52E 214200<br>F531 7E<br>F532 B8 | RW 4:  | MVI<br>PUSH<br>LXI<br>MOV<br>CMP   | B.18<br>H<br>H,SECTO<br>A,M<br>B     | ;MINI DRIVES<br>;SAVE THE DMA ADDRESS<br>R ;SET UP MEMORY POINTER<br>;GET NUMBER OF SECTORS<br>;SEE IF TRACK OVERFLOW |
| F533+381B<br>F535 3A4500                                               |        | JRC                                | RW5                                  | JUMP IF NOT                                                                                                           |
| F538 B7                                                                |        | LDA<br>Or <u>a</u>                 | TWOSID<br>A                          | ;SEE IF DOUBLE-SIDED                                                                                                  |
| F539+280B                                                              |        | JRŽ                                | RW7                                  | ; JUMP IF NOT                                                                                                         |
| F53B 3A4300<br>F53E FEDO                                               |        | LDA<br>CPI                         | SIDE<br>ODOH                         | YES, SEE IF NEXT SIDE OR TRACK NEE                                                                                    |
| E540+2004                                                              |        | JRNZ                               | RW7                                  | ;NEXT TRACK, JUMP                                                                                                     |
| F542 3E90                                                              |        | MVI<br>JR                          | A.90H<br>RW8                         | ELSE, SET NEXT SIDE                                                                                                   |
| F544+1805<br>F546 3ED0<br>F548 2B<br>F549 34                           | RW7:   | MVI<br>DCX<br>INR                  | A,ODOH<br>H<br>M                     | ;ELSE, UPDATE THE TRACK                                                                                               |
| F54Á 23<br>F54B 324300                                                 | RW8:   | INX<br>STA                         | H<br>SIDE                            |                                                                                                                       |
| F54E 3600<br>F550 34<br>F551 E1                                        | Rw5:   | MVI<br>INR                         | М,О<br>Н                             | : AND THE SECTOR POINTER                                                                                              |
| F551 £1<br>F552 2B                                                     |        | POP<br>DCX                         | H<br>H                               | ;RESTORE THE DMA ADDRESS                                                                                              |
| F552 2B<br>F553 CD9CF3<br>F556 D5                                      |        | CALL<br>PUSH                       | HILOX<br>D                           | SEE IF DONE<br>CONTINUE IF CONTROL RETURNED                                                                           |
| F557+18AC                                                              | :      | JR                                 | RW 1                                 |                                                                                                                       |

ROUTINE DINIT CHECKS THE 2422'S AUTO-BOOT CONTROL BIT DURING INITIALIZATION. IT THEN TRANSFERS CONTROL TO EITHER THE MONITOR OR THE BOOTSTRAP, AS APPROPRIATE.

| CP/M MACRO ASSE                                                                                                                                                                                 | 1 2.0   | #020                                                                                 | DISK MOS                                                                                                               | SS 2.2 MONITOR                                                                                                                                                                                        |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|--------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F559 DB34<br>F55B E640<br>F55D C0                                                                                                                                                               | DINIT:  | IN<br>ANI<br>RNZ                                                                     | DCNTL<br>40H                                                                                                           | ;SEE IF AUTO-BOOT WANTED ;NO, RETURN TO MONITOR INITIALIZATI                                                                                                                                          |
|                                                                                                                                                                                                 | ROUTI   | DRIVE OF                                                                             | O INTO LO<br>RS PROGRA<br>CTS THE I                                                                                    | THE FIRST TWO SECTORS OF DCATIONS 80H-17FH, THEN AM CONTROL TO LOCATION 80H. DOS LOADER TO BE ON THESE                                                                                                |
| F55E 210000<br>F561 224000<br>F564 2101D0<br>F567 224200<br>F56A 218000<br>F56D 224900<br>F570 CDE7F6                                                                                           | BOOT:   | LXI<br>SHLD<br>LXI<br>SHLD<br>LXI<br>SHLD<br>CALL<br>JRNZ                            | H.O<br>DISKNO<br>H.ODCOTE<br>SECTOR<br>H.TBUF<br>LUNIT<br>DREADH<br>DERROR                                             | ;SET UP THE DISK PARMS  ;SIDE 0, SECTOR 1  ;FORCE A DISK DETERMINATION ;GO GET A SECTOR ;QUIT IF AN ERROR ENCOUNTERED                                                                                 |
| F573+200B<br>F575 3E02<br>F577 324200<br>F57A CDE7F6<br>F57D CA8000                                                                                                                             |         | MVI<br>STA<br>CALL<br>JZ                                                             | A.2<br>SECTOR<br>DREADH<br>TBUF                                                                                        | ;GET SECTOR 2, ALSO ;GO TO THE LOADER                                                                                                                                                                 |
| F580 2173F4<br>F583 CD95F6<br>F586 3A4000<br>F589 CDA1F5<br>F58C 3A4100<br>F58F CDA1F5<br>F592 3A4200<br>F595 CDA1F5<br>F598 3A4800<br>F598 CDA1F5<br>F598 3A4700<br>F5A1 CDE6F5<br>F5A4 C398F6 | DERR 1: | LXI CALL LDA CALL LDA CALL LDA CALL LDA CALL LDA CALL LDA CALL LDA CALL LDA CALL LDA | H, DERMSO<br>PRTWD<br>DISKNO<br>DERRI<br>TRACK<br>DERRI<br>SECTOR<br>DERRI<br>CMND<br>DERRI<br>STATUS<br>HEXI<br>PRTWA | ADDRESS OF DISK ERROR MESSAGE START THE MESSAGE DO THE UNIT ASSIGNMENT AND THE TRACK AND THE SECTOR AND THE COMMAND AND THE STATUS OUTPUT IT IN HEX CONTINUE THE MESSAGE                              |
|                                                                                                                                                                                                 | SET D   | TO BE ETARE: UI AND DOU! ONLY THE                                                    | NTERED FI<br>NIT NUMBE<br>BLE-SIDEI<br>E UNIT NO<br>UTINE MUS                                                          | DUTINE EXPECTS THREE PARAMETERS ROM THE CONSOLE. THESE PARAMETERS ER (0-3); SECTORS PER TRACK; D SWITCH (0 OR NON-0). JMBER IS CHECKED FOR ERRORS. ST BE CALLED BEFORE USE OF EITHER R WRITE ROUTINE. |
| F5A7 CD86F3<br>F5AA 7D<br>F5AB B7<br>F5AC FA09F1<br>F5AC FE04<br>F5B1 D209F1<br>F5B4 324000<br>F5B7 6B<br>F5B8 61<br>F5B9 224400<br>F5BC C9                                                     | PARM:   | CALL<br>MOV<br>ORA<br>JM<br>CPI<br>JNC<br>STA<br>MOV<br>SHLD<br>R ET                 | EXPR3 A,L A QPRT 4 QPRT DISKNO L,E H,C SPT                                                                             | GET THE THREE PARAMETERS ERROR CHECK THE UNIT ASSIGNMENT  SET THE UNIT SELECT MOVE THE SECTORS PER TRACK OVER AND THE TWO-SIDED SWITCH STORE THEM                                                     |
|                                                                                                                                                                                                 | ROUTI   | CASE, TH                                                                             | HE DESIRE<br>HESE PARA                                                                                                 | TS CERTAIN DISK PARAMETERS. IN THIS ED START TRACK, SIDE, AND SECTOR ARE AMETERS NEED ONLY BE SET PRIOR TO THE SS, OR WHEN A NON-CONTIGUOUS DISK AC                                                   |

```
CP/M MACRO ASSEM 2.0
 #021
 DISK MOSS 2.2 MONITOR
 IF THE PARAMETERS ARE NOT RESET BETWEE
 IS DESIRED.
 DISK ACCESSES. THE DATA TRANSFER WILL OCCUR TO/FROM THE NEXT LOGICALLY SEQUENTIAL DISK LOCATIONS.
 GET THE THREE PARAMETERS
MOVE OVER THE START SECTOR
STORE THE TRACK AND SECTOR
GET THE SIDE INDICATOR
SEE IF SINGLE-SIDED
SIDE O SELECT BITS
JUMP IF SO
 EXPR3
 F5BD CD86F3
 QPARM:
 CALL
F5C0 61
F5C1 224100
F5C4 7B
F5C5 B7
F5C6 3ED0
 H.C
TRACK
 MOV
 SHLD
 MOV
 A,E
 ORA
 A
 Ä, ODOH
QPARM 1
 MVI
 JRZ
 F5C8+2802
F5CA 3E90
F5CC 324300
F5CF C9
 ELSE. SET THE SIDE 1 CONTROL BIT SAVE IT
 A,90H
SIDE
 MVI
 STA
 QPARM 1:
 RET
 HEXN ROUTINE
 THIS ROUTINE ADDS AND SUBTRACTS TWO HEXADECIMAL 16 BIT
 UNSIGNED NUMBERS AND DISPLAYS THE RESULTS ON THE
 CONSOLE.
 GET THE TWO NUMBERS SAVE IT FOR THE SUBTRACT ADD THEM OUTPUT THEM
 F5D0 CDA4F6
F5D3 E5
F5D4 19
F5D5 CDFBF5
 HEXN:
 CALL
PUSH
 EXLF
 Н
 DAD
 D
 CALL
 LADRB
 REGET THE FIRST NUMBER
CLEAR THE CARRY BIT
 F5D8 E1
 POP
 Н
 F5D9 B7
 ORA
 A
 DSBC
 D
 :DO THE SUBTRACT
 F5DA+ED52
 JR
 LADR
 :GO OUTPUT THE RESULT
 F5DC+1803
 ROUTINE LADR PRINTS THE CONTENTS OF (H,L) ON THE CURRENT CONSOLE, EITHER AT THE START OF A NEW LINE (EP = LADRA) OR AT THE CURRENT LOCATION (EP
 = LADR).
 START A NEW LINE
GET HIGH TWO DIGITS
 F5DE CDA9F6
 ĽADRA:
 CRLF
 CALL
 F5E1 7C
F5E2 CDE6F5
 MOV
 A,H
HÈX1
 LADR:
 CALL
MOV
 PRINT THEM
F5E5 7D
F5E6 F5
F5E7 OF
 GET LOW TWO DIGITS
SAVE THE LOW DIGIT
PUT HIGH NIBBLE INTO BITS 0-3
 A,L
PSW
 HEX1:
 PUSH
 RRC
RRC
 F5E8 OF
F5E9 OF
 RRC
FSEA OF
FSEB CDEFF5
 RRC
 CALL
 HEX2
 GO PRINT SINGLE DIGIT
 REGET THE LOW DIGIT
GO INSERT ASCII ZONE
DO THE CHARACTER OUTPUT
 F5EE F1
 POP
 PSW
 F5EF
 CD6EF3
 HEX2:
 CALL
 CONV
 JR
 CO
 F5F2+180C
 ROUTINE DASH TYPES A DASH ON THE CURRENT CONSOLE DEVICE.
 FIRST, PRINT ACCUM AS TWO HEX DIGI
GET AN ASCII DASH
GO TYPE IT
 F5F4 CDE6F5
 DASH1:
 CALL
 F5F7 0E2D
 MVI
 DASH:
 JŔ
 F5F9+1805
 IOBYTE HANDLERS
 F5FB
 MOSS+5FBH
 ORG.
 F5FB CDDEF5
 LADRB:
 LADRA
 :OUTPUT (H.L) AS 4 ASCII DIGITS
 CALL
```

| CP/M MACRO ASSE                                                                                   | M 2.0  | #022                                       | DISK MC                                                    | DISK MOSS 2.2 MONITOR                                                                                     |  |  |
|---------------------------------------------------------------------------------------------------|--------|--------------------------------------------|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|--|--|
| F5FE 0E20                                                                                         | BLK:   | IVM                                        | C, ' '                                                     | ;OUTPUT A BLANK                                                                                           |  |  |
| F600 3A0300<br>F603 E603<br>F605 CADEF6<br>F608 FE02<br>F60A FA62F4<br>F60D C262F4                | ċo:    | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JNZ       | IOBYTE 3 TTYOUT CRTOUT CUSO 1                              | :ISOLATE CONSOLE ASGT<br>:TTY DEVICE ACTIVE<br>:CRT ACTIVE<br>:USER CONSOLE 1 ACTIVE                      |  |  |
| F610 3A0300<br>F613 E6C0<br>F615 CADEF6<br>F618 FE80<br>F61A FA62F4<br>F61D CA62F4<br>F620 C362F4 | io:    | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JZ<br>JMP | IOBYTE<br>OCOH<br>TTYOUT<br>80H<br>CRTOUT<br>LPRT<br>LUSE1 | :ISOLATE LIST ASGT<br>;TTY DEVICE ACTIVE<br>:CRT ACTIVE<br>:LINE PRINTER ACTIVE<br>:USER PRINTER 1 ACTIVE |  |  |
| F623 3A0300<br>F626 E603<br>F628 CAC6F6<br>F62B FE02<br>F62D FA62F4<br>F630 C262F4                | ĊSTS:  | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JNZ       | IOBYTE 3 TTST CRTST CUST1                                  | :ISOLATE CONSOLE ASGT<br>;TTY ACTIVE<br>:CRT ACTIVE<br>:USER CONSOLE 1 ACTIVE                             |  |  |
| F633 3A0300<br>F636 E600<br>F638 CAC6F6<br>F63B FE08<br>F63D FA62F4<br>F640 CA62F4<br>F643 C362F4 | BATST: | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JZ<br>JMP | IOBYTE OCH TTST 8 PTRST RUST1 RUST2                        | ISOLATE BATCH ASGT TTY ACTIVE PAPER TAPE READER ACTIVE USER READER 1 ACTIVE USER READER 2 ACTIVE          |  |  |
| F646 3A0300<br>F649 E603<br>F64B CACEF6<br>F64E FE02<br>F650 FA62F4<br>F653 C262F4                | ĊI:    | LDA<br>ANI<br>J2<br>CPI<br>JM<br>JNZ       | IOBYTE 3 TTYIN 2 CRTIN CUSI1                               | ISOLATE CONSOLE ASGT<br>TTY DEVICE ACTIVE<br>CRT ACTIVE<br>USER CONSOLE 1 ACTIVE                          |  |  |
| F656 3A0300<br>F659 EACEF6<br>F65E FE08<br>F660 FA62F4<br>F663 CA62F4<br>F666 C362F4              | ŘI:    | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JZ<br>JMP | IOBYTE<br>OCH<br>TTYRDR<br>8<br>PTRIN<br>RUSI1<br>RUSI2    | ISOLATE BATCH ASGT TTY ACTIVE PAPER TAPE READER ACTIVE USER READER 1 ACTIVE USER READER 2 ACTIVE          |  |  |
| F669 3A0300<br>F66C E6C0<br>F66E CAD6F6<br>F671 FE80<br>F673 FA62F4<br>F676 CA62F4<br>F679 C362F4 | LSTAT: | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JZ<br>JMP | IOBYTE<br>OCOH<br>TTOST<br>80H<br>CRTOST<br>LPRST<br>LUST1 | ;ISOLATE THE LIST DEVICE ASSIGNMENT                                                                       |  |  |
| F67C 3A0300<br>F67F E630<br>F681 CADEF6<br>F684 FE20<br>F686 FA62F4<br>F689 CA62F4<br>F68C C362F4 | Po:    | LDA<br>ANI<br>JZ<br>CPI<br>JM<br>JZ<br>JMP | IOBYTE<br>30H<br>TTPNCH<br>20H<br>HSP<br>PUSO1<br>PUSO2    | ISOLATE PUNCH ASGT<br>TTY ACTIVE<br>HIGH SPEED PUNCH ACTIVE<br>USER PUNCH 1 ACTIVE<br>USER PUNCH 2 ACTIVE |  |  |

```
CP/M MACRO ASSEM 2.0
 #023
 DISK MOSS 2.2 MONITOR
 ROUTINE CONI READS THE CONSOLE AND STRIPS OFF THE ASCII
 PARITY BIT.
 GET_THE NEXT CHARACTER
 F68F CD46F6
 CONI:
 CALL
 CI
 STRIP OFF THE PARITY BIT
 F692 E67F
F694 C9
 ANI
 7FH
 RTS:
 RET
 ROUTINE PRIMD PRINTS AN ASCII STRING ONTO THE CONSOLE.

THE STRING MUST BE TERMINATED BY BIT 7 SET IN THE
LAST CHARACTER OF THE STRING. THE STRING WILL STAR
A NEW LINE (EP = PRTWD) OR CONTINUE ON THE SAME
LINE (EP = PRTWA)
 START A NEW LINE
SAVE (B,C)
GET NEXT CHARACTER FROM MEMORY
OUTPUT IT
INCREMENT MEMORY POINTER
 PRTWD:
 F695 CDA9F6
 CALL
 CRLF
 F698 C5
F699 4E
 PUSH
 B
C,M
CO
 PRTWA:
 иой
 PRTA:
 F69A CDOOF6
 CALL
 F69D 23
F69E 79
F69F 07
 INX
 H
 MOV
 A.C
 :TEST FOR BIT 7 DELIMITER ;NO DELIMITER. GO DO NEXT GHARACTER
 RLC
 JRNC
 PRTA
 F6A0+30F7
F6A2 C1
F6A3 C9
 PRTB:
 POP
 :RESTORE (B,C)
 RET
 ROUTINE EXLF READS TWO PARAMETERS, PUTS THEM INTO THE D.E AND H.L REGISTERS, THEN DOES A CARRIAGE RETURN, LINE FEED SEQUENCE.
 ĖXLF:
 GO GET TWO PARAMETERS
 F6A4 CDD9F0
 CALL
 EXPR
 F6A7 D1
F6A8 E1
 POP
 D
 POP
 Н
 ROUTINE CRLF GENERATES A CARRIAGE RETURN, LINE FEED SEQUENCE ON THE CURRENT CONSOLE TO START A NEW LINE IT INCLUDES TWO NULL CHARACTERS FOR TTY TYPE
 DEVICES FOR THE HEAD MOVEMENT TIME.
 F6A9 E5
F6AA 21C2F6
F6AD CD98F6
F6B0 E1
 H CRMSG ADDRESS OF CR.LF MESSAGE OUTPUT IT RESTORE (H.L)
 CRLF:
 PUSH
 CRLFA:
 LXI
CALL
POP
 RET
 F6B1 C9
 H.RSTMSG :GET ADDRESS OF RESTART ERROR MSG
PRINT IT ON NEW LINE
WSVEC :GO TO WARM BOOT
 F6B2 21BBF6
F6B5 CD95F6
F6B8 C30000
 RSTER:
 COMERR: CALL
 JMP
 F6BB 5253542045RSTMSG: DB
F6C2 0D0A0080 CRMSG: DB
 'RST ER', 'R'+80H
CR.LF,0,80H
 I/O DRIVERS FOR THE 8250 ASYNC COMM ELEMENT
 GET 8250 LINE STATUS
SEE IF RECEIVE DATA AVAILABLE
RETURN IF NOT
FLAG THAT DATA IS AVAILABLE
 F6C6 DB25
 TTST:
 SLSTAT
 ANI
 F6C8 E601
 F6CA C8
F6CB C6FE
F6CD C9
 RZ
ADI
 OFEH
 RET
 F6CE DB25
 :GET 8250 LINE STATUS
 ŤTYIN:
 IN
 SLSTAT
 MOVE RX DATA READY BIT INTO CARRY LOOP UNTIL DATA IS IN
 RAR
 F6D0 1F
 JRNC
 TTYIN
 F6D1+30FB
 F6D3 DB20
 IN
 SDATA
 :READ THE DATA
```

FIRMWARE LISTING

| CP/M MACRO ASSE                                                    | 4 2.0                                                                | #024                                                 | DISK MOS                                     | SS 2.2 MONITOR                                                                                                                                                                                                                     |
|--------------------------------------------------------------------|----------------------------------------------------------------------|------------------------------------------------------|----------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F6D5 C9                                                            |                                                                      | RET                                                  |                                              |                                                                                                                                                                                                                                    |
| F6D6 DB25<br>F6D8 E620<br>F6DA C8<br>F6DB C6BF                     | TTOST:                                                               | IN<br>ANI<br>RZ<br>ADI                               | SLSTAT<br>20H<br>OBFH                        | GET 8250 LINE STATUS ISOLATE TX BUFFER EMPTY BIT RETURN IF NOT EMPTY FLAG THE EMPTY STATE                                                                                                                                          |
| F6DD C9                                                            | i                                                                    | RET                                                  |                                              | 555 (555 LTN) (1515)(5                                                                                                                                                                                                             |
| F6DE CDD6F6                                                        | TTYOUT:                                                              | CALL<br>JRZ                                          | TTOST<br>TTYOUT                              | GET 8250 LINE STATUS<br>WAIT UNTIL ONE OF THE REGISTERS EM                                                                                                                                                                         |
| F6E1+28FB<br>F6E3 79<br>F6E4 D320<br>F6E6 C9                       |                                                                      | MOV<br>OUT<br>RET                                    | A,C<br>SDATA                                 | MOVE THE DATA OVER<br>OUTPUT THE DATA                                                                                                                                                                                              |
|                                                                    | EQUAT                                                                | ES FOR A                                             | DDITIONAL                                    | L CONSOLE DEVICES                                                                                                                                                                                                                  |
| F462 =<br>F462 =<br>F462 =<br>F462 =<br>F462 =<br>F462 =<br>F462 = | CRTIN:<br>CRTOUT:<br>CRTST:<br>CRTOST:<br>CUSI1:<br>CUSO1:<br>CUST1: | EQU<br>EQU<br>EQU<br>EQU<br>EQU<br>EQU               | IOER<br>IOER<br>IOER<br>IOER<br>IOER<br>IOER | UNASSIGNED CRT OUTPUT STATUS<br>UNASSIGNED USER CONSOLE (INPUT)<br>UNASSIGNED USER CONSOLE (OUTPUT)                                                                                                                                |
|                                                                    | EQUA'                                                                | TES FOR                                              | ADDITION!                                    | AL PAPER TAPE PUNCH DEVICES                                                                                                                                                                                                        |
| F6DE =<br>F462 =<br>F462 =<br>F462 =<br>F462 =                     | TTPNCH:<br>HSP:<br>HSPST:<br>PUSO1:<br>PUSO2:                        | EQU<br>EQU<br>EQU<br>EQU<br>EQU                      | TTYOUT<br>IOER<br>IOER<br>IOER<br>IOER       | UNASSIGNED TELETYPE PUNCH<br>UNASSIGNED HIGH SPEED PUNCH<br>UNASSIGNED HIGH SPEED PUNCH STATUS<br>UNASSIGNED USER PUNCH 1<br>UNASSIGNED USER PUNCH 2                                                                               |
|                                                                    | EQUA:                                                                | TES FOR                                              | ADDITION                                     | AL LIST DEVICES                                                                                                                                                                                                                    |
| F462 =<br>F462 =<br>F462 =<br>F462 =                               | LPRT:<br>LPRST:<br>LUSE1:<br>LUST1:                                  | EQU<br>EQU<br>EQU                                    | IOER<br>IOER<br>IOER<br>IOER                 | UNASSIGNED LINE PRINTER UNASSIGNED LINE PRINTER STATUS LIST DEVICE 1 UNASSIGNED LIST DEVICE 1 STATUS                                                                                                                               |
|                                                                    | EQUA                                                                 | TES FOR                                              | ADDITION                                     | AL PAPER TAPE READER DEVICES                                                                                                                                                                                                       |
| F6CE =<br>F462 =<br>F462 =<br>F462 =<br>F462 =<br>F462 =           | TTYRDR:<br>PTRIN:<br>PTRST:<br>RUSI1:<br>RUSI1:<br>RUSI2:<br>RUSI2:  | EQU<br>EQU<br>EQU<br>EQU<br>EQU<br>EQU<br>EQU<br>EQU | TTYIN IOER IOER IOER IOER IOER IOER          | UNASSIGNED TELETYPE PAPER TAPE REA UNASSIGNED HIGH SPEED PAPER TAPE R UNASSIGNED HS PTR STATUS UNASSIGNED PAPER TAPE READER 1 UNASSIGNED PAPER TAPE READER 1 (ST UNASSIGNED PAPER TAPE READER 2 UNASSIGNED PAPER TAPE READER 2 (ST |
|                                                                    | THE F                                                                | IN ALL<br>IF THE<br>THESE R<br>DISK TY               | CASES, O<br>DISK HAS<br>OUTINES V            | S DO THE PRIMITIVE DISK ACCESSES.  NE SECTOR OF DATA IS TRANSFERRED.  NOT BEEN PREVIOUSLY ACCESSED,  VILL AUTOMATICALLY DETERMINE THE  R 5"), SINGLE OR DOUBLE DENSITY.                                                            |
|                                                                    |                                                                      | TRACK I                                              | S SEEKED                                     | RED DATA IS TRANSFERRED, THE DESIRED OUT, THE DESIRED SECTOR AND SIDE IS CTUAL DATA TRANSFER.                                                                                                                                      |

UP TO TEN TRIES WILL BE ATTEMPTED BEFORE THE DATA TRANSFER IS ABORTED. ON RETURN TO THE CALLING

C-24

| CP/M MACRO ASSEM 2.0                                                                   | #025                       | DISK MC                             | OSS 2.2 MONITOR                                                                                                                  |
|----------------------------------------------------------------------------------------|----------------------------|-------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
|                                                                                        | OPERAT<br>SUCCES           | TON WAS S<br>SFUL. TH               | REGISTER WILL CONTAIN A ZERO IF THE SUCCESSFUL, OR NON-ZERO IF NOT HE FLAG REGISTER WILL NOT NECESSARILY THE A REGISTER CONTENT. |
|                                                                                        | THESE<br>AS PAR            | ROUTINES<br>TOF THE                 | ARE CP/M COMPATABLE, AND MAY BE USED BIOS.                                                                                       |
| F6EA 3EO1 DREA<br>F6EB<br>F6EB AF DWRI                                                 | ORG                        | HSTBUF<br>A,1<br>\$-1<br>A<br>RWFLG | SAVE THE DMA ADDRESS SET READ FLAG SAVE A BYTE HERE SET WRITE FLAG SAVE_IT_FOR_LATER_USE                                         |
| F6EC 324B00<br>F6EF 060A<br>F6F1 C5 AGN:<br>F6F2 CD3BF7<br>F6F5 CCFDF6<br>F6F8 C1 READ | MVI<br>PUSH<br>CALL<br>CZ  | B, 10<br>B<br>SEEK<br>RDWR<br>B     | NUMBER OF RETRIES                                                                                                                |
| F6F9 C8<br>F6FA+10F5                                                                   | RZ<br>DJN2                 | AGN                                 |                                                                                                                                  |
| F6FC C9<br>F6FD 5F RDWR                                                                | RET                        | IP A                                | AGAUP COMMAND                                                                                                                    |
| F6FE 3A4B00<br>F701 B7<br>F702 7B                                                      | : MOV<br>LDA<br>ORA<br>MOV | E,A<br>RWFLG<br>A<br>A,E            | :SAVE COMMAND :REGET THE COMMAND                                                                                                 |
| F703+2810                                                                              | JRZ                        | WRDAT                               | ;WRITE IF ZERO                                                                                                                   |
| F705 324800 RDAT<br>F708 D330 READ                                                     | TUO                        | CMND<br>DCMMD                       | ;DISK COMMAND PORT                                                                                                               |
| F70A+EDB2<br>F70C 15                                                                   | DCR<br>JRNZ                | D<br>READ1                          |                                                                                                                                  |
| F70D+20FB<br>F70F CD2EF7<br>F712 E69C<br>F714 C9                                       | CALL<br>ANI<br>RET         | EOJ<br>9CH                          | ;ISOLATE READ ERROR BITS                                                                                                         |
| F715 F620 WRDA<br>F717 324800                                                          | T: ORI<br>STA              | 20H<br>CMND                         | ;ADD WRITE COMMAND                                                                                                               |
| F71A D330 WRT1                                                                         | QUT                        | DCMMD                               | :DISK COMMAND PORT<br>;DO THE OUTPUT                                                                                             |
| F71C+EDB3<br>F71E 15                                                                   | DCR<br>JRNZ                | D<br>WRT 1                          | ;IN CASE > 256 BYTES                                                                                                             |
| F71F+20FB                                                                              | JR                         | EOJ                                 |                                                                                                                                  |
| F721+180B                                                                              |                            |                                     |                                                                                                                                  |
| F723 0608 ÉOJB<br>F725 3A4600 EOJA<br>F728 BO                                          | MVI<br>LDA<br>ORA<br>STA   | B.8<br>STPRAT<br>B                  | BASIS OF RESTORE COMMAND GET THE STEP RATE BITS ADD ON THE COMMAND                                                               |
| F725 3A4600 EOJA<br>F728 BO<br>F729 324800<br>F72C D330<br>F72E DB34 EOJ:<br>F730 1F   | OUT<br>IN<br>RAR           | CMND<br>DCMMD<br>DFLAG              | DO THE COMMAND<br>DISK FLAG PORT                                                                                                 |
| F731+30FB                                                                              | JRNC                       | EOJ                                 |                                                                                                                                  |
| F733 D830 E0J1<br>F735 324700<br>F738 E6FC                                             | : IN<br>STA<br>ANI         | DSTAT<br>STATUS<br>OF CH            | GET THE DISK STATUS                                                                                                              |

| CP/M MACRO ASSE                                                                 | M 2.0   | #026                                                   | DISK MO                                       | SS 2.2 MONITOR                                                                                                                                                             |
|---------------------------------------------------------------------------------|---------|--------------------------------------------------------|-----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F73A C9                                                                         |         | RET                                                    |                                               |                                                                                                                                                                            |
| F738 CD8EF7<br>F73E C423F7<br>F741 F8                                           | ŠEEK:   | CALL<br>CNZ<br>RM                                      | IDRD<br>EOJB                                  | INSURE HEADER HAS BEEN READ RESTORE THE DRIVE IF ERROR DONE IF NO DRIVE                                                                                                    |
| F742 3A4200<br>F745 D332<br>F747 DB31<br>F749 4F<br>F74A 3A4100<br>F74D B9      | SEEK1:  | LDA<br>OUT<br>IN<br>MOV<br>LDA<br>CMP                  | SECTOR<br>DSCTR<br>DTRCK<br>C.A<br>TRACK<br>C | SET THE SECTOR DISK SECTOR PORT DISK TRACK PORT SAVE IT GET DESIRED TRACK                                                                                                  |
| F74E+280C                                                                       |         | JRZ                                                    | RDWRT                                         | ;JUMP IF NO SEEK NEEDED                                                                                                                                                    |
| F750 D333<br>F752 0610<br>F754 CD25F7<br>F757 E698<br>F759 DB31<br>F75C B7      |         | OUT<br>MVI<br>CALL<br>ANI<br>RNZ<br>IN<br>ORA          | DDATA<br>B. 1CH<br>EÒJA<br>98H<br>DTRCK<br>A  | SET THE SEEK TRACK BUILD THE SEEK COMMAND DO THE SEEK SEEK ERROR MASK DONE IF SEEK ERROR CHECK FOR TRACK OO                                                                |
| F75C B7<br>F75D 214000                                                          | •       | LXI<br>JRZ                                             | H.40H<br>RDWRTO                               | BUILD SECTOR BYTE COUNT JUMP IF TRACK OO                                                                                                                                   |
| F760+2803<br>F762 3A5100<br>F765 29<br>F766 3D<br>F767 F265F7<br>F76A E5        | RDWRTO: | LDA<br>DAD<br>DCR<br>JP<br>PUSH                        | IDSV+3<br>H<br>A<br>RDWRTO<br>H               | GET SECTOR SIZE DOUBLE (H.L) LOOP CONTROL                                                                                                                                  |
| F76B 0E80                                                                       |         | MVI<br>CALL                                            | C.80H<br>SETUP                                | ;AUTO-WAIT BIT                                                                                                                                                             |
| F76D CDC3F7<br>F770 DB34<br>F772 E620<br>F774 3E04                              |         | IN<br>ANI<br>MVI                                       | DFLAG<br>20H<br>A 4                           | DISK FLAG PORT<br>SEE IF HEAD IS LOADED                                                                                                                                    |
| <u>F776+28</u> 01                                                               |         | JRZ                                                    | RDWRT1                                        | :JUMP IF NOT                                                                                                                                                               |
| F778 AF<br>F779 C688<br>F77B 2A4C00<br>F77E D1<br>F77F 43<br>F780 15<br>F781 14 | RDWRT1: | XRA<br>ADI<br>LHLD<br>POP<br>MOV<br>DCR<br>INR<br>JRNZ | A<br>88H<br>HSTBUF<br>D<br>B,E<br>D           | ELSE, RESET THE HEAD LOAD FLAG<br>BUILD A READ SECTOR COMMAND<br>GET THE DMA ADDRESS<br>GET THE BYTE COUNT<br>SET UP FOR Z-80 I/O<br>SEE IF 128 BYTE SECTOR<br>JUMP IF NOT |
| £782+2001                                                                       |         |                                                        |                                               | ; JOHF IF NOT                                                                                                                                                              |
| F784 14<br>F785 0E33<br>F787 BF<br>F788 C9                                      | RDWRT2: | INR<br>MVI<br>CMP<br>RET                               | D<br>C,DDATA<br>A                             | ;CLEAR THE FLAGS                                                                                                                                                           |
| F789 0658<br>F788 CD25F7                                                        | İDRD5:  | MVI<br>CALL                                            | B.58H<br>EOJA                                 | :BUILD A STEP-IN COMMAND                                                                                                                                                   |
| F78E 2A4900<br>F791 7C<br>F792 BD<br>F793 C8                                    | IDRD:   | LHLD<br>MOV<br>CMP<br>RZ                               | LUNIT<br>A,H<br>L                             | GET THE CUNIT VALUE<br>SEE IF SAME AS LUNIT<br>RETURN IF SO                                                                                                                |
| F794 0E80<br>F796 CDC3F7                                                        | IDRD1:  | MVI<br>Call                                            | C.80H<br>SETUP                                | SET THE AUTO-WAIT BIT                                                                                                                                                      |
| F799 CD33F7<br>F79C F8<br>F79D E5<br>F79E 214E00                                |         | CALL<br>RM<br>PUSH<br>LXI                              | EÖJ1<br>H<br>H,IDSV                           | :INSURE A DRIVE IS THERE<br>:ERROR IF NOT<br>:SAVE POINTER<br>:SET UP TO READ ADDRESS                                                                                      |
| F7A1 013306<br>F7A4 1601                                                        |         | ĽXÍ<br>MVI                                             | В, 600H+D<br>D, 1                             | DOATA                                                                                                                                                                      |
| F7A6 3EC4                                                                       |         | MVI                                                    | A, OC 4H                                      | ;READ ADDRESS COMMAND                                                                                                                                                      |

FIRMWARE LISTING C-27

| CP/M MACRO ASSEM                                                                                                                        | 2.0         | #027                                           | DISK MOS                                    | SS 2.2 MONITOR                                                                                                                                                                         |
|-----------------------------------------------------------------------------------------------------------------------------------------|-------------|------------------------------------------------|---------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F7A8 CDO5F7<br>F7AB E1                                                                                                                  |             | CALL<br>POP<br>JRZ                             | RDAT<br>H<br>IDRD2                          | ;RESTORE POINTER<br>;JUMP IF GOOD READ                                                                                                                                                 |
| F7AC+2808<br>F7AE 3E40<br>F7BO BE                                                                                                       |             | MVI                                            | A.40H<br>M                                  | ;SEE IF DDEN IS SET                                                                                                                                                                    |
| F7B1 D8<br>F7B2 B6<br>F7B3 77                                                                                                           |             | RC<br>ORA<br>MOV<br>JR                         | M<br>M.A<br>IDRD                            | :TAKE THE ERROR IF SO<br>;ELSE, TRY DDEN                                                                                                                                               |
| F7B4+18D8                                                                                                                               | •           | ψn                                             | IDRD                                        |                                                                                                                                                                                        |
| F7B6 DB32 i<br>F7B8 D331<br>F7BA B7                                                                                                     | DRD2:       | IN<br>OUT<br>ORA<br>JRZ                        | DSCTR<br>DTRCK<br>A<br>IDRD5                | GET THE TRACK NUMBER SET THE TRACK REGISTER INSURE NOT ON TRACK O JUMP IF NOT OKAY                                                                                                     |
| F7BB+28CC<br>F7BD 7E<br>F7BE 324900<br>F7C1 AF<br>F7C2 C9                                                                               |             | MOV<br>STA<br>XRA<br>RET                       | A M<br>LUNIT<br>A                           | :REGET SELBITS<br>:UPDATE LAST USED UNIT<br>:RESET ERROR FLAGS                                                                                                                         |
| F7C3 214A00 S<br>F7C6 7E<br>F7C7 B7                                                                                                     | - מווידים י | DRIVE NU<br>LXI<br>MOV<br>ORA<br>JRNZ          | MBER<br>H.CUNIT<br>A.M<br>A<br>SUO          | SEE IF DRIVE HAS BEEN ACTIVE GET THE SELBITS SEE IF SET UP YET YES, SKIP INIT CODE                                                                                                     |
| F7C8+2025                                                                                                                               | <b>.</b>    |                                                |                                             |                                                                                                                                                                                        |
| F7CD 47<br>F7CE 04<br>F7CF AF<br>F7DO 37                                                                                                | SETIT:      | LDA<br>MOV<br>INR<br>XRA<br>STC<br>RAL<br>DJNZ | DISKNO<br>B.A<br>B<br>A<br>SET1             | GET THE DESIRED DRIVE SAVE IN WORK REGISTER PREPARE TO CONVERT TO SELBITS ZERO TO A DRIVE SELECT BIT SHIFT BIT INTO POSITION LOOP TIL BIT IS IN POSITION                               |
| F7D2+10FD<br>F7D4 F620<br>F7D6 77<br>F7D7 D334<br>F7D9 114600<br>F7DC 3E03<br>F7DE 12<br>F7DF CD23F7<br>F7E2 F8<br>F7E3 DB04<br>F7E5 1F |             |                                                | 20H<br>M.A<br>DCNTL<br>D,STPRAT<br>A,3<br>D | ADD ON MOTOR ON BIT SAVE IT SELECT THE DRIVE SET INITIAL STEP RATE TO SLOWEST POSSIBLE RESTORE THE DRIVE DONE IF DRIVE NOT READY READ THE MINI TRKOO BIT ISOLATE IT JUMP IF MINI DRIVE |
| F7E6+3007<br>F7E8 3E10<br>F7EA B6<br>F7EB 77<br>F7EC 3E02<br>F7EE 12<br>F7EF DB31 S<br>F7F1 B7<br>F7F2 7E                               |             | MVI<br>ORA<br>MOV<br>MVI<br>STAX<br>IN<br>ORA  | A,10H<br>M<br>M,A<br>A,2<br>D               | ;ELSE, ADD ON MAXI BIT ;SET MAXI STEP RATE ;ELSE, SEE IF TRACK ZERO ;REGET THE SELBITS                                                                                                 |
| F7F3+2002<br>F7F5 E6BF<br>F7F7 B1 S<br>F7F8 D334<br>F7FA 3A4300<br>F7FD D304<br>F7FF C9                                                 | U1:         | ANI<br>ORA<br>OUT<br>LDA<br>OUT<br>RET         | OBFH<br>C<br>DCNTL<br>SIDE                  | INSURE DDEN IS RESET ADD ON AUTOWAIT BIT OUTPUT THE SELBITS SET THE SIDE SELECT                                                                                                        |


APPENDIX D: TECHNICAL INFORMATION

## D.1 SYSTEM BUS INTERFACE

Table D-1 System Bus Signals

| ==========                    | =========                               |                                              |  |  |
|-------------------------------|-----------------------------------------|----------------------------------------------|--|--|
| BUS                           | SIGNAL                                  | SIGNAL                                       |  |  |
| PIN                           | NAME :                                  | DESCRIPTION                                  |  |  |
|                               | ****=================================   |                                              |  |  |
| Inputs                        | 1                                       | 1                                            |  |  |
| 1                             | }                                       | }                                            |  |  |
| 79-87                         | A0-A15                                  | Address lines A0-A15.                        |  |  |
| 1 29-34                       |                                         | <b>\</b>                                     |  |  |
| 1 37                          | l                                       | 1                                            |  |  |
| 1 35-36                       | D00-D07                                 | Data Out lines (output from CPU).            |  |  |
| 38-40                         |                                         | <b>{</b>                                     |  |  |
| 88 <b></b> 90                 | 1                                       | {                                            |  |  |
| 1 96                          | SINTA                                   | Interrupt Acknowledge status signal.         |  |  |
| 1 45                          | SOUT                                    | Indicates the current bus cycle is an output |  |  |
| 1                             | 1                                       | cycle.                                       |  |  |
| 1 46                          | SINP                                    | Indicates the current bus cycle is an input  |  |  |
| 1                             | ;                                       | cycle.                                       |  |  |
| 1 76                          | psync (                                 | Indicates the beginning of a machine cycle.  |  |  |
| 78                            | pDBIN                                   | CPU or other bus master input strobe.        |  |  |
| 1 77                          | pWR#                                    | Indicates data bits on DOO-DO7 are valid.    |  |  |
| 75                            | RESET*                                  | CPU reset signal.                            |  |  |
| 54                            | SLAVE CLR*                              | Bus slave reset signal.                      |  |  |
| 68                            | MWRT                                    | Active with pWR* during memory write cycle.  |  |  |
| i Outhorite                   |                                         |                                              |  |  |
| Outputs                       |                                         |                                              |  |  |
| i i i i i i                   | DIO-DI7                                 | Data In lines (input to CPU).                |  |  |
| 41-43    <br>  91 <b>-</b> 95 | י זות⊷טוע ו                             | Data in lines (input to orb):                |  |  |
| 72                            | RDY                                     | Synchronizes data transfer between bus slave |  |  |
| 1 12 1                        | i NDI                                   | and master by indicating slave's readiness.  |  |  |
| 67                            | PHANTOM*                                | Disables normal memory when Phantom memory   |  |  |
| !                             | 111111111111111111111111111111111111111 | is active.                                   |  |  |
| 73                            | INT*                                    | Requests interrupt service from CPU.         |  |  |
| 1 12                          | NMI*                                    | Requests nonmaskable interrupt (i.e. one     |  |  |
| · -                           |                                         | that cannot be software-disabled).           |  |  |
| 411                           | VIO-VI7*                                | Vectored Interrupt lines 0-7.                |  |  |
|                               |                                         | 1                                            |  |  |
| Power                         | :                                       | 1                                            |  |  |
|                               | <b> </b>                                | 1                                            |  |  |
| 1,51                          | +8 Volts                                | Unregulated +8 Volts from power supply.      |  |  |
| 12 1                          | +16 Volts                               | Unregulated +16 Volts from power supply.     |  |  |
| 50,100                        | GND :                                   | Ground.                                      |  |  |
| =========                     | :====================================== |                                              |  |  |

Figure D-1 System Bus Pinouts




alamper-enabled signals 🖶

## D.2 DRIVE BUS INTERFACE

Not all the signals available on the 2422's drive interface are implemented on every drive. The left hand column in Table D-2 notes whether or not the signal is available on all drive types, 8" drives only, or PerSci drives only.

Table D-2 Drive Bus Signals

| USED     | SIGNAL                                  | SIGNAL                                                                                   |  |  |
|----------|-----------------------------------------|------------------------------------------------------------------------------------------|--|--|
| BY       | NAME                                    | DESCRIPTION                                                                              |  |  |
| ======== | ::::::::::::::::::::::::::::::::::::::: | 400000000000000000000000000000000000000                                                  |  |  |
| 1        | Inputs                                  |                                                                                          |  |  |
| i        | -                                       |                                                                                          |  |  |
| All      | DS1-DS4                                 | Drive Select lines 1 through 4.                                                          |  |  |
| All      | MOTOR ON*                               | Turns the motor on to all drives accepting                                               |  |  |
| 1 :      | · •                                     | the signal. Not used by some 8" drives.                                                  |  |  |
| All      | STEP#                                   | Each negative pulse steps the Read/Write                                                 |  |  |
| -        |                                         | Head forward or backward one track.                                                      |  |  |
| All      | DIRC                                    | Determines the direction the R/W head steps.                                             |  |  |
| ;        |                                         | The head steps to the diskette center if                                                 |  |  |
|          |                                         | DIRC high; to the perimeter if DIRC low.                                                 |  |  |
| All      | WRITE GATE*                             | When active, write operations are enabled.                                               |  |  |
| All      | WRITE DATA*                             | The combined clock and data pulses written                                               |  |  |
| i i      |                                         | to the diskette.                                                                         |  |  |
| All      | SIDE SELECT                             | Indicates which side of a two-sided diskette   is selected. High = side 0; Low = side 1. |  |  |
| i        | <br>  ምክልሮው \ ሀሳች                       | When low, causes the write current to be                                                 |  |  |
| 8"       | TRACK > 43*                             | reduced by 20%. Not used by all 8" drives.                                               |  |  |
|          |                                         | reduced by 20%. Not used by all 6" dilves. [                                             |  |  |
|          | Outputs                                 |                                                                                          |  |  |
| i i      | i Outputs i                             |                                                                                          |  |  |
| All      | INDEX*                                  | Pulses low when an index hole is detected.                                               |  |  |
| All      | TRK 00*                                 | Indicates the Read/Write Head is positioned                                              |  |  |
|          |                                         | over TRK 00.                                                                             |  |  |
| All      | WRPT <sup>#</sup>                       | Goes low when a write-protected diskette is                                              |  |  |
|          |                                         | detected.                                                                                |  |  |
| All      | READ DATA*                              | The intermingled clock and data pulses from                                              |  |  |
|          |                                         | the drive. Each recorded flux transistion                                                |  |  |
| •        |                                         | results in a negative pulse.                                                             |  |  |
| 1 8"     | HLD*                                    | Loads the Read/Write Head.                                                               |  |  |
| 1 8"     | READY*                                  | Indicates the drive is ready for operation                                               |  |  |
| -        | }                                       | (drive door closed and drive up to speed).                                               |  |  |
| 8"       | TWO-SIDED*                              | Indicates a two-sided diskette is in the                                                 |  |  |
|          |                                         | currently selected drive.                                                                |  |  |
| PerSci   | SEEK COMPLETE*                          | When high, indicates seek is in progress.                                                |  |  |
|          |                                         | When low, indicates seek is finished.                                                    |  |  |
| PerSci   | REMOTE EJECT*                           | Causes the diskette in the currently selected drive to be ejected.                       |  |  |
| i        | ·                                       | selected drive to be ejected.                                                            |  |  |
| 2222222  | :====================================== |                                                                                          |  |  |




• These signals appear on the 8" drive bus in both configurations.


## D.3 USER REPLACEABLE PARTS


Please use CCS part numbers when ordering spares or replacements.


| QTY         | REF NO.                  | DESCRIPTION                                                        | CCS PART NO.*              |
|-------------|--------------------------|--------------------------------------------------------------------|----------------------------|
|             |                          | init and all the last all the pass are all the                     |                            |
| Capac       | citors                   |                                                                    |                            |
| 2           | C1,C13                   | 56pF 500V 10% Mica                                                 | 42215-55605                |
| 14          | C2-4,8-11,14-18<br>21,22 | .1uF 50V 20% Monolythic                                            | 42034-21046                |
| 4           | C5,6,19,20               | 4.7uF 35V 20% Tantalum                                             | 42804-54756                |
| 1           | C7                       | .47uF 50V 20% Monolythic                                           | 42034-24746                |
| 1           | C12                      | 10pF 500V 10% Mica                                                 | 42215-51005                |
| Integ       | grated Circuits          |                                                                    |                            |
| 1           | U1                       | 7805, +5V Regulator                                                | 32000-07805                |
| 1           | U2                       | 78L12, +12V Regulator                                              | 32000-17812                |
| 2           | U3,30                    | 74LS123                                                            | 30000-00132                |
| 5           | U4,18,31,38,42           |                                                                    | 30000-00074                |
| 1           | U5                       | 74LS38                                                             | 30000-00038                |
| 2           | U6,14                    | 74LS14                                                             | 30000-00014<br>30000-00000 |
| 2<br>2<br>1 | U7,20<br>U8              | 74LS00<br>FD1793-02                                                | 31900-01793                |
| 1           | U9,41                    | 7407                                                               | 30200-07407                |
| 3           | U10,11,27                | 7406                                                               | 30200-00006                |
| ĩ           | บ12                      | 74LS175                                                            | 30000-00175                |
| 1           | <b>U13</b>               | 74LS273                                                            | 30000-00273                |
| 1           | U15                      | 74LS197                                                            | 30000-00197                |
| 1           | U 16                     | 74LS153                                                            | 30000-00153                |
| 1           | U17                      | 74LS164                                                            | 30000-00164                |
| 1           | U19                      | 74LS165                                                            | 30000-00165                |
| 1           | U21 (optional)           |                                                                    | 21000 00001                |
| 1<br>1      | U22                      | 5623 ROM, programmed I/O decode<br>5623 ROM, programmed ROM decode |                            |
| 1           | U23<br>U24               | 2316 ROM, MOSS 2.2 Disk Monitor                                    |                            |
| 6           | U25,26,36,37             | 74LS244                                                            | 30000-00244                |
| •           | 39,40                    | , 1200 1 1                                                         | 50000 0                    |
| 2           | U28,29                   | 74LS04                                                             | 30000-00004                |
| 1           | U33                      | 74LS10                                                             | 30000-00010                |
| 1           | <b>U</b> 34              | 74LS132                                                            | 30000-00132                |
| 2           | U32,35                   | 74LS32                                                             | 30000-00032                |
| 1           | U43                      | 74LS08                                                             | 30000-00008                |
| 1           | U44                      | 74LS139                                                            | 30000-00139                |
| Resis       | stors                    |                                                                    |                            |
| 3           | R1,2,3                   | 220 Ohun, 1/4W, 5%                                                 | 40002-02215                |
| 1           | R4                       | 7.5K, 1/4W, 5%                                                     | 40002-07525                |

| QTY   | REF NO.                                  | DESCRIPTION                       | CCS PART NO. |  |
|-------|------------------------------------------|-----------------------------------|--------------|--|
|       |                                          |                                   |              |  |
| 1     | R5                                       | 1K, 1/4W, 5%                      | 40002-01025  |  |
| 1     |                                          | 150 ohm, 1/4W, 5%                 | 40002-01515  |  |
| 1     | R7                                       | 220K, 1/4W, 5%                    | 40002-02245  |  |
| 1     | R8                                       | 11K, 1/4W, 5%                     | 40002-01135  |  |
| 1     | R9                                       | 4.7K, 1/4W, 5%                    | 40002-04725  |  |
| 2     | R10,11                                   | 2.7K, 1/4W, 5%                    | 40002-02725  |  |
| 1     | Z1                                       | 150 ohm x 7 20% SIP Network       | 40930-71516  |  |
| 3     | Z2,3,4                                   | 2.7K x 7 20% SIP Network          | 40930-72726  |  |
| Socke | ets                                      |                                   |              |  |
| 9     | XU3,12,16,19,<br>21-23,30,44             | 16-Pin IC Sockets                 | 58102-00160  |  |
| 24    |                                          | 14-Pin IC Sockets                 | 58102-00140  |  |
| 24    | 15,17,18,20,<br>27-29,31-35,38,<br>41-43 |                                   | 30.02 00.10  |  |
| 1     | <del>-</del>                             | 40-Pin IC Socket                  | 58102-00400  |  |
|       | XU13,25,26                               | 20-Pin IC Sockets                 | 58102-00200  |  |
|       | 36,37,39,40                              |                                   |              |  |
| 1     | XU24                                     | 24-Pin IC Socket                  | 58102-00240  |  |
| Misce | ellaneous                                |                                   |              |  |
| 3     | CR1-3                                    | LEDs, Rectangular Red             | 37400-00001  |  |
| 1     | J1                                       | Connector, Right Angle 2 x 17-Pin |              |  |
| 1     | J2                                       | Connector, Right Angle 2 x 25-Pin |              |  |
| 1     | W1                                       | Header Strip, 1 x 2-Pin           | 56004-01002  |  |
| 1     | Y1                                       | 16 MHz Crystal DIP                | 48321-60003  |  |
| 1     | -                                        | Heatsink, TO-220, .5"             | 60022-00001  |  |
| 1     | -                                        | Berg jumper plug                  | 56200-00001  |  |
| 1     | -                                        |                                   | 71006-32061  |  |
| 1     | -                                        |                                   | 73006-32001  |  |
| 2     | -                                        | PCB Extractor, Non-locking        | 60010-00001  |  |
| 2     | -                                        | Roll Pin Extractor Mounting       | 60010-00000  |  |









## D.5 SCHEMATIC