

RUNNING MORE THAN ONE AM-300 I/O CONTROLLER

The AM-300 Serial I/O Controller in an AM-100 system is applicable to Alpha Microsystems' AM-300 Rev.A&B and is fairly straightforward. But, it is important that each step be followed exactly in order for the procedure to work properly.

The hardware and software portions will be covered separately with examples given in each area.

HARDWARE CHANGES

Two hardware items must be chansed. First the board I/O address must be chansed, and second, the board interrupt level must be chansed.

	Suggested I/O Address	Interrupt Level
1st AM-300 board	F8(normal)	3
2nd AM-300 board	E8	6
3rd AM-300 board	D8	7

The suggested interrupt levels are only a guide. The interrupt level you use must not be used by any other board on the system. If you have an AM-100 based system, be sure to enable the same interrupt level on the AM-100 board.

As an example, a second AM-300 board will be set up using I/O address ES and interrupt level 6. See Figure 1 below. On the AM-300 board, find the ADDRESS HEADER and the INTERRUPT lines.

! !		l ‡]]]		111		,		;
1 t	4ل			J3			•	J2	ł
;	;	!	;	;			;		1
		ASTRO	CH6	į	ASTRO	снз			!
1			!	i	· >*** **** **** **** **** *		ł		1
							•		į
•	i	ACTOC	i contra i	į	^~mmm	@1.1@	i	*	į
i		HOIRU	CH5	i 1	HORTU	LHZ	1		i 1
j B	!			š			1		; :
t 1				· · · · · · · · · · · · · · · · · · ·			1		ı İ
! !		! ASRTO	CH4	!	ASTRO	CH1	!		
; !	·	!	1		110011100				ì
, 1							•		
!		-							;
į t		į.	1 U33	: ADD	RESS I	HEADE	R		1
<u>†</u>	INTERRUPT	rs :	;						;
1 5	Ų	ŧ	[· · · · · · · · · · · · · · · · · · ·	. '				į
!	*****	ł#		1				Mare officia debite fronte punto biseria debier unbe-	
		[1111	1111				

The address header is normally set up for address F8. This header will be changed to E8. Figure 2 shows the address header and the pin identification. Pins 3 thru 7 are the address lines A3 thru A7. Pin 16 is + 5 volts and pin 8 is ground. The address lines are tied to +5 volts to make the address lines "1" level or to ground for a "0" level.

		,		t sieria väätä vänää lävää rideri väura jäään väätä	į
Pin	1	,	*	+5V*	;
			*	*	1
		3	*A3	*	;
		;	*A4	#	;
		; !	*A5	#	‡ !
		; ;	*A6	*	! ;
		;	*A7	*	;
		;	*GRD	*	!
					ì

An address of F8 will have A3,A4,A5,A6 and A7 jumpered to +5 volts.

An address of E8 will have A3.A5.A6 and A7 jumpered to +5 volts and A4 jumpered to ground.

An address of D8 will have A3,A4,A6 and A7 jumpered to +5 volts and A5 jumpered to ground.

FIGURE 2 ADDRESS HEADER

After the address has been changed to E8, the interrupt level must be changed to "6" for this example. See Figure 3 for interrupt identification.




FIGURE 3 AM-300 BOARD (Lower left corner)

To change the interrupt, level the jumper (foil etch on older boards) must be installed from the common tie point to the correct interrupt pad. In this example to the pad labeled "VI 6".

Note: The interrupts are labeled on the board. The labeling may look like "V10 to V17". Should be "VIO to VI7".

PAGE 3

SOFTWARE CHANGES

Now, a new driver must be senerated for the second AM-300 board. The source for the AM-300 driver is located in PPN [10,2], file "AM300.MAC". Copy this file to "AM301.MAC". Using the "VUE" or "EDIT" program change two lines in the AM301.MAC file. In the beginning of the file are the two lines which must be changed to reflect the hardware changes.

The first; find the line that reads:

AMX=177770

#BOARD ADDRESS

If the board address has been changed to "E8" on the header; change this line to read:

AMX=177750

* BOARD ADDRESS

If the board address has been changed to "D8" on the header; change this line to read:

AMX=177730

; BOARD ADDRESS

Note: The octal address is calculated by adding the address of the board to 177400 octal.

Second; find the line that reads:

AMV=3

#INTERRUPT VECTOR LEVEL

Change this line to reflect the same interrupt level that was set up on the board. For interrupt level "6" this line should read:

AMV=6

*INTERRUPT VECTOR LEVEL

After the two changes have been made, the file must now be reassembled using the MACRO program. To MACRO the program, type the following:

MACRO AM301.MAC [RETURN]

The MACRO program will generate two new files in PPN 10,2. They are:

AM301.OBJ

Erase the AM301.OBJ file, it is not needed. The AM301.PRG file must be renamed to AM301.IDV and transferred to area 1.6 on the system disk where the drivers must reside.

PAGE 4

When assigning terminals to the second AM-300 through the TRMDEF statement in the SYSTEM.INI file, use the AM301.IDV in the same manner as the AM300.IDV. AM301 must be specified for the interface driver rather than AM300 in order for the system to recognize the correct driver.

Test the driver by creating a TEST.INI and then MONTST the system using the TEST.INI file.

Table 4-3. (Con't) ASTRO Signal List

SIGNAL	PIN	FUNCTION
REPLY	9	This open drain output is made low when the ASTRO is responding to being selected by an address on the DAL during read or write operations or in affirming that it is the interrupting source during interrupt polling.
R1-R4 CLOCK RATES	30-33	These four inputs accept four different local 32X data rate Transmit and Receive clocks. The input on R4 may be divided down into a 32X clock from a 32X, 64X, 128X, or 256X clock input. The clock used in the ASTRO is selected by the Control Register.
TPATA (BA) TRANSMITTED DATA	37	This output is the transmitted serial data from the ASTRO. This output is held in a Marking condition when the transmitter section is not enabled.
RDATA (BB) RECEIVED DATA	27	This input receives serial data into the ASTRO.

Table 4-3. (Con't) ASTRO Signal List

SIGNAL	PIN	FUNCTION
RTS (CA) REQUEST TO SEND	38	This output is enabled by the Control Register and remains in a low state during transmitted data from the ASTRO.
CTS (CB) CLEAR TO SEND	36	This input, when low, enables the transmitter section of the ASTRO.
DSR (CC) DATA SET READY	28	This input generates an interrupt when going On or Off while the Data Terminal Ready signal is On. It appears as a bit in the Status Register.
DTR (CD) DATA TERMINAL READY	16	This output is generated by a bit in the Control Register and indicates Controller readiness.
RING (CE) RING INDICATOR	8	This input from the Data Set generates an interrupt when made low with Data Terminal Ready in the "Off" condition.

Table 4-7. (Con't) ASTRO Signal List

SIGNAL	PIN	FUNCTION
CARR (CF) CARRIER DETECTOR	56	This input from the Data Set generates an interrupt when going On or Off if Data Terminal Ready is On. It appears as a bit in the Status Register.
IXTC (DB) TRANSMITTER TIMING	35	This input is the Transmitter 1X Data Rate Clock. Its use is selected by the Control Register. The transmitted data changes on the negative transition of this signal.
IXRC (DD) RECEIVER TIMING	34	This input is the Receiver 1X Data Rate Clock. Its use is selected by the Control Register. The Received Data is sampled by the ASTRO on the positive transition of this signal.
MISCELLANEOUS	19	This output is controlled by a bit in the Control Register and is used as an extra programmable signal.

Syn Register. This 8-bit register is loaded from the DAL lines by a Write operation and holds the synchronization code used to establish receiver character synchronization. It serves as a fill character when no new data is available in the Transmitter Holding Register during transmission. This register cannot be read onto the DAL lines. It must be loaded with logic zeroes in all unused high-order bits.

DLE Register. This 8-bit register is loaded from the DAL lines by a Write operation and holds the "DLE" character used in the Transparent mode of operation in which an idle transmit period is filled with the combination DLE-SYN pair of characters rather than a single SYN character. In addition the ASTRO may be programmed to force a single DLE character prior to any data character transmission while in the transmitter transparent mode.

Transmitter Holding Register. This 8-bit parallel buffer register holds parallel transmitted data transferred from the DAL lines by a Write operation. This data is transferred to the Transmitter Register when the transmitter section is enabled and the Transmitter Register is ready to send new data.

Transmitter Register. This 8-bit shift register is loaded from the Transmitter Holding Register, SYN register, or DLE register. The purpose of this register is to serialize data and present it to the transmitted data output.

Control Registers. There are two 8-bit Control Registers which hold device programming signals such as mode selection, clock selection, interface signal control, and data format. Each of the Control Registers can be loaded from the DAL lines by a Write operation or read onto the DAL lines by a Read operation. The registers are cleared by a Master Reset.

Status Register. This 8-bit register holds information on communication errors, interface data register status, match character conditions, and communication equipment status. This register may be read onto the DAL lines by a Read operation.

Data Access Lines. The DAL is an 8-bit bi-directional bus port over which all address, data, control, and status transfers occur. In addition to transferring data and control words, the DAL lines also transfer information related to addressing of the device, reading and writing requests, and interrupting information.

4.2.2.2 Asynchronous Mode Operation.

Framing of asynchronous characters is provided by a Start bit (logic low) at the beginning of a character and a Stop bit (logic high) at the end of a character. Reception of a character is initiated on recognition of the first Start bit by a positive transition of the receiver clock, after a preceding Stop bit. The Start and Stop bits are stripped off while assembling the serial input into a parallel character.

The character assembly is completed by the reception of the Stop bit after reception of the last character bit. If this bit is a logic high, the character is determined to have correct framing and the ASTRO is prepared to receive the next character. If the Stop bit is a logic low, the Framing Error Status flag is set and the assumes this bit to the Start bit of the next character. Character assembly continues from this point if the input is still a logic low when sampled at the theoretical center of the assumed Start bit. As long as the Receive input is spacing, all zero characters assembled and error flags and data received interrupts are generated so that line breaks can be determined. After a character of all zeros is assembled along with a zero in the Stop bit location, the first received logic high is determined as a Stop bit and this resets the Receiver circuit to a Ready state for assembly of next character.

In the Asynchronous mode the character transmission occurs when information contained in the Transmitter Holding Register is transferred to the Transmitter Register. Transmission is initiated by the insertion of a Start bit, followed by the serial output of the character least significant bit; then the insertion of a 1-, 1.5-, or 2-bit length Stop condition. If the Transmitter Holding Register is full, the next character transmission starts after the Transmission of the Stop bit of the present character in the Transmitter Register. Otherwise, the Mark (logic high) condition is continually transmitted until the Transmitter Holding Register is loaded.

In order to allow re-transmission of data received at a slightly faster character rate, means are provided for shortening the Stop bit length to allow transmission of characters to occur at the same rate as the reception of characters. The Stop bit is shortened by 1/16 of a bit period for 1-Stop bit selection and 3/16 of a bit period for a 1.5-, or 2-Stop bit selection, if the next character is ready in the Transmitter Holding Register.

4.2.2.3 Synchronous Mode Operation.

Framing of characters is carried out by a special Synchronization Character Code (SYN) transmitted at the beginning of a block of characters. The Receiver, when enabled, searches for two continuous characters matching the bit pattern contained in the SYN register. During the time the Receiver is searching, data is not transferred to the Receiver Holding Register, status bits are not updated, and the Receiver interrupt is not activated. After the detection of the first SYN character, the Receiver assembles subsequent bits into characters whose length is determined by contents of the Control Register. If, after the first SYN character detection, a second SYN character is present, the Receiver enters the Synchronization mode until the Receiver Enable Bit is turned off. If a second successive SYN character is not found, the Receiver reverts back to the Search mode.

In the Synchronous mode a continuous stream of characters is transmitted once the Transmitter is enabled. If the Transmitter Holding Register is not loaded at the time the Transmitter Register has completed transmission of a character, this idle time will be filled by a transmission of the character contained in the SYN register in the Non-transparent mode, or the characters contained in the DLE and SYN registers respectively while in the Transport mode of operation.

4.2.2.4 Detailed Operation.

Receiver. The Receiver Data input is clocked into the Receiver Register by a 1X Receiver Clock from a modem Data Set, or by a local 32X bit rate clock selected from one of four externally supplied clock inputs. When using the 1X Clock, the Receiver Data is sampled on the positive transition of the clock in both the Asynchronous and Synchronous modes. When using a 32X clock in the Asynchronous mode, the Receive Sampling Clock is phased to the mark-to-space transition of the Received Data Start bit and defines, through clock counts, the center of each received data bit within +0 , -3 at the positive transition 16 clock periods later.

In the Synchronous mode the Sampling Clock is phased to all mark-to-space transitions of the Received Data inputs when using 32X clock. Each transition of the data causes an incremental correction of the Sampling Clock by 1/32nd of a bit period. The Sampling Clock can be immediately phased to every mark-to-space data transition by setting bit 4 of Control Register 1 to a logic high, while the Receiver is disabled.

When the complete character has been shifted into the Receiver Register it is then transferred to the Receiver Holding Register; the unused, higher number bits are filled with zeros. At this time the Receiver Status bits (Framing Error/Sync Detect, Parity Error/DLE Detect, Overrun Error, and Data Received) are updated in the Status Register and the Data Received interrupt is activated. Parity Error is set, if encountered while the Receiver parity check is enabled in the Control Register.

Overrun Error is set if the Data Received status bit is not cleared through a Read operation by an external device when a new character is ready to be transferred to the Receiver Holding Register. This error flag indicates that a character has been lost, as new data is lost and the old data and its status flags are saved.

The characters assembled in the Receiver Register that match the contents of the SYN or DLE register are not loaded into the Receiver Holding Register, and the DR interrupt is not generated, if bit 3 of Control Register 2 (CR23=SYN Strip) or bit 4 of Control Register 1 (CR14=DLE Strip) are set respectively, the SYN-DET and DLE-DET status bits are set with the next non SYN or DLE character. When both CR23 and CR14 are set (Transparent mode), the DLE-SYN combination is stripped. The SYN comparison occurs only with the character received after the DLE character. If two successive DLE characters are received, only the first DLE character is stripped. No parity check is made while in this mode.

Transmitter. Information is transferred to the Transmitter Holding Register by a Write operation. Information can be loaded into this register at any time, even when the Transmitter is not enabled. Transmission of data is initiated only when the Request to Send bit is set to a logic one in the Control Register and the Clear To Send input is a logic low. Information is normally transferred from the Transmitter Holding Register to the Transmitter Register when the latter has completed transmission of a character. However. information in the DLE register may be transferred prior to the information contained in the Transmitter Holding Register if the Force DLE signal condition is enabled (bits 5 = Force DLE and 6 = TXTransparent of Control Register 1 set to a logic one). The control bit CR15 must be set prior to loading of a new character in the Transmitter Holding Register to insure forcing the DLE character prior to transmission of the data character.

The Transmitter Register output passes through a flip-flop which delays the output by the one clock period. When using the 1X clock generated by the Modem Data Set, the output data changes state on the negative clock transition and the delay is one bit period. When using a local 32X clock the transmitter section selects one of the four selected rate inputs and divides the clock down to the baud rate.

This clock is phased to the Transmitter Holding Register empty flag such that transmission of characters occurs within two clock times of the loading of the Transmitter Holding Register when the Transmitter Register is empty.

Transmitter is enabled, a Transmitter interrupt When the each time the Transmitter Holding Register is empty. the Transmitter Holding Register is empty when the Transmitter Register is ready for a new character, the Transmitter enters an During this idle time a logic high will be presented to the Transmitted Data output in the Asynchronous mode or the contents SYN will be presented in the Synchronous register (CR16=0).Synchronous Non-transparent mode Ιn the Transmit Transparent mode (enabled by bit 6 of Control Register 1=Logic 1), the idle state will be filled by a DLE-SYN character transmission in When entering the Transparent mode the DLE-SYN fill that order. will not occur until the first forced DLE.

If the Transmitter section is disabled by a reset of the Request to Send, any partially transmitted character is completed before the transmitter section of the ASTRO is disabled. As soon as the CTS goes high, the transmitted data output will go high.

When the Transmit parity is enabled, the selected odd or even parity bit is inserted into the last bit of the character in place of the last bit of the Transmitter Register. This limits transfer of character information to a maximum of seven bits plus parity or eight bits without parity. Parity cannot be enabled in the Synchronous Transparency mode.

BIT 7	6	5	. 4	3	. 2	1	0
SYNCIASYNC	ASTINC	ASYNC/TRANS.		AND TO SERVICE	STHUASTHO	SYNCIASYNC	SYNCASYNC
D-LOOP MODE	D-NON BREAK	BIABLED	4 HONECHO	0-40-PARTY	0-RECEIVER	0-SETS RTS	0-SET DTR
NORMAL SOM	MODE 1-BREAK MODE	G_1 TRACESTOP BIT	S-AUTO-BOHO	C-PARTY CHECK	1—RECEIVER ENABLED	OUT = 1 1-8ET-RTS OUT = 0	I-SETS DIR
	BANC .	1-SINGLESTOPER	8AC (RD = 4).	ENABLED ON SHECEIVER PARITY GENERATION	i i i i i i i i i i i i i i i i i i i		KOPI ALI OMI
	0-NON TRANS	DEABLED		EMABLED ON PRANSMITTER			
	PARENT MODE	0-MISCOUT = 1	STRUMBURG.	evac .			
	TRANSPARENT	SONO CONSTRU	ENABLED	G-RECEIVER PARITY	¥15.00	Carlos S	
		Carlos Manuel	AND TRANSPORTED TO	OMECKIS DISABLED	14.00		
		SEMERATED	ancene = q	CHECK IS BINABLED.		2003 (235 V 1)	
		EMARLED				J. 78. 1862	
		secons - s	. 200-1				
पर्य र १०० तस्त्रीहरू स.स.च्ये		CHARGE STATE	.sour.≠0		777		
Chylas		4-10-4-4-5-5	-19 - 17 - 17 - 17 - 17 - 17 - 17 - 17 -				

Figure 4-6. Control Register 1

4.2.2.5 Device Programming.

The two 8-bit Control Registers of the ASTRO determine the operative conditions of the ASTRO chip. The Control Register contents are shown in Figures 4-6 and 4-7.

Control Register 1. This is an 8-bit control register that holds device programming signals.

- Bit 7. A logic O configures the ASTRO into an Internal Data and Control Loop mode and disables the Ring interrupt. In this diagnostic mode the following loops are connected internally:
 - a. The Transmit Data is connected to the Receive Data with the TD pin held in a Mark condition and the input to the RD pin disregarded.
 - b. With a 1X clock selected, the Transmitter clock also becomes the Receive Clock.
 - c. The Data Terminal Ready (DTR) Control bit is connected to the Data Set Ready (DSR) input, with the DTR output pin held in an Off condition (logic high), and the DSR input pin is disregarded.

- d. The Request to Send Control bit is connected to the Clear To Send (CTS) and Carrier Detector inputs, with the RTS output pin held in an Off condition (logic high), and the CTS and Carrier Detector input pins are disregarded.
- e. The Miscellaneous pin is held in an Off (logic high) condition.

A logic 1 on bit 7 enables the Ring interrupt and returns the ASTRO to the normal full duplex configuration.

Bit 6. In the Asynchronous mode a logic 1 holds the Transmitted Data output in a Spacing (Logic 0) condition, starting at the end of any current transmitted character, when the Transmitter is enabled. Normal Transmitter timing continues so that this Break condition can be timed out after the loading of new characters into the Transmitter Holding Register.

In the Synchronous mode a logic 1 sets the Transmitter in a transparent transmission which implies that idle transmitter time will be filled by DLE-SYN character transmission and a DLE can be forced ahead of any character in the Transmitter Holding Register when CR15 is a logic one in the sync mode.

Bit 5. In the Asynchronous mode a logic 1, with the Transmitter enabled, causes a single Stop bit to be transmitted. A logic 0 causes 2-Stop bit transmission for character lengths of 6, 7, or 8 bits and one-and-a-half Stop bits for a character length of 5 bits.

With the Transmitter disabled this bit controls the Miscellaneous output on pin 19, which may be used for Make Busy on 103 Data Sets, Secondary Transmit on 202 Data Sets, or dialing on CBS Data Couplers.

In the Synchronous mode a logic 1 combined with a logic 0 on Bit 6 of Control Register 1 enables Transmit parity; if CR15=0 or CR16=1 no parity is generated.

When set to a logic 1 with bit 6 also a logic 1, the contents of the DLE register are transmitted prior to the next character loaded in the Transmitter Holding Register as part of the Transmit Transparent mode.

Bit 4. In the Asynchronous mode a logic 1 enables the Automatic Echo mode when the receiver section is enabled. In this mode the clocked regenerated data is presented to the Transmit Data output in place of normal transmission through the Transmitter Register. This serial method of echoing does not present any abnormal restrictions on the transmit speed of the terminal. Only the first character of a Break condition of all zeros (null character) is echoed when a Line Break condition is detected. For all subsequent null characters, with logic zero Stop bits, a steady Marking condition is transmitted until normal character reception resumes. Echoing does not start until a character has been received and the Transmitter is idle. The Transmitter does not have to be enabled during the Echo mode.

In the Synchronous mode a logic 1, with the Receiver enabled, does not allow assembled Receiver data matching the DLE register contents to be transferred to the Receiver Holding Register; also, parity checking is disabled.

When the Receiver is not enabled this bit controls the Miscellaneous output on pin 19, which may be used for New Sync on a 201 Data Set. When operating with a 32X clock and a disabled Receiver a logic 1 on this bit also causes the Receiver timing to synchronize on mark-to-space transitions.

Bit 3. In the Asynchronous mode a logic 1 enables check of parity on received characters and generation of parity for transmitted characters.

In the Synchronous mode a logic 1 bit enables check of parity on received characters only. Note: Transmitter parity enable is controlled by CR15.

Bit 2. A logic 1 enables the ASTRO to receive data into the Receiver Holding Register, update Receiver Status Bits 1, 2, 3, and 4, and to generate Data Received interrupts. A logic O disables the Receiver and clears the Receiver Status bits.

Bit 1. Controls the Request To Send output on pin 38 to control the CA circuit of the Data Set. The RTS output is inverted from the state of CR11. A logic 1 combined with a low logic Clear To Send input enables the Transmitter and allows THRE interrupts to be generated. A logic O disables the Transmitter and turns off the external Request To Send signal. Any character in the Transmitter Register will be completely transmitted before the Transmitter is turned off. The Request To Send output may be used for other functions such as "Make Busy" on 103 Data Sets.

Bit O. Controls the Data Terminal Ready output on pin 16 to control the CD circuit of the Data Set. A logic 1 enables the Carrier and Data Set Ready interrupts. A logic O enables only the telephone line Ring interrupt. The DTR output is inverted from the state of CR1O.

Control Register 2. Control Register 2, unlike Control Register 1, cannot be changed at any given time. This register should be changed only while both the receiver and transmitter sections of the ASTRO are in the idle state. Control Register 2 contents are shown in Figure 4-7.

BIT 7 6	, 5	4	3	2 1 0
SYNC/ASYNC	MODE SELECT	SYNCIASYNC	ASYNC	SYNCIASYNC
CHARACTER LENGTH SELECT 00 = 8 Bits 01 = 7 Bits 10 = 6 Bits 11 = 5 Bits	0ASYNCHRONOUS MODE 1SYNCHRONOUS MODE	1—ODD PARITY SELECT O—EVEN PARITY SELECT	1-RECEIVER CLOCK DETERMINED BY BITS 2-0 0-RECEIVER CLK = RATE 1 SYNC (CR14 = 0) 0-NO SYN STRIP 1-SYN STRIP SYNC (CR14 = 1) 0-NO DLE-SYN STRIP 1-DLE-SYN STRIP	CLOCK SELECT 000 - IX CLOCK 001 - RATE 1 CLOCK 010 - RATE 2 CLOCK 011 - RATE 3 CLOCK 100 - RATE 4 CLOCK 101 - RATE 4 CLOCK + 2 110 - RATE 4 CLOCK + 8

Figure 4-7. Control Register 2

Bits 7-6. These bits select the character length as follows:

Bits 7-6	Character Length
00	8 bits
01	7 bits
10	6 bits
11	5 bits

When parity is enabled it must be considered as a bit when making character length selection, i.e., 5 character bits plus parity = 6 bits.

Bit 5. A logic 1 selects the Synchronous Character mode. A logic 0 selects the Asynchronous Character mode.

Bit 4. A logic 1 selects odd parity and a logic 0 selects even parity, when parity is enabled by CR13 and/or CR15.

Bit 3. In the Asynchronous mode a logic O selects the rate 1-32X clock input (pin 30) as the Receiver Clock rate and a logic 1 selects the same clock rate for the Receiver as selected by bits 2-0 for the Transmitter. This bit must be a logic 1 for the 1X clock selection by bits 2-0.

In the Synchronous mode a logic 1 causes all DLE-SYN combination characters in the Transparent mode when DLE strip CR14 is a logic 1, or all SYN characters in the Non-transparent mode to be stripped out and no Data Received interrupt to be generated. The SYN Detect status bit is set with reception of the next assembled character as it is transferred to the Receiver Holding Register.

Bits 2-0. These bits select the Transmit and Receive clocks. The Input Clock to the Rate 4 pin may be divided down to form the 32X clock from a multiple clock as shown on the next page.

Bits 2-0

Clock

000	1X clock for Transmit and Receive (pins 35 and
•	34 respectively)
001	32X clock - Rate 1 input (pin 30)
010	32X clock - Rate 2 input (pin 31)
011	32X clock - Rate 3 input (pin 32)
100	32X clock - Rate 4 input 1 (pin 33)
101	32X clock - Rate 4 input 2 (pin 33)
110	32X clock - Rate 4 input 4 (pin 33)
111	32X clock - Rate 4 input 8 (pin 33)

Status Register. The data contained in the Status Register define Receiver and Transmitter data conditions and status of the Data Set. The Status word is shown in Figure 4-8, and defined below.

BIT 7	6	5	4	3	2	1	0
DATA SET CHANGE	DATA SET READY	CARRIER DETECTOR	• FRAMING ERROR • SYN DETECT	• DLE DETECT • PARITY ERROR	OVERRUN ERROR	DATA RECEIVED	TRANSMITTER HOLDING REGISTER EMPTY

Figure 4-8. Status Register

Bit 7. This bit is set to a logic 1 whenever there is a change in state of the Data Set Ready or Carrier Detector inputs while Data Terminal Ready (bit 0 of Control Register 1) is a logic 1 or the Ring Indicator is turned on, with DTR a logic 0. This bit is cleared when the Status Register is read onto the Data Access Lines.

- Bit 6. This bit is the logic complement of the Data Set Ready input on pin 28. With 202-type Data Sets it can be used for Secondary Receive.
- Bit 5. This bit is the logic complement of the Carrier Detector input on pin 29.
- Bit 4. In the Asynchronous mode a logic 1 indicates that received data contained a log 0 bit after the last data bit of the character in the Stop bit slot, while the Receiver was enabled. This indicates a Framing error. This bit is set to a logic 0 if the proper logic 1 condition for the Stop bit was detected.

In the Synchronous mode a logic 1 indicates that the contents of the Receiver Register matched the contents of the SYN Register. The condition of this bit remains for a full character assembly time. If SYN strip (CR23) is enabled this status bit is updated with the character received after the SYN character. In both modes the bit is cleared when the Receiver is disabled.

Bit 3. When the DLE Strip is enabled (bit 4 of Control Register 1) the Receiver parity check is disabled and this bit is set to a logic 1 if the previous character to the presently assembled character matched the contents of the DLE register; otherwise it is cleared. The DLE DET remains for one character time and is reset on the next character transfer or on a Status Register Read. If DLE Strip is not enabled this bit is set to a logic 1 when the Receiver is enabled, and the last received character has a parity error. A logic 0 on this bit indicates correct parity. This bit is cleared in either of the above modes when the Receiver is disabled.

- Bit 2. A logic 1 indicates an Overrun error which occurs if the previous character in the Receiver Holding Register has not been read and Data Received is not reset, at the time a new character is to be transferred to the Receiver Holding Register. This bit is cleared when no Overrun condition is detected, i.e., the next character transfer time or when the Receiver is disabled.
- Bit 1. A logic 1 indicates that the Receiver Holding Register is loaded from the Receiver Register, if the Receiver is enabled. It is cleared to a logic 0 when the Receiver Holding Register is read onto the Data Access Lines, or the Receiver is disabled.
- Bit O. A logic 1 indicates that the Transmitter Holding Register does not contain a character while the Transmitter is enabled. It is set to a logic 1 when the contents of the Transmitter Holding Register is transferred to the Transmitter Register. It is cleared to a O bit when the Transmitter Holding Register is loaded from the DAL, or when the Transmitter is disabled.

4.2.2.6 Input/Output Operations.

All Data, Control, and Status words are transferred over the Data Access Lines (DALO-DAL7). Additional input lines provide controls for addressing a particular unit, and regulating all input and output operations. Other lines provide interrupt capability to indicate to a Controller that an input operation is requested by the ASTRO. All input/output terminology below is referenced to the Controller so that a Read or Input takes data from the ASTRO and places it on the DAL lines, while a Write or Output places data from the DAL lines into the ASTRO.

Read. A Read operation is initiated by the placement of an eight-bit address on the DAL by the Controller. When the Chip Select signal goes to a logic low state, the ASTRO compares bits 7-3 of the DAL with its hard-wired ID code (pins 17, 22, 24, 25, and 26) and becomes selected on a Match condition. The ASTRO then sets its RPLY line low to acknowledge its meadiness to transfer data.

Bits 2-0 of the address are used to select ASTRO registers to read from as follows:

Bits 2-0	Selected Register	
		- '
000	Control Register	1
010	Control Register	
100	Status Register	
110	Receiver Holding	Register

When the Read Enable (RE) line is set to a logic low condition by the Controller, the ASTRO gates the contents of the addressed register onto the DAL. The Read operation terminates and the device becomes unselected when both the Chip Select and Read Enable return to a logic high condition. Reading of the Receiver Holding Register clears the DR Status bit. Bit O must be a logic low in read or write operations.

Write. A Write operation is initiated by the placement of an eight-bit address on the DAL by the Controller. The ASTRO compares bits 7-3 of the DAL with its ID code when the Chip Select input goes to a logic low state. If a Match condition exists the device is selected and makes its RPLY line low to acknowledge its readiness to transfer data. Bits 2-0 of the address are used to select ASTRO registers to be written into as follows:

Bits 2-0	Selected Register
000	Control Register 1
010	Control Register 2
100	SYN and DLE Register
110	Transmitter Holding Register

When the Write Enable (WE) line is set to a logic low condition by the Controller, the ASTRO gates the data from the DAL into the addressed register. If data is written into the Transmitter Holding Register, the THRE Status bit is cleared to a logic zero. The 100 address loads both the SYN and DLE registers. After writing into the SYN register, the device is conditioned to write into the DLE if followed by another Write pulse with the 100 address. Any intervening Read or Write operation with other addresses resets this condition such that the next 100 will address the SYN register.

Interrupts. The following conditions generate interrupts:

- 1. Data Received (DR) Indicates transfer of a new character to the Receiver Holding Register while the Receiver is enabled.
- 2. Transmitter Holding Register Empty (THRE) Indicates that the THR register is empty while the Transmitter is enabled. The first interrupt occurs when the Transmitter becomes enabled if there is an empty THR, or after the character is transferred to the Transmitter Register making the THR empty.
- 3. Carrier On Indicates Carrier Detector input goes low when DTR is on.
- 4. Carrier Off Indicates Carrier Detector input goes high when DTR is on.
- 5. DSR On Indicates the Data Set Ready input goes low when DTR is on.

- 6. DSR Off Indicates the Data Set Ready input goes high when DTR is on.
- 7. Ring On Indicates the Ring Indicator input goes low when DTR is off.

Each time an interrupt condition exists the INTR output from the ASTRO is made a logic low. The following interrupt procedure is then carried out even if the interrupt condition is removed.

The Controller acknowledges the interrupt request by setting the Chip Select (CS) and the Interrupt Acknowledge Input (IACKI) to the ASTRO to a low state. On this transition all non-interrupting devices receiving the IACKI set their Interrupt Acknowledge Output (IACKO) low, enabling lower priority daisy-chained devices to respond to the interrupt request. The highest priority device that is interrupting will then set its RPLY low. This device places its ID code on bit positions 7-3 of the DAL when a low RE signal is received. In addition bit 2 is set to a logic one if any of the interrupt numbers 1 and 3-7 above occurred, and remains a logic low if the THRE has caused the interrupt.


To reset the interrupt condition (INTR) Chip Select (CS) an IACKI must be received by the ASTRO. A setup time must exist between CS and the RE or WE signals to allow chip selection prior to read/write operations and deselection control through the latter signals. The data is removed from the DAL when the RE signal returns to the logic high state.

4.2.2.7 Timing.

Timing characteristics for Read cycles, Write cycles, and Interrupt cycles are shown in Table 4-4 and Figures 4-9, 4-10 and 4-11. Flow diagrams for processing are contained in Figures 4-12 and 4-13.

TABLE 4-4. Signal Timing

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
TAS	Address Set-Up Time	0			ns.	
teh	Address Hold Time	150			ns.	
TARL	Address to RPLY Delay			400	ns	
TCS	CS Width	250			ns	
TCSRLF	CS to Reply OFF Delay	0		250	ns	RL = 27 KQ



1 = VIH(min) = 2.4V

2 = VIL(max) = 0.8V

3 = VOH(min) = 2.8V


4 = VOL(max) = 0.4V

NOTE 1: ID DECODE is the major factor in TARE and TARL timing.

NOTE 2: If changing the Control Registers while processing data the WE pulse width must be contained within the Data Valid envelope to insure correct data processing.

TARE	Address and RE Spacing	250			ns	
TRECSH	RE and CS Overlap	20			กร	A STATE OF THE STA
TRECS	RE to CS Spacing	250			ns ns	
TRED	RE to Data Out Delay			180	กร	OL = 20 pf
TRE	RE Width	200	AND THE	1000	718	


Figure 4-9. Read Timing



1 = VIH(min) = 2.4V 2 = VIL(max) = 0.8V 3 = VOH(min) = 2.8V 4 = VOL(max) = 0.4V

 TAWE	Address to WE Spacing	250		ns.
	WE and CS Overlap	20	der s	ns
TWE	WE Width	200	18.	1000 ns
TDS	Data Set-Up Time	150		ns.
TDH	Data Hold Time	100	30.0	As The Section of the
TWECS	WE to CS Spacing	250	650c	,16

Figure 4-10. Write Timing



SYMBOL	CHARACTERISTIC	MIN	ТҮР	MAX	UNITS	CONDITIONS
TCSI	CS to IACKI Delay	0			NS	
TCSRE	CS to RE Delay	250	2		ns	
TCSREH	CS and RE Overlap	20			ns	
TRECS	RE to CS Spacing	250			ns	
T _{PI}	IACKI Pulse Width	200			ns	
TIAD	IACKI to Valid ID Code Delay			250	ns	See Note 1.
T _{RED}	RE OFF to DAL Open Delay			180	ns	4 - 4 <u>.</u>
TIARL	IACKI to RPLY Delay			250	ns	
TCSRLF	CS to RPLY OFF Delay	0		250	ns	$R_L = 2.7 \text{K}\Omega$
TIAIH	IACKI ON to INTR OFF Delay			300	ns	
T _{II}	IACKI to IACKO Delay			200	ns	
TIOFF	IACKO OFF Delay From CS OFF, RE OFF, or IACKI HIGH.			250	ns	See Note 2.

Note 1: If RE goes low after IACKI goes low, the delay will be from the falling edge of RE.

Note 2: IACKO goes false after the last one of the following three signals go false: CS, RE and IACKI. T;OFF is measured from the last signal going false.

Figure 4-11. Interrupt Timing




Figure 4-12. Receiver Section Flow Diagram




Figure 4-13. Transmitter Section Flow Diagram

4.2.3 Bus Comparator (U34).

This device compares two binary words of two to six bits in length and indicates matching (bit-for-bit) of the two words. Inputs for one word are TTL inputs, whereas inputs of the second word are high impedance receivers driven by a terminated data bus. The output has a latch that is strobe controlled. The transfer of information to the output occurs when the STROBE input goes from a logical 1 to a logical 0 state. Inputs may be changed while the STROBE is at the logical 1 level, without affecting the state of the output. For logic and connections see Figure 4-14.






Figure 4-14. Bus Comparator Connections

4.2.4 D Flip-Flops With Clear (U28).

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positi e-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. For logic and connections see Figure 4-15.



Connection Diagram



Truth Table

ı	INPUTS					
CLEAR	CLOCK	D	¢	ā'		
L	x	×	Ł	н		
H	t	н	н	L		
н	t	ŧ.	Ł	н		
н	Ł	×	Q ₀	ō,		

- H = High Level (steedy state)
- L = Low Level (steady state)
- X = Don't Car
- t = Transition from low to high level
- Q₀ = The level of Q before the indicated steady-state input
- t = 175, LS175, and S175 only

Figure 4-15. D Flip-Flop Connections

4.2.5 Decoder (U20).

These are Schottky-clamped circuits designed for memory-decoding or data-routing applications requiring very short propagation delay times. This DIP decodes one of eight lines, based on the conditions at the three binary select inputs and the three enable inputs. For logic and connections see Figure 4-16.

EMABLE

SELECT
IMPUTS

SELECT
IMPUTS

SELECT
IMPUTS

A (11)

SELECT
IMPUTS


A (12)

A (13)

SELECT
IMPUTS

A (13)

Connection Diagram



Truth Table


	10	NPUT	S					оит	DI ITE			
EN4	BLE	\$	ELEC	Τ				001	ruis			
G1	G2°	С	8	A	YO	Y1	Y2	Y3	Y4	Y 5	Y6	Y7
х	н	×	х	Х	н	н	н	н	Н	н	н	н
L	x	x	x	х	Н	н	н	н	н	н	н	Н
н	L	l L	L	L	Ł	н	H	н	Н	H	н	н
H	L	L	L	н	н	L	н	H	н	H	н	н
н	Ĺ	L	н	L	н	H	L	н	H	H	н	Н
н	L	l L	н	H	н	н	н	L.	н	н	н	Н
н	L	Н	L	L	н	H	Н	н	L	н	н	1 H
н	Ł	н	L	н	H,	н	H	Н	н	Ł	н	Н
н	L	H	H	L	н	H-	н	н	н	н	L	н
н	L	Н	H	н	н	н	H	H	н	н	н	Ł

Figure 4-16. Decoder Connections

4.2.6 Line Drivers (U5, U9, U13, U17, U21, U25).

This device is a monolithic, quadruple line driver that interfaces data terminal equipment with data communications equipment. Operation is in conformance with EIA standard RS-232C. For logic and connections see Figure 4-17.

Logic/Connection Diagram



Truth Table

FUNC	TION 1	TABL	Ę
Ā	В	Y	1
H	Н	L	1
L	X	н	1
х	L	Н	1
H = hig X = irre			ow isvel,





Figure 4-17. Line Driver Connections

4.2.7 Line Receivers (U6, U10, U14, U18, U22, U26).

This device is a monolithic, quadruple line receiver that satisfies the requirements of the standard interface between data terminal equipment and data communications equipment. Operation is in conformance with EIA standard RS-232C. Logic and connections are shown in Figure 4-18.

Logic/Connection Diagram







Figure 4-18. Line Receiver Connections

4.2.8 Tri-State Buffers (U12, U32, U37, U39, U40).

This device provides eight, two-input buffers in each package that employs low power Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer. The outputs are placed in the tri-state condition by applying a high logic level to the enable pins. For logic and connections see Figure 4-19.

Logic/Connection Diagram



Truth Table


INP	UTS	OUTPUT
Ğ	Α	Y
Н	х	Z
L	н	L
Ł	L	н

Figure 4-19. Tri-State Buffer Connections

4.2.9 Hex Tri-State Buffers (U36, U38).

These devices provide six, two-input buffers in each package. One of the two inputs to each buffer is used as a control line to gate the output onto the high impedance state, while the other input passes the data through the buffer. The outputs are placed in the tri-state condition by applying a high logic level to the control pins. For logic and connections see Figure 4-20.

Connection Diagram



Truth Table

INP	UTS	OUTPUT
Ğ	Α	Y
H	х	Z
L	H	L
ŀь	Ł	н

H = high level, L = low level, X = irrelevant, Z = high-impedance

Figure 4-20. Hex Tri-State Buffer Connections

4.2.10 Quad 2-Imput and Gate (U31). For connection diagram see figure 4-21.

Connection Diagram





Figure 4-21. Quad 2-Input Connections

4.2.11 Hex Inverter Buffer/Driver (U29).

This device is fully compatible with TTL and DTL logic circuits. It provides high-voltage, open collector outputs and high sink current capability. See Figure 4-22 for schematic and connections.







Figure 4-22. Hex Inverter Buffer/Driver Connections

4.2.12 Schmitt-Trigger Positive-NAND Gate (U35).

This device, with Schmitt action, allows both circuits to function as a NAND gate with different input threshold levels for positive and negative-going signals. Logic and connections are shown in Figure 4-23.

Logic/Connection Diagram



Schematic





Figure 4-23. Schmitt-Trigger Positive-NAND Gate and Connections


4.2.13 Dual D-Type Edge-Triggered Flip-Flop (U30).

This monolithic, Dual, D-Type, Edge-Triggered Flip-Flop provides direct clear and preset inputs and complementary Q and Q outputs. Input information is transferred to the outputs on the positive edge of the clock pulse. For logic and connections see Figure 4-24.

Logic/Connection Diagram



Schematic



Truth Table

¹n	tn+1			
INPUT	OUTPUT	OUTPUT		
D	Q	ā		
0	0	1		
1	1	0		

NOTES: 1. t_n = bit time before clock pulse. 2. t_{n+1} = bit time after clock pulse.

Figure 4-24. Dual, D-Type Flip-Flop and Connections

5.0 INTROCUCTION.

The AM-300 circuit board performs to full capability with a minimum of maintenance. This section describes maintenance and troubleshooting procedures and procedures for handling warranty returns.

5.1 CIRCUIT BOARD CHECKOUT.

The AM-300 circuit board was fully tested before it left Alpha Microsystems and will operate satisfactorily in the system if the hardware and software requirements of Sections Two and Three of this manual are met. Should a problem arise, use the following procedures to identify and locate the fault.

- 1. Check all cabling for proper seating of connectors.
- 2. Check the circuit board for proper seating in the slot.
- 3. Check all power connections for correct voltages.
- 4. Check jumper options to ensure correctness of application. These include interrupt jumpers on AM-100.
- 5. Verify that the fault is in the AM-300 and not either in the system or in the peripherals. This can best be accomplished with substitution of a known good circuit board if available.

5.2 WARRANTY PROCEDURES.

This circuit board is covered by warranty issued by Alpha Microsystems Inc., Irvine, California. Complete details of the warranty are included with the circuit board. Should a problem arise with this circuit board, call your dealer or the Alpha Micro International Support/Services Group for information.


5.3 DIAGNOSTICS


Diagnostic testing software and hardware is available from the Alpha Micro International Support Services group, along with complete documentation and operating instructions.

SECTION VI SCHEMATIC AND PARTS LIST

Table 6-1. Component Cross Reference List

REF.	MFG.	PAR.	REF.	MFG.	PAR.
DESIG.	TYPE NO.	NO.	DESIG.	TYPE NO.	
U1 U2 U3 U4 U5 U6 U7 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 U21	7912 7812 7805 7805 7805 75188 75189 1671 1671 75188 75189 1941 81LS98 75188 75189 1671 1671 75188 75189 1671 75188 75188	- 4.2.6 4.2.7 4.2.2 4.2.2 4.2.6 4.2.7 4.2.1 4.2.8 4.2.6 4.2.7 4.2.2 4.2.2 4.2.6 4.2.7 4.2.2 4.2.6 4.2.7 4.2.2 4.2.6	U22 U23 U24 U25 U26 U27 U28 U29 U30 U31 U32 U33 U34 U35 U36 U37 U38 U39 U40 U41	75189 1671 1671 75188 75189 1941 74LS174 74LS174 74LS08 81LS98 - 8131 74LS132 74368 81LS98 74368 81LS98 74368 81LS98	4.2.7 4.2.2 4.2.6 4.2.7 4.2.1 4.2.11 4.2.13 4.2.10 4.2.8 - 4.2.3 4.2.12 4.2.9 4.2.9 4.2.8 4.2.8








CAPACITORS ARE IN MICROFARADS.	RESISTORS ARE IN OHMS.
ณ้	-:


NOTES UNLESS OTHERWISE SPECIFIED


8	CLPHA IRVINE, CH 92714	,
\$00°	SCHEMATIC, AM-300	
	6 PORT SERIAL 170	
This come	11	























* '-									
	U	SER C	ОММЕ	NTS			TECHNI	CAL PUBLICATIONS	
FROM:	NAME								
, ,,,,,,,,							NOTE:	Use this form to common suggested changes, or about this document.	
	CITY							If necessary, call us at (714) 957-6076	:
	STATE _		×	Z)	Ρ			,	
DOCUME	ENT:	TITLE/NUN	1BER/REVIS						
COMMEN	NTS:								
	. ,	-		·					
					wa				
- Walliam		•		:					
***************************************					# III - I				
									:
			· · · · · · · · · · · · · · · · · · ·						
				110000					
					<u> </u>		<u>.</u>		
						,			

STAPLE

FOLD FOLD

PLACE STAMP HERE



ATTN: EDUCATIONAL SERVICES DIVISION

FOLD FOLD

OUT ALONG LINE

TABLE OF CONTENTS

Paragraph	Page
SECTION I	•
GENERAL DESCRIPTION	
1.0 Introduction	1–1
1.1 Circuit Board Description	1-1
1.2 Application	
en e	·
SECTION II	1 × 1
OPERATING DATA	
	15
2.0 Introduction	2-1
2.1 Capabilities and Specifications	2-1
2.2 Interface Description and Wiring	
2.2.1 S-100 Bus Interface	
2.2.2 I/O Port Interface	
2.3 Setup and Checkout	2-9
2.3.1 Wiring Connections	2-9.
2.3.2 User Options	
rander de la companya de la company Anno 1888 de la companya de la comp	;
and American Artistantic Control (American Artistantic) (American Artistantic) (American Artistantic) (American American Artistantic) (American Artistantic) (American Artistantic) (American Artistantic) (American Artistant	
SECTION III	9.5.
PROGRAMMING	4
3.0 Introduction	3–1
3.1 I/O Port Definitions	_

SECTION IV FUNCTIONAL THEORY OF OPERATION

4.0	Introduction	4-1
4.1	Circuit Board Operation	4-1
4.1.1	Addressing	4-1
4.1.2	Baud Rate Programming	4-6
4.1.3	Interrupts	4-7
4.1.4	Data I/O *	4-7
4.2	Circuit Module Description	4- 9
4.2.1	Baud Rate Clock (U11, U19, U27)	4-9
4.2.2	Asynchronous/Synchronous Receiver/Transmitter	
	(ASTRO) (U7, U8, U15, U16, U23, U24)	4-12
4.2.2.1	Organization	4-12
4.2.2.2	Asynchronous Mode Operation	4-21
4.2.2.3	Synchronous Mode Operation	4-22
4.2.2.4	Detailed Operation	4-23
4.2.2.5	Device Programming	4-26
4.2.2.6	Input/Output Operations	4-33
4.2.2.7	Timing	4-37
4.2.3	Bus Comparator (U34)	4-43
4.2.4	D Flip-Flops With Clear (U28)	4-44
4.2.5	Decoder (U20)	4-45
4.2.6	Line Drivers (U5, U9, U13, U17, U21, U25)	4-46
4.2.7	Line Receivers (U6, U10, U14, U18, U22, U26)	4-47
4.2.8	Tri-State Buffers (U12, U32, U37, U39, U40)	4-48
4.2.9	Hex Tri-State Buffers (U36, U38)	4-49
4.2.10	Quad 2-Input Connections (U31)	4-50
4.2.11	Hex Inverter Buffer/Driver (U29)	4-51
4.2.12	Schmitt-Trigger Positive-NAND Gate (U35)	4-52
4.2.13	Dual D-Type Edge-Triggered Flip-Flop (U30)	4-53

SECTION V

MAINTENANCE AND TROUBLESHOOTING

*.		
5.0	Introduction 5.	-1
5.1	Circuit Board Checkout 5	-1
5.2	Warranty Procedures 5	-1
5.3	Diagnostics 5	-2

SECTION VI PARTS LIST AND SCHEMATIC

LIST OF ILLUSTRATIONS

Figure		Page
1-1	AM-300 Six Port Serial I/O Board Simplified	٠.
	Block Diagram	19
2-1	Am-300 Cabling and Jumper Requirements	
2-2	Am-300 I/O Port Address Jumper Setting	
2-3	Am-300 Vector Interrupt Jumper Setting	
2-4	AM-300 CTS Jumper Options	-
3-1	Am-300 Terminal Interface Driver	
4-1	AM-300 I/O Circuit Board Functional Block Diagram	_
4-2	Baud Rate Clock Connections	
4-3	Baud Rate Clock Diagram	•
4-4	ASTRO Connections	•
4-5	ASTRO Block Diagram	4-14
4-6	Control Register 1	4-26
4-7	Control Register 2	4-29
4-8	Status Register	4-31
4- 9	Read Timing	4-38
4-10	Write Timing	4-39
4-11	Interrupt Timing	4-40
4-12	Receiver Section Flow Diagram	4-41
4-13	Trasmitter Section Flow Diagram	4-42
4-14	Bus Comparator Connections	4-43
4-15	D Flip-Flop Connections	4-44
4-16	Decoder Connections	4-45
4-17	Line Driver Connections	4-46
4-18	Line Receiver Connections	4-47
4-19	Tri-State Buffer Connections	4-48
4-20	Hex Tri-State Buffer Connections	4-49
4-21	Quad 2-Input Connections	4-50
4-22	Hex Inverter Buffer/Driver Connections	4-51
4-23	Schmitt-Trigger Positive-NAND Gate and Connections	4-52
4-24	Dual, D-Type Flip-Flop and Connections	4-53

LIST OF TABLES

Table		Page
2-1	AM-300 Specifications	. 2-2
2-2	Alpha Micro Bus Interface Signals	
2-3	I/O Port Interface Signals List (RS-232)	. 2-10
3-1	I/O Port Definitions	. 3-2
3-2	MUX Control Register (X4)	. 3-3
4-1	AM-300 Signal List	• 4-3
4-2	Clock Generator Output Frequencies	. 4-10
4-3	ASTRO Signal List	. 4-15
4-4	Signal Timing	. 4-37
6-1	Component Cross Reference List	. 6–1

Drouble Shoots

O 15th o or rosewin drive/elys - If only one

1.0 INTRODUCTION.

This manual provides operating and maintenance instructions for the AM-300 Six Port Serial I/O Board manufactured by Alpha Microsystems Inc. located in Irvine, California. Circuit board description, operating and usage instructions, programming, theory of operation, and maintenance instructions are included to provide the user with the information necessary to utilize this circuit board to its full capacity.

1.1 CIRCUIT BOARD DESCRIPTION.

The AM-300 circuit board is a six port serial Input/Output device that is S-100 bus compatible and provides six fully programmable RS-232 ports. Individual ports can be independently programmed to any of 16 baud rates up to 19,200 baud. The entire board can generate multilevel interrupts under program control. Both synchronous and asynchronous operating modes for each port are provided through Western Digital's Aysnchronous Synchronous Receiver/Transmitters (ASTRO-UC1671B).

A simplified block diagram of the circuit board is shown in Figure 1-1. For a complete detailed description of circuit board operation, see Section IV of this manual.

1.2 APPLICATION.

This circuit board provides the data conversion and processing necessary for RS-232 peripheral equipment to communicate with an S-100 bus computer system. The AM-300 fulfills this function in the Alpha Microsystems' Computer Systems or any other system with these requirements.




Figure 1-1. Six Port Serial I/O Board Simplified Block Diagram

2.0 INTRODUCTION.

This section contains information on the use of the AM-300 Six Port Serial I/O Board. Capabilities, specifications, interface wiring, set-up and checkout procedures are provided for the successful integration of the board into the user's system.

2.1 CAPABILITIES AND SPECIFICATIONS.

This circuit board operates from the standard S-100 bus structure and provides RS-232 interface capability for up to six separate peripherals. Each of the six ports are individually programmable and can be set at any of 16 selectable baud rates. The entire board can generate multilevel interrupts under program control and can operate in either synchronous or asynchronous modes. Detailed specifications are listed in Table 2-1.

2.2 INTERFACE DESCRIPTION AND WIRING.

The AM-300 Six Port Serial Input/Output circuit board provides interface capability between the standard S-100 bus and peripheral equipment requiring serial data and controls.

2.2.1 S-100 Bus Interface.

The AM-300 circuit board is fully S-100 bus compatible. The six ports are addressed through the bus address lines and data lines as described in Section III. The S-100 bus connections are made via the bottom edge connector and are described in Table 2-2.

2.2.2 I/O Port Interface.

The AM-300 circuit board contains six programmble I/0 ports that are compatible with most standard RS-232 interface peripherals. All six ports are identical and connections are made via the three connectors on the top edge of the circuit board.

Table 2-1. AM-300 Specifications.

Parameter	Specifications
Peripheral I/O ports	Six fully programmable
Operating Modes	Synchronous
Baud Rates	16 selectable per I/O port under software control.
	Code* Baud Rate
	<u>D</u> <u>C</u> <u>B</u> <u>A</u>
	<u>D</u> <u>C</u> <u>B</u> <u>A</u> 50
	0 0 0 1 750
Although the	0 0 1 0 110
	0 0 1 1 134.5
	0 1 0 0 150
	0 1 0 1 200
	0 1 1 0 300
	0 1 1 1 600
	1 0 0 0 1200
	1 0 0 1 1800
	1 0 1 0 2400
	1 0 1 1 3600
	1 1 0 0 4800
	1 1 0 1 7200
	1 1 1 0 9600
	1 1 1 1 19,200
	*See programming information Sec.III
Interface	RS-232C for peripherals S-100 bus for CPU
Addressing	Card and port addressed thru S-100 bus for CPU
Circuit Board	5.275" X 10.000" with 100 pin connector
DC Power Reqmts	+7.5v @ 0.8A +16v @ 0.1A -16v @ 0.1A

Table 2-2. Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
+7.5V	+ 7.5vdc Power	1
+16V	+ 16vdc Power	2
VI8 VIO	Vectored Interrupt 8 Vectored Interrupt 0	3 4
VII	Vectored Interrupt 1	5
VI2 VI3	Vectored Interrupt 2 Vectored Interrupt 3	6 7
VI4	Vectored Interrupt 4	8
V15 V16	Vectored Interrupt 5 Vectored Interrupt 6	9 10
VI7	Vectored Interrupt 7	11
RTC	Real Time Clock, 50Hz or 60Hz	12
POWFAIL	AC Power Failure Status	13
VI9	Vectored Interrupt 9	14
A18	Address 18	15
A16	Address 16	16
A17	Address 17	17
STATUSB	Status Disable	18
C/CDSB	Command/Control Disable	19
GND	Ground	20

Table 2-2.(con't) Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
IODIS	I/O Disable	21
ADDDSB	Address Disable	- 22
DODSB	Data Bus Disable	23
Ø 2	Phase 2 Clock	24
STVAL	Status and Address Valid	25
PHLDA	DMA Request Acknowledge	26
PWAIT	Processor Wait	27
N/U	Not Used	28
A5 A4 A3 A15 A12 A9	Address 5 Address 4 Address 3 Address 15 Address 12 Address 9	29 30 31 32 33 34
DOUT 1/D1 DOUT O/DO	Data Bus Bit 1 Data Bus Bit O	35 36
A10	Address 10	37

Table 2-2.(con't) Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
DOUT 4/D4 DOUT 5/D5 DOUT 6/D6 DIN 2/D10 DIN 3/D11 DIN 7/D15	Data Bus Bit 4 Data Bus Bit 5 Data Bus Bit 6 Data Bus Bit 10 Data Bus Bit 11 Data Bus Bit 15	38 39 40 41 42 43
SMI °	Bus Master OP Code Fetch	44
SOUT	I/O Output Cycle	45
SINP	I/O Input Cycle	46
SMEMR	Memory Read Cycle	47
SHLTA	HLT Acknowledge	48
PERR	Parity Error Pulse	49
GND	Ground	50
+7.5V	+7.5vdc Power	51
-16V	-16vdc Power	52
GND	Ground	53
SLAVECLR	Reset Signal To All I/O Devices	54

Table 2-2.(con't) Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
DMAO	DMA Controller Arbitration	55
DMA1	Lines For Use With Standard	56
DMA2	S-100 Bus DMA System	57
SXTRQ	16 Bit Cycle	58
A19	Address 19	59
N/U	Not Used	60
A20 A21 A22 A23	Address 20 Address 21 Address 22 Address 23	61 62 63 64
ADVAL	Address Valid On Data Bus	65
WRDIS	Write Disable	66
PHANTOM	ROM Memory Enable	67
n/u n/u	Not Used Not Used	68 69
Gnd	Ground	70
N/U	Not Used	71
PRDY	Processor Ready	72

Table 2-2.(con't) Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
N/U	Not Used	73
PHOLD	DMA Request	74
PRESET	Preset	75
PSYNC	Processor Sync, Start of Bus Cycle	76
PWR	Write Strobe	77
PDBIN	Data Bus Input Command	78
AO	Address O	79
A1	Address 1	80
A2	Address 2	81
A6	Address 6	82
A7	Address 7	83
8A	Address 8	84
A13	Address 13	85
A14	Address 14	86
A11	Address 11	87
DOUT 2/D2	Data Bus Bit 2	88
DOUT 3/D3	Data Bus Bit 3	89
DOUT 7/D7	Data Bus Bit 7	90
DIN 4/D12	Data Bus Bit 7	91
DIN 5/D13	Data Bus Bit 13	92
DIN 6/D14	Data Bus Bit 14	93
DIN 1/D9	Data Bus Bit 9	94
DIN O/D8	Data Bus Bit 8	95

Table 2-2.(con't) Alpha Micro Bus Interface Signals List

MNEMONIC	NAME	PIN NO.
SINTA	Interrupt Acknowledge	96
SWO	Bus Master Output	97
ERROR	Memory Error Interrupt	98
BERR	Bus Error	99
GND	Ground	100

Interface wiring is described in Table 2-3 and is in accordance with EIA Specification RS-232C. Cabling requirements and jumpers are illustrated in Figure 2-1.

2.3 SETUP AND CHECKOUT.

When the AM-300 circuit board is received, it is ready for use. No adjustment or calibration is required for operation. The hardware requirements for use are described in this section and the software requirements are described in Section III.

2.3.1 Wiring Connections.

First ensure that the proper power wiring is available and the correct voltages are connected to the various pins as described in paragraph 2.2. All power connections are made through the bottom edge connector.

All functional connections are made to the S-100 bus through the bottom edge connector and connections to peripherals are through the three connectors on the top edge of the card, as described in paragraph 2.2. Ensure that these connections are correct before plugging the AM-300 circuit board into the system.

2.3.2 User Options.

Address Code. Before the AM-300 circuit board can be used in the system, the card address must be set up to provide correct software selection of I/O ports. Five I/O ports are required by the AM-300. These I/O ports are defined in Section III. The I/O port base address is jumper settable in blocks of eight. Figure 2-2 illustrates the procedure for setting this address. Addressing of the five ports on the circuit board are provided by codes on the data lines as described in Section III.

Interrupt Lines. Each AM-300 board requires a separate vectored interrupt. Figure 2-3 illustrates the procedure for setting up the interrupt vector.

Table 2-3. I/O Port Interface Signals List (RS-232)


AM-300 SIGNAL	PIN	NMEMONIC	FUNCTION
Ground	B10	GND	Signal Ground.
ΛS+	B9	+5V	5 volt output through 1K resistor.
Data Terminal Ready	A3	CD	AM-300 output. Controls switching of the data of the data communication equipment to the communication channel (ASTRO pin 16).
Transmitted Data		BA	AM-300 output. Serial data output from the AM-300 to peripheral (ASTRO pin 37). Data is not transmitted unless the following signals are in the ON condition: 1. Request to Send (CA) 2. Clear to Send (CB) 3. Data Set Ready (CC) 4. Data Terminal Ready (CD)
Request to Send	A5	CA	AM-300 output. Conditions the peripheral for data transmission (ASTRO pin 38). Remains low during transmitted data.

I/O Port Interface Signals List (RS-232) Table 2-3. (Con't)

AM-300 SIGNAL	PIN	MNEMONIC	FUNCTION
Data Terminal Ready	A1	CD	Same as pin A3 on other channel.
Transmitted Data	A2	BA	Same as pin B3 on other channel.
Request to Send	B4	CA	Same as pin A5 on other channel.
Miscellaneous Control	A4	N	Same as pin B5 on other channel.
*Received Data	B7	BB	Same as pin A6 on other channel.
Clear to Send	A9	CB	Same as pin B8 on other channel.
Data Set Ready	A10	ລລ	Same as pin B8 on other channel.
Ring Indicator	A7	CE	Same as pin B6 on other channel.

Table 2-3. (Con't) I/O Port Interface Signals List (RS-232

		,	
AM-300 SIGNAL	PIN	MNEMONIC	FUNCTION
Miscellaneous Control	B5	×	AM-300 output. Controlled by a bit in the control register of the ASTRO used as an extra programmable signal (ASTRO pin 19).
Received Data	A6	ВВ	AM-300 input. Serial data input from peripheral (ASTRO pin 27).
Clear to Send	A8	CB	AM-300 input. Generated by the peripheral to indicate whether or not it is ready to transmit data (ASTRO pin 36). Enables ASTRO transmitter.
Data Set Ready	B8	CC	AM-300 input. Indicates the status of the peripheral. An ON condition indicates that the peripheral is ready to transmit data (ASTRO pin 28).
Ring Indicator	B6	CE	AM-300 input. Ring indicator from the peripheral. Generates an interrupt if Data Terminal Ready is ON (ASTRO pin 29).



JUMPER OPTION ON REV. C AND LATER BOARDS ONLY, REV. A AND B BOARDS ARE HARDWIRED TO "E" POSITION.

Figure 2-1. AM-300 Cabling and Jumper Requirements


STANDARD I/O BASE ADDRESS IS :F8 (SHOWN) 2ND AM-300 I/O BASE ADDRESS IS :E8 3RD AM-300 I/O BASE ADDRESS IS :D8 INSTALL HEADER JUMPER TO GND INTO Z33 FOR "0" 169 +5V 01 JUMPER TO +5V 0 FOR "1" 0 0 0 (Board Rev A & B) 0 08 90 DARK SQUARES INDICATE SHORTING BLOCK POSITIONS

Board Rev C And Later

Figure 2-2. AM-300 I/O Port Address Jumper Setting
DWM-00300-00 REV. BOO 2-14


(ALL TO "1"S SIDE)

STANDARD VECTOR INTERRUPT IS LEVEL 3
2ND AM-300 VECTOR INTERRUPT IS LEVEL 6
3RD AM-300 VETOR INTERRUPT IS LEVEL 7



TO CHANGE FROM LEVEL 3/
TO ANOTHER LEVEL, CUT ETCH ON COMPONENT
SIDE AS SHOWN AND JUMPER PAD TO DESIRED
VECTORED INTERRUPT LEVEL.

(Board Rev A & B)




DARK SQUARE INDICATES STANDARD/
SHORTING BLOCK POSITION (LEVEL 3).
TO ALTER VECTOR INTERRUPT LEVEL, SIMPLY
REPOSITION SHORTING BLOCK TO DESIRED LEVEL.

Board Rev C And Later

Figure 2-3. AM-300 Vector Interrupt Jumper Setting

more the solite

CTS Jumpering. (Rev C and later boards only). Each RS-232 channel may be configured so that CTS is always asserted, or is controlled externally by the peripheral to which it is attached. Figure 2-4 illustrates these jumpers. Note: This can be accomplished in the external cabling or using the on-board shorting blocks.



CTS JUMPERS, 6 PLACES IN THE SHOWN BY DARK SQUARES IN THE EXTERNAL POSITION (E).
INTERNAL POSITION (I) ALWAYS ASSERTS CTS.

Figure 2-4. AM-300 CTS Jumper Options (Rev C and Later)

3.0 INTRODUCTION.

This section describes the programming requirements for the AM-300 circuit board. Input/Output port addressing, baud rate selection, and interrupt programming are described for complete system compatibility. Listings for the AM-300 interface driver are contained in Figure 3-1.

3.1 I/O PORT DEFINITIONS.

Five I/O ports are required by the AM-300. These are summarized in Tables I and II.

Note that the first four I/O addresses are contained in the Western Digital Corporation UC1671B ASTRO. See the data sheet on the chip for a detailed explanation of the register contents.

In addition to the registers contained in the UC1671B, there are three other functions that must be considered:

A. MUX Control Register

See Table II for description of control bits.

B. Baud Rate Programming

The baud rate for a given serial I/O channel can be programmed as follows:

1. Set up the MUX Control Register with bit 3 set to a "1" and bits 0-2 set to address the appropriate channel.

Table 3-1. I/O Port Definitions

I/O Port Address Input	Input	Output	Comments
XO	Control Register 1	Control Register 1	See UC1671B spec
X1	Control Register 2	Control Register 2	See UC1671B spec
X2	SYN and DLE Register	Status Register	See UC1671B spec
X2	Receiver Holding Register	Transmitter Holding Register	See UC1671B spec
X4		MUX Control Register	See Table II

the base I/O port address (shown as O) is jumper selectable to any block of eight I/O addresses.

Table 3-2. MUX Control Register (X4)

Bit	Function	Comments
0	Multiplex Control Bit O	5 bit code addresses the appropriate RS-232 channel. Legal addresses are 1-6.
7 ·	Multiplex Control Bit 1	
2	Multiplex Control Bit 2	
2	Program Baud Rate	Set to "1" to program addressed channel's baud rate. Set to "0" to program addressed channel's ASTRO.
4	Interrupt Enable	
5	Read Interrupt	Set to "1" to enable reading of interrupt vector.

2. Write to port XO with bits 0-3 used to select the appropriate baud rate. The Western Digital Dual Baud Rate Clock Generator (BR1941L) is utilized to provide the programmable baud rates. See the BR1941L spec sheet for detailed baud rate codes.

C. Interrupt Programming

Interrupts can be enabled by setting bit 4 of the MUX Control Register to a "1". Once set, any of the six channels can generate an interrupt to the CPU. A single line interrupt is used for all channels. To determine which channel has generated an interrupt, the following sequence must be programmed.

- 1. After receiving the interrupt, set up the MUX Control Register with bit 5 set on a "1" and bits 0-3 set to a "0".
- 2. Read port XO. The AM-300 will return the address of the channel that has generated the interrupt according to the following format:

\mathtt{Bit}	7			MSB				}	÷	,
Bit	6							-	-1	:
Bit	5			Inte	rruj	pti	ng	7 4		:
Bit	4		-	Chan	nel	Nu	nb∈	r	٠	:
Bit	3	:	:	LSB		:		; ;	- 1	•
Bit	2			1 = 0 =					_	

The channels have been prioritized such that I/O channel 1 has the highest priority and I/O channel 6 has the lowest.

RS-232 INTERFACE.

Three edge connectors are provided at the top of the AM-300 to allow connection to RS-232 compatible peripherals. Each connector contains interface signals for two I/O channels. The following RS-232 signals are provided:

BB Received Data

- Clear to Send CTS CB
- CC Data Set Ready
- Carrier Detector

3 = Data to printer 2= Data from privater 20= DTR

Outputs: 201. CD Data Terminal Ready

- Transmitted Data
- CA Request to Send
 - 4. Misc Miscellaneous

Figure 2-1 illustrates the standard cable configuration.

Al VAID higher port Things

AM-300 TERMINAL INTERFACE DRIVER

PAGE 001

```
Copyright (C) 1977, 1978, 1979 - Alpha Microsystems, Irvine CA 92174
                                         Edit History:
                                         ;25 August 79. Shift BITs into left half to be AM-100/T compatible.
                                         THE FOLLOWING TWO EQUATES DEFINE THE BOARD ADDRESS AND INTERRPUT LEVEL
                                         THEY MUST BE CHANGED TO RUN THIS DRIVER AS A SECOND AM-300 HANDLER
                                         STHE INTERRUPT VECTOR JUMPER ON THE AM-100 CPU MUST ALSO BE WIRED IN
                                         AMX=177770
                                                            FFFR
                                                                       BOARD ADDRESS
                                         AMV=3
                                                                        SINTERRUPT VECTOR LEVEL
                                         DEFINE PORTU
                                                        PORT
                                                OFFSET OUT 'PORT
                                                WORD
                                                OFFSET IN'PORT
                                                WORD
                                                ENDH
        addise I dome
                                         TERMINAL DRIVER COMMUNICATIONS AREA
         000000 000444
                                                        CHROUT
                                                                       CHARACTER OUTPUT ROUTINE
         000002 000400
                                                        INIT
                                                                       ; INITIALIZE ROUTINE
lam
                                         ; ****************
                                                 INIT
                                         ; ==========
                                         INITIALIZE THE AM-300 PORT
                                         R1 MUST CONTAIN THE BAUD RATE CODE (0-17)
         000004 156503 000004
                                                        4(R5),R3
                                         INIT: MOVB
                                                                       PICK UP THE INTERFACE ADDRESS
         000010 004307
                                                ADDI
                                                        10,R3
                                                                       :MAKE INTO BAUD RATE CONTROL COMMAND
         000012 150337 177774
                                                HOVB
                                                        R3, etamx+4
                                                                       ; AND SET INTO MUX REGISTER
                                                MOVE
         000016 150137 177770
                                                        RI- CHAMX
                                                                       SET BAUD RATE INTO RATE GENERATOR
         000022 004347
                                                BICI
                                                        10,R3
                                                                       STRIP OFF THE BAUD RATE CONTROL BIT
         000024 150337 177774
                                                MOVE
                                                        R3- E#AMX+4
                                                                       ; AND SELECT THE ASTRO
         000030 152737 000011 177771
                                                HOVE
                                                        #11,0#AMX+1
                                                                       INITIALIZE THE ASTRO
                         000205 177770
                                                MOVB
                                                        #205, EHAMX
                                         STORE THE TERMINAL DEFINITION ADDRESS IN THE INPUT AND OUTPUT ROUTINES
         000044 071167 000206
                                                LEA
                                                        R1, IN1-12.
                                                                       SET BASE INDEX
         000050 004113
                                                ADDI
                                                        12. R1
                                                                       SADVANCE TO CORRECT ROUTINE PAIR
         000052 073302
                                                SOB
                                                        R3..-2
         000054 130561 000002
                                                MOV
                                                        R5,2(R1)
                                                                       STORE THE TERMINAL DEFINITION ADDRESS
```

Figure 3-1. AM-300 Terminal Interface Driver (SH 1 of 3)

```
000060 130561 000010
                                   HOV
                                          R5,10(R1)
                           INITIALIZE THE INTERRUPT VECTOR
000064 071167 000050
                                   LEA
                                          R1.INTRPT
                                                   INDEX THE INTERRUPT ROUTINE
000070 133704 000050
                                   MOV
                                          6#50-R4
                                                      ; INDEX THE INTERRUPT VECTOR TABLE BASE
000074 004407
                                   ADDI
                                         16-K2*AMV>+R4 +BUMP TO CORRECT VECTOR ENTRY
000076 020401
                                   SUB
                                         R4.R1 ...... SMAKE ENTRY ADDRESS INTO AN OFFSET
000100 130114
                                                      ISTORE INTERRUPT ROUTINE OFFSET IN TABLE
                                   MOV
                                         R1.eR4
000102 152737 000020 177774
                                         #20-@#AMX+4 ; ENABLE AM300 INTERRUPTS
                                  MOVE
000110 000037
                            INX: RTN
                            CHROUT
                            ***************
                            COUTPUT CHARACTER INITIATION ROUTINE
                            SENABLE THE ASTRO TRANSMITTER WHICH GENERATES AN INITIAL INTERRUPT
                                         er3,r5 ;set terminal definition index
4(r5),r3 ;set astro address
000112 131305
                            CHROUT: MOV
                                  MOVB
000114 156503 000004
000120 004317
                                  ADDI
                                         20.R3
000122 150337 177774
                                  MOVB
                                         R3-@#AHX+4
                                                     SELECT ASTRO
000126 152737 000207 177770
                                  MOVB
                                         #207, @#AMX
                                                      :ENABLE TRANSMITTER
                                         2 SET V-BIT TO DEQUEUE THE CLOCK ENTRY
000134 000062
                 LCC
000136 000037
                           :**************
                           s* INTRPT
                           *************
                           SINTERRUPT HANDLER FOR MULTIPLEXED BOARD INTERRUPTS
000140 000012
                           INTRPT: SAVE
                                           SAVE REGISTERS
000142 132767 000020 000002
                                  MOV
                                         #20. INLP+2
                                                      RESET THE INTERRUPT LOOP COUNT
                                       #20 : DECREMENT THE INTERRUPT LOOP COUNTER
000150 106327 000020
                           INLP: DECB
000154 001442
                                  BEQ
                                         INTX
                                                     : AND ALLOW CLOCK IF 20 SEQUENTIAL LOOPS
000156 152737 000040 177774
                                  MOVB #40, @#AMX+4
                                                      FREAD AM-300 INTERRUPTS
                                  MOVB PRAMX, R1
000164 153701 177770
000170 006701
                                TJMP R1
                                                       IDIRECTED JUMP ON DEVICE CODE + I/O FLAG
                                  OFFSET INTX
000172 000070
000174 000066
                                  OFFSET INTX
000176 000064
                                  OFFSET INTX
000200 000062
                                  OFFSET INTX
                              OFFSET IN PORTJ 1
000202 000076 000000 000064
000212 000102 000000 000070
                                  PORTJ 2
000222 000106 000000 000074
                                  PORTJ 3
000232 000112 000000 000100
                                  PORTJ 4
000242 000116 000000 000104
                                  PORTJ 5
000252 000122 000000 000110
                                  PORTJ 6
000262 152737 000020 177774 INTX: MOVB #20.0#AMX+4 ; ENABLE AM300 INTERRUPTS
000270 000011
                                  RRTT
```

;*****************

* PORTIO *

ROUTINES FOR HANDLING THE INPUT AND OUTPUT INTERRUPTS FROM EACH PORT ITHIS IS A BRUTE FORCE METHOD DUPLICATING THE CODE 6 TIMES FOR SPEED PURPOSES DEFINE PORTIO PX

IN'PX: MOV #0.R5

SET TERMINAL DEFINITION ADDRESS

Figure 3-1. AM-300 Terminal Interface Driver (SH 2 of 3)

			,	OUT'PX:	MOV Br	#0+R5 Outpr	SET TERMINAL DEFINITION	ADDRESS	Agrical Control
					ENDM	UUIPK		VENERAL	5.75.200
				1 1 2 4 5	ERUN			"Digital	271-24
		•	, at the same	:THE FO	i i autne	NACRO CALLS SET	UP THE ABOVE ROUTINES FOR	THE CTY	ANONA PORTE
000272	132705	000000	000441		PORTIO	1	PORT 1	INE SIX	MINOU FUNTS
		000000			PORTIO		PORT 2	16 16 1	
		000000					SPORT 3		*-
000336	132705	000000	000417		PORTIO		sPORT 4		
000352	132705	000000	000411		PORTIO		PORT 5		
		000000			PORTIO	Å	PORT 6		
*******	102100	00000	**********	10.0	1011110	•	11-01/1 Q		
				; INPUT	CHARACTE	R PROCESSING	<u> </u>		
000402	156537	000004	177774	INPR:			SELECT THE PORT	2.1	4
		177772			MOVB				*
000414	122701	000002			BIT		CHECK FOR INPUT CHARACTE		•
000420	001404				BEQ	INFI	; BUT SKIP TO OTHER IF !		
000422	153701	177773			MOVB		READ THE ASTRO DATA REGI	STER	•
000426	000127		•	• •	TRMICP		160 PROCESS THE CHARACTER	}	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
000430	000647				BR	INLP		•	
			-			44			
				FALSE	ENPUT IN	iterrupt - Check	FOR DSR INTERRUPT		
000432	123727	177770	001000	TAKET	BIT	€#AMX.#2_8.		ENABLED	1
000440	001243		W + 10 / 1		BNE	INLP			
000442	122701	000100	4.4		BIT	#100,R1	CHECK DATASET READY		
ひいりゅうち	001640				BEQ	INLP		5	• •
000450	152737	000207	177770	1	MOVB	#207, @#AM X	ENABLE THE ASTRO TRANSMI	TTER	
000456	000634				BR	INLP			
		1.	•			No period		4	
				OUTPUT	CHARACT	ER PROCESSING		•	- 1 W 1
				OUTPR:	MOVB	4(R5), @#AMX+4	SELECT THE PORT	- M	
		177772	040000		BIT	@#AMX+2.#100_8.	*CHECK FOR DATA SET BUSY		± 1 1
000474					BEQ	OPRD	; AND GO TO FULL NELSON		
000476					TRHOCP		IGET NEXT OUTPUT CHARACTE		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
000500	005201				TST	R1 OPRG	:DATA AVAILABLE?		**
000502	100006				BPL	OPRG	DATA AVAILABLE?	7	and the second
000504					BIC	#200, 2 85	CLEAR THE OIP FLAG	174	
000510	152737	000205	177770	OPRD:	MOVE	#205, e#am x	DISABLE THE ASTRO TRANSM	ITTER FO	R THIS PORT
000516					B R	INLP			
000520	150137	177773		OPRG:	MOVB		SEND CHARACTER TO ASTRO	DATA REGI	ISTER
000524	000611				BR	INLP	Walk Art		
000526					ENO				vir is
								100	e a Terrest

Figure 3-1. AM-300 Terminal Interface Driver (SH 3 of 3)

4.0 INTRODUCTION.

The AM-300 I/O interface board contains integrated circuit elements for the necessary data processing for the performance of the functions as described in Sections I, II and III of this manual. This chapter describes the functional theory of operation of the circuit board and also provides information for each of the integrated circuit elements.

4.1 CIRCUIT BOARD OPERATION.

This circuit board provides six programmable I/O ports that interface with the system S-100 bus and RS-232 type peripherals. The functional block diagram is shown in Figure 4-1 and the circuit board schematic is contained in Section VI of this manual. Table 4-1 contains a list of the signals used in this circuit board with a definition of their functions.

4.1.1 Addressing.

Address data is received from the S-100 bus on lines AO-A7 and the data lines DOO-DO3.

The circuit board address (A3-A7) lines provide one input to comparator Z34. The other comparator input comes from the board address jumpers. The address code from jumpers on an address block permit user selection of the circuit board address in an eight port block. The address coding jumper wires are connected to either ground or +5V to generate the selected address. Signal ADRE (Address Enable) goes true when the input address compares with the address of the card.




Figure 4-1. AM-300 I/O Circuit Board Functional Block Diagram

Table 4-1. AM-300 Signal List

	SIGNAL	NAME	SCHEM	FUNCTION
-	AO-A7	Address Lines	2,3	Channel (Port) address lines.
	ADRE	Address Enable	W. S	True when address input compares with address of card.
	BE	Baud Enable	2,3,5	Enables Baud Rate Loading Decoder.
	BEDIN	Buffer Enable Data Input	2,3,4	Enables DAL lines to CPU input.
	BEDOUT	Buffer Enable Data Output	2,3,4	Enables DAL lines to CPU input.
	BPWR	Write Enable	2,5,6,7	True when CPU is writing data.
	BR1-BR6	Baud Rate Pulse 1-6	5,6,7,8	Enable pulse used to load baud rate into baud rate clock generator.

Table 4-1. (Con't) AM-300 Signal List

SIGNAL	.L NAME	SCHEM PAGE	FUNCTION
BRS	Baud Rate Select	2,3,5	1 = Program Baud Rate O = Program ASTRO
ಬ	Chip Select	3,6,7,8 9,10,11	Identifies a valid address on the DAL lines during read and write operations.
DALO-	Data Access Lines	2,3,6,7 8,9,10, 11	Eight bit bi-directional bus used for transfer of data, control, status and address information.
DBIN	Read Enable	2,7,8,9	True when the CPU is reading data.
IACK1- IACK7	- Interrupt 7 Acknowledge	3,6,7, 8,9,10, 11	Indicates that an external I/O channel is ready to transmit or receive.
INTE	Interrupt Enable	2,11	Enables interrupt logic so the interrupting channel can output to the selected S-100 hus interrupt lines.

Table 4-1. (Con't) AM-300 Signal List

SIGHAL NAME PAGE PUNCTION INTER Interrupt 2,5 Initiates polling sequence when chip select (GS) Polling 9,10,11 signal is true. INTR Interrupt 6,7.8 Low when one of the communication interrupt interrupt conditions occurs. MBITO- Baud Rate Bits 2,5,5 Baud Rate Code. MRRTR MUX Register 2,3,6,7, Reset signal from S-100 bus. Strobe Register 2 Clocks data from internal data bus into MUX Strobe Register. FREGISTER REGISTER			1 3 4 7	e e e yew	2.90	e jajanyte			
INAL NAME SCHEM FUNCTION Polling 9,10,11 signal is true. Polling 9,10,11 signal is true. Interrupt 6,7,8 Low when one of the communication interrupt 9,10,11 interrupt conditions occurs. Raster Reset 2,5,5 Bead Rate Code. Master Reset 2,5,6,7, Reset signal from S-100 bus. Strobe Register. Strobe Register. Scotes MHZ Clock 2,5 5.0688 MHZ clock.			(gg)	18,75,55	1 - ·				
FAL NAME SCHEM FUNCTION PAGE Initiates polling sequence when chroning 9,10,11 signal is true. R Interrupt 6,7,8 Low when one of the communication 9,10,11 interrupt conditions occurs. FOL Baud Rate Bits 2,3,5 Baud Rate Gode. FOR Master Reset 2,3,6,7, Reset signal from S-100 bus. Strobe Register 2 Clocks data from internal data bus Strobe Register. FOLOSS MHZ Clock 2,5 5.0688 MHZ clock.			<u> </u>	pt			ΧD		
FAL NAME SCHEM FUNCTION PAGE Initiates polling sequence when chroning 9,10,11 signal is true. R Interrupt 6,7,8 Low when one of the communication 9,10,11 interrupt conditions occurs. FOL Baud Rate Bits 2,3,5 Baud Rate Gode. FOR Master Reset 2,3,6,7, Reset signal from S-100 bus. Strobe Register 2 Clocks data from internal data bus Strobe Register. FOLOSS MHZ Clock 2,5 5.0688 MHZ clock.	-	id and a	ele(rru		, *			
FAL NAME SCHEM FUNCTION PAGE Initiates polling sequence when chroning 9,10,11 signal is true. R Interrupt 6,7,8 Low when one of the communication 9,10,11 interrupt conditions occurs. FOL Baud Rate Bits 2,3,5 Baud Rate Gode. FOR Master Reset 2,3,6,7, Reset signal from S-100 bus. Strobe Register 2 Clocks data from internal data bus Strobe Register. FOLOSS MHZ Clock 2,5 5.0688 MHZ clock.			e C	nte	1. 151131		int		
SCHEM PAGE FUNCTION Interrupt 2,3 Initiates polling sequence when Polling 9,10,11 signal is true. Folling 9,10,11 signal is true. ITO- Baud Rate Bits 2,7,5 Baud Rate Code. Master Reset 2,7,6,7, Reset signal from S-100 bus. STR WUX Register 2,7,6,7, Reset signal from internal data Strobe Strobe Register 2,5,6,7, Register. Clocks data from internal data Strobe Register. STR Strobe Register 2,5,6,7, Register.			chi		i frager frære				
FIG. SCHEM SCHEM PAGE POLING POLING POLING POLING POLON SIGNAL IS FUNCTION SIGNAL IS FRUE. POLING POLON POLING POLON POLING POLON POLON POLON POLON POLON POLON POLON PRESENTATION PAGE PUNCTION POLON			ıen	atic		11			1 a a a a
FIG. SCHEM SCHEM PAGE POLING POLING POLING POLING POLON SIGNAL IS FUNCTION SIGNAL IS FRUE. POLING POLON POLING POLON POLING POLON POLON POLON POLON POLON POLON POLON PRESENTATION PAGE PUNCTION POLON		1 ***	1	nic:	10 1 WAY 1	ns.	dat		
FIG. SCHEM SCHEM PAGE POLING POLING POLING POLING POLON SIGNAL IS FUNCTION SIGNAL IS FRUE. POLING POLON POLING POLON POLING POLON POLON POLON POLON POLON POLON POLON PRESENTATION PAGE PUNCTION POLON	İ		oue	mmu		ı	กลา		
SCHEM PAGE FUNCTION			edn	000 8		10	ter		
Interrupt 2,3		NC	ľ	the		Į.	1	•	
Interrupt 2,3)II£	lin e.	of dit	<u></u>	fro	rom	ock	
Interrupt 2,3	.	FUN	pol tru	con	ρορ	18.1		1	
Interrupt 2,3			is Is	en c	te	sign	dat	MHZ	
Interrupt 2,3		* \$ £	iat iai	whe	l m	1	ks ste	, 80 = 0 to	
Interrupt 2,3		111	Ini sigr	Low	Bau	Res	Cloc Regi	2.0	1. 12 m
##AL NAME SCHER PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE	ł			7 a 2790.		. =		Bar (100)	e nesta di terra
NAME PAG PAG		Σ	1	ω ·	a ro (1 - 1)	6,7	ja sasta s	<u></u>	
HAL NAME Interrupt Polling ITO- Baud Rate Bits TTO- Baud Rate Bits Aux Register Strobe Strobe 1Z 5.0688 MHZ Clock		CHE	,3 ,10	,7,	I &	بي وز	ijes d, a	7,	partie je di
HAL NAME Interrupt Polling FIO- Baud Rate FT2 Master Res Strobe Strobe Strobe 1Z 5.0688 MHZ	ŀ	<u>ω</u> μ	00	9 6	8	0 8	~		
HAL NAME Interrupt Polling FIO- Baud Rate FIZ Master Res Strobe Strobe Strobe 1Z 5.0688 MHZ				Markey () A	Ø			loci	
HAL NAME Therru Pollin FR Interru TTC Baud Re TTC Baud Re STR MUX Reg STR MUX Reg STR A12					1	ф Ф	rer rer		50 (33):
HAL TP TTO- TTZ TTZ			urt ng	u p t	Φ Φ		10 0 10 0	MH	ra : Tirk
HAL TP TTO- TTZ TTZ		臼	errl 11i)	err	d R	ter	Re	688	/00t
HAL TP TTO- TTZ TTZ		NAM	Int	Int	Bau	Na M	MUX	5.0	
NTP NTR BITO- BITZ RAMME	-				<u> </u>				
NTI IGI NTI NTI NTI NTI NTI NTI NTI NTI NTI NT		AL	0 -	~	-01 12		ľR	2	
		SIGI	INTP	INTR	MBIS MBIS	MR	MRST	5MHZ	

The address must be loaded into the MUX register with signal BRS=0. This is accomplished by addressing the card with address lines A3-A7 and setting A2=1. Data lines DALO-DAL2 contain the port address and are loaded into the MUX register by clock input MRSTR generated from A2 and BEDOUT. This address then becomes MBIT -MBIT applied to tri-state buffer U4O to DAL3-DAL5 for addressing the ASTRO modules. Address lines AO and A1 then contain information to control the ASTRO registers as described in paragraph 4.1.4.

4.1.2 Baud Rate Programming.

The Baud Rate clock can be programmed for any one of 16 frequencies as shown in Table 4-2. Two instructions are required; the first to address the I/O port to be programmed and the second to set the baud rate.

The first input sets Bit 3 of the input to a 1. This sets DAL3, which is inverted in Z39 and sets DAL3 into the MUX Register by MRSTR from the addressing control logic. The D flip-flops in the MUX register store DAL3 setting BRS to a 1 enabling the Baud Rate Loading Decoder Z20. At the same time bits O-2 contain the address of the I/O port to be programmed. This is set on DALO-DAL3 and is also stored in the MUX register as MBIT -MBIT.

When the Baud Rate Loading decoder is enabled, one of its outputs BR -BR enables the selected clock generator.

The second input sets bits O-3 with the selected baud rate code. This data is applied to DALO-DAL3, is inverted on Z39, and enters the selected baud rate clock generator. The clock generator output on either pin 3 or 17 corresponds to the frequency of the input code.

4.1.3 Interrupts.

Interrupt capability can be enabled so that any of the six channels can generate an interrupt to the CPU. A single line interrupt is used, jumpered to any of the user selected interrupt lines PINT or VIO-VI7. Interrupt capability is enabled by setting bit 4 of the MUX control register to a 1. This is stored in the D flip-flop as INTE (Interrupt Enable) which enables the interrupt output lines.

When the interrupt is received by the CPU, bit 5 is set to a 1 and bits 0-3 set to 0. This data is stored in the D flip-flops as INTP (Read Interrupt), MUX control bits MBITO-MBIT2 and BRS (Baud Rate Select). Since the Chip Select flip-flop is set, CS is low enabling all six ASTRO channels. INTP and CS are anded generating Interrupt Acknowledge IACK, to I/O channel 1. The channels are then polled, one at a time beginning with channel 1, which has the highest priority. If channel 1 does not have an interrupt, ASTRO number 1 generates a low signal (IACK) to ASTRO number 2 and on down the line. The first interrupting channel in the chain places its ID code on bit positions DAL3-DAL7, and bit 2 is set to a logical 1 for a read interrupt and to a logical O for a write interrupt. The next polling cycle resets the interrupt condition.

4.1.4 Data I/O.

All data, control, and status words are transferred over the Data Address Lines DALO-DAL7. Data from the peripheral to the CPU passes through the DIN port on U36 and data from the CPU to the peripheral passes through the DOUT port on U37. All input/output terminology is referenced to the CPU so that a read or input takes data from the ASTRO and places it on the DAL lines, while a write or output places data from the DAL lines into the ASTRO.

A read operation is initiated when the CPU places an address on the address lines. When the circuit board is addressed and PSYNC is true, CS goes low and the six ASTRO modules compare the address in bits 3-7 on the DAL lines with their own address and become selected on a match condition. Bits AO and A1 of the address are used to select ASTRO registers to read from as follows:

Bits 1&0°	Selected Register	r ·
		- .
		0 ° 3
00	Control Register	1:
01	Control Régister	2
10	Status Register	
11	Receiver Holding	Register

When the Read Enable line (DBIN) to pin 39 is set to a low condition by the CPU, the ASTRO gates the contents of the addressed register onto the DAL. The read operation terminates and the device becomes unselected when both CS and DBIN return to a logic high. Bit 0 must be a logic 0 in read or write operations.

A write operation is initiated when the CPU places an address on the address lines. When the circuit board is addressed and PSYNC is true, CS goes low and the six astro modules compare the address in bits 3-7 on the DAL lines with their own address and become selected on a match condition. Bits AO-A2 of the address are used to select ASTRO registers to be written into as shown on the next page.

Bits 2-0	Selected Register
Portina	
	Control Register 1
001	Control Register 2
, 010 ,	SYN and DLE Register
011	Transmitter Holding Register
100	MUX Control Register (U28)

When the Write Enable line (BPWR) to pin 4 of the ASTRO is set to a low condition by the CPU, the ASTRO gates the data from the DAL into the addressed register. If data is written into the transmitter holding register, the THRE status bit is cleared to a logical O.

The O1O address loads both the SYN and DLE registers. After writing into the SYN register, the device is conditioned to write into the DLE if followed by another write pulse with the O1O address. Any intervening read or write operation with other addresses resets this condition such that the next O1O addresses the SYN register.

4.2 CIRCUIT MODULE DESCRIPTION.

This section describes the operation of the individual circuit packages (DIPS) contained on the AM-300 circuit board. Most of the data processing is handled by the Dual Baud Rate clock and the Asynchronous/Synchronous Receiver/Transmitter modules so these are described in detail. The control logic and interface modules are also described with logic and connection diagrams for each one.

4.2.1 Baud Rate Clock (U11, U19, U27).

The Baud Rate clock consists of a Western Digital BR1941L DIP with an external crystal generated clock with a frequency of 5,0688 MHz.

The crystal oscillator utilizes a voltage controlled oscillator (U41) with an external crystal. This oscillator runs continuously supplying the necessary clock frequency for the Baud Rate clock module.

The Baud Rate clock module generates any one of 16 selected clock rates determined by the input code. Each DIP contains two complete clock generators to supply two receiver/transmitter modules. A block diagram is shown in Figure 4-3 and pin connections are shown in Figure 4-2.

The output runs at a frequency selected by the address inputs according to Table 4-2.

TABLE 4-2. Clock Generator Output Frequencies

Trer		/Rec	evie	Baud	Theoretical Frequency	Actual Frequency	Percent	Duty Cycle	
٥	С	В	A	Rate	16X Clock	16× Cicck	Епог	W	Divisor
0	0	Ō	0	50	0.8 KHz	0.8 KHz	_	50/50	6336
0	0	0	1	75	1.2	1.2	• . • .	50/50	4224
0	0	1	0	110	· 1.76	1.76		50/50	2880
0	0	1	1	134.5	2.152	2.1523	0.016	50/50	2355
0	1	0	0	150	2.4	2.4	_	50/50	2112
0	1	0	1	300	4.8	4.8	_	50/50	1056
0	1	1	{ O	600	9.6	9.6	_	50/50	528
0	1	1	[1]	1200	19.2	19.2	-	50/50	264
1	0	0	0	1800	28.8	28.8		50/50	176
1	0	0	1 1	2000	32.0	32.081	0.253	50/50	158
1	0	1	10	2400	38.4	38.4		50/50	132
1	0	1	1	3600	57.6	57.6		50/50	88
1	1	0	10	4800	76.8	76.63	_	50/50	66
1	1	lo	I 1	7200	115.2	115.2	l —	50/50	44
1	1 1	1	lol	9600	153.6	153.6	_	48/52	33
1	1 1	Ιi	Ιĭ	19,200	307.2	316.8	3.125	50/50	16

Pin Connections




Figure 4-2. Baud Rate Clock Connections




Figure 4-3. Baud Rate Clock Block Diagram

4.2.2 Asynchronous/Synchronous Receiver/Transmitter (ASTRO) (U7, U8, U15, U16, U23, U24).

The ASTRO is a device that interfaces a serial data communications channel to the parallel digital system. Each ASTRO module handles one full-duplex (receiving and transmitting) channel with either synchronous or asynchronous systems. Its operation is programmed by the processor via the data bus (DALO-DAL7) and all data transfers are accomplished over the bus lines.

4.2.2.1 Organization.

The ASTRO pin connections are shown in Figure 4-4 and the block diagram is shown in Figure 4-5. The primary sections include receiver, transmitter, control, and bus interface. Input and output signals are described in Table 4.3.

Receiver Register. This 8-bit shift register inputs the received data at a clock rate determined by the Control Register. The incoming data is assembled to the selected character length and then transferred to the Receiver Holding Register with logic zeros filling out any unused high-order bit positions.

Receiver Holding Register. This 8-bit parallel buffer register presents assembled receiver characters to the DAL bus lines when requested through a Read operation.

Comparator. The 8-bit comparator is used in the Synchronous mode to compare the assembled contents of the Receiver Register and the SYN register or DLE register. A match between the registers sets up stripping of the received character, when programmed, by preventing the data from being loaded into the Receiver Holding Register. A bit in the Status Register is set when stripping is performed. The comparator output also enables character synchronization of the Receiver on two successive matches with the SYN register.

VBB	 	· • • • • • • • • • • • • • • • • • • •		40	v _{DD}
TACKT	2	,		39:	RE
CS	3 .			38	RTS
WE	4		1	37	TDATA
TACKO	5		•	36	CTS
RPLY	6			35	TXTC
INTR	7			34	TXRC
DALØ	8	1		33 ,	R4
DAL 1	9	on a war war with a service of		32	R3
DAL 2	10	: :		31	R2
DAL3	11		4	30.	R1
DAL4	12			29	CARR
DAL5	13	and resident about the first only	÷ "	28	DSR
DAL6	14			27	RDATA
DAL7	15	,	:	26	ĪD3
DTR	16	·	;	25	TD4
TD7	17			24	TD5
RING	18			23	MR
MISC	19			22	ID6
٧ _{SS}	20			21	VCC

Figure 4-4. ASTRO Connections




Figure 4-5. ASTRO Block Diagram

Table 4-3. ASTRO Signal List

PIN FUNCTION	21 +5V 40 +12V 20 Ground	23 The Control and Status Registers and other controls are cleared when this input is low.	8-15 Eight-bit bi-directional bus used for transfer of data, control, status, and address information.	17,22 Five input pins which when hardwired, assign 24,25 the device a unique identification code used to select the device when addressing and used as an identification when responding to interrupts.	The low logic transition of CS identifies a valid address on the DAL bus during Read and
SIGNAL	VBB VCC VDD VSS POWER SUPPLIES	MASTER RESET	DALO-DAL7 DATA ACCESS LINES	ID7-ID3 SELECT CODE	CS CHIP SELECT

Table 4-3. (Con't) ASTRO Signal List

	٠.٠	
SIGNAL	PIN	FUNCTION
READ ENABLE	39	This signal, when low, gates the contents of an addressed register from a selected ASTRO onto the DAL.
WE WRITE ENABLE	4	This signal, when low, gates the contents of the DAL bus into the addressed register of a selected ASTRO.
INTR INTERRUPT	4	This open drain output is made low when one of the communication interrupt conditions occur.
IACKI INTERRUPT ACKNOWLEDGE IN	2	This input becomes low when polling takes place on the bus by the Controller to determine the interrupting source. When this signal is received, the ASTRO places its ID code on the DAL if it is requesting interrupt, otherwise it makes IACKO a low.
IACKO INTERRUPT ACKNOWLEDGE OUT	r	This output is made a logic low in response to a low IACKI if the ASTRO receiving an IACKI input is not the interrupting device.