# ME32K RAM/ROM/Bootstrap Module

1 February 2025

# **PREFACE**

This manual provides the information needed to install, operate, maintain, and troubleshoot the ME32K Rev D RAM/ROM/Bootstrap Module by Martin Eberhard

The reader is assumed to have a basic knowledge of digital computer theory and an understanding of the PDP11/20 computer in which the ME32K is used.

	——— Page 2		

# **TABLE OF CONTENTS**

Preface	1
1 General Information	5
1.1 Introduction	5
1.2 General Description	5
1.2.1 RAM Capacity and Address	5
1.2.2 ROM Capacity and Addresses	5
1.2.3 Bootstrap Vector	6
1.2.4 Access and Cycle times	6
1.3 Unibus Interface	6
1.3.1 Access Modes	6
1.3.2 Writing to ROM Addresses	6
1.3.3 Interface Signals	7
1.3.4 Power Supply	7
1.4 Physical Specifications	7
1.4.1 Power Requirements	7
2 Configuration and Installation	8
2.1 Assembly Options	8
2.1.1 EPROMs	8
2.1.2 Delete Battery Backup	9
2.1.3 Battery Type for Backup	9
2.1.4 Grounding Options	9
2.1.5 NPG	9
2.2 Switch-Selectable Options	10
2.2.1 DIP Switch SW1	10
2.2.2 Bootstrap Vector Switch Bank (DIP Switches SW2 and SW3)	10
2.2.3 DIP Switch SW4	10
2.3 Installation	11
3 Theory of Operation	12
3.1 Block Diagram	12
3.2 Circuit Descriptions	12
3.2.1 Unibus Receivers, Drivers, and Transceivers	12
3.2.2 RAM Address Decode	12
3.2.3 ROM Address Decode	13
3.2.4 Bootstrap Vector Address	13

3.2.5 Power-On Boot	13
3.2.6 Access Timing	13
3.2.5 256x16 ROM	15
3.2.6 32Kx16 RAM	16
3.2.7 Battery Backup	16
Appendix	17
A.1 Bill of Materials	17
A.2 Component Specifications	17
A.2.1 HM62246ALP-100 SRAM	18
A.2.2 NM26C32B EPROM	29
A.2.3 DS8640 Unibus Receiver	33
A.2.4 DS8641 Unibus Transceiver	35
A.2.5 8881 Unibus Driver	39
A.2.6 74LS639 Bus Transceiver	40
A.2.7 MAX693 Microprocessor Supervisory Circuit	43
A.2.8 74LS123 Retriggerable Monostable Multivibrator	58

### 1 GENERAL INFORMATION

### 1.1 Introduction

This manual provides the information needed to install, operate, maintain and troubleshoot the ME32K Rev C memory, designed by Martin Eberhard

The material is arranged into five sections as follows:

Section 1 - GENERAL INFORMATION contains a brief functional description and specifications of the ME32K.

Section 2 - INSTALLATION explains the requirements and procedures for equipment installation. Address selection and other options are described.

Section 3 - THEORY OF OPERATION. contains a detailed functional description of the ME32K

<u>APPENDIX</u> - The appendix contains the parts list, logic diagrams, and assembly drawing required for a complete understanding of the unit.

# 1.2 General Description

The ME32K provides Random-Access Memory (RAM), Read-Only Memory (ROM), and Bootstrap capability for Digital Equipment Corporation (DEC) PDP11 computers that have Unibus interfaces - especially the PDP11/20. It is designed to plug into any Small Peripheral Option slot on the Unibus, such as those on a DD-11A System Unit or in slots 13 and 14 of the PDP11/20 (which are also for small peripheral options).

### 1.2.1 RAM Capacity and Address

RAM on the ME32K is fully-static memory, comprising 32,768 words, 16 bits each. (This is the maximum memory in a basic PDP11/20.) Switches on the ME32K allow you to select one of four address ranges for the ME32K, for systems that can address 128K words of memory.

Memory on the ME32K between  $760000_8$  and  $777777_8$  is disabled because this region is reserved by PDP11/20 convention for device registers, I/O devices and ROMs. Note that in its standard configuration (without a KT11-B Paging Option), the PDP11/20 CPU will map addresses between  $160000_8$  and  $177777_8$  into this I/O region between  $760000_8$  and  $777777_8$ .

The ME32K RAM can be battery-backed so that it retains its data when the PDP11's power is off, similar to core memory.

The ME32K RAM can be disabled with a DIP switch setting.

### 1.2.2 ROM Capacity and Addresses

The ME32K supports ROM in two regions. Low ROM is between  $765000_8$  and  $765777_8$ . High ROM is between  $773000_8$  and  $773777_8$ . Each ROM bank can be disabled with a DIP switch setting, (The PDP11 normally has its "console emulator" and diagnostics firmware in Low ROM, and a selection of boot loader programs in High ROM.)

The ME32K supports up to 8 separate pairs of Low ROM and High ROM data, selectable with a DIP switch setting.

### 1.2.3 Bootstrap Vector

The ME32K supports a bootstrap vector similar to that on the DEC M9312 Bootstrap-Terminator board.

Immediately following power-on, the bootstrap vector hardware forces the PDP11's program counter (PC) and status register to be read from addresses  $773024_8$  and  $773026_8$ , instead of the PDP11/20's normal addresses,  $000024_8$  and  $000026_8$ . This feature can be disabled with a DIP switch.

 $773024_8$  is the address of the Bootstrap Vector Switch Bank, which is only available if high ROM is also enabled. This 16-bit switch bank specifies the initial PC value. (Though bit 0 should always 0.) The Bootstrap Vector Switch Bank can be disabled with a DIP switch. When disabled, reading from address  $773024_8$  will read from high ROM instead, assuming high ROM is enabled.

### 1.2.4 Access and Cycle times

Access time is the time from when MSYN initiates a bus cycle to when the ME32K ends the cycle with SSYN. Unlike core memory, reading is nondestructive and writes do not require memory to be cleared first. This means that cycle time for the ME32K is the same as its access time.

Item	Nominal	Maximum
RAM Read Access Time	200 ns	350 nS
RAM Write Access Time	200 nS	350 nS
RAM Read Access Time, Battery Backup Deleted	140 nS	160 nS
RAM Write Access Time, Battery Backup Deleted	140 nS	160 nS
ROM Read Access Time	140 nS	160 nS

# 1.3 Unibus Interface

### 1.3.1 Access Modes

The ME32K operates in several different modes, as determined by the state of address Bit A00 and control lines C0 and Cl. The modes of operation are as follows. (0 means "inactive," 1 means "active", and X means "any state." These signals on the Unibus are negative signals, meaning that active signals are below 0.8V and inactive signals are above 2.4V.)

C0	<b>C1</b>	A00	Mode	Description
0	Х	Χ	Read	16-bit read operation
1	0	Χ	Word Write	16-bit write operation
1	1	0	Low-Byte Write	8-bit write to D<7:0>
1	1	1	High-Byte Write	8-bit write to D<15:8>

# **1.3.2 Writing to ROM Addresses**

Attempts to write to ROM are ignored by the ME32K, which will cause a Unibus timeout, invoking a TRAP operation by the PDP11. You can modify the ME32K to respond (with the SSYN signal) to writes in the ROM address spaces, though no actual writes will occur.

Operation	Side	Location		
Cut	Solder	Trace between E14 pin 6 and E15 pin 10		
Cut	Solder	Trace between E19 pin 20 and via to GND, near E19 pin 14		
Jumper	Solder	From E14 pin 6 and E14 pin 16		
Jumper	Solder	From E19 pin 20 and E1 pin 1		

# 1.3.3 Interface Signals

The following signals of the Unibus Small Peripheral Interface are used by the ME32K:

Name	Dir	Pin	Function	Name	Dir	Pin	Function	Name	Dir	Pin	Function
A00	IN	EH2	Byte Select	A13	IN	EK2	Address 13	D05	1/0	CP2	Data 5
A01	IN	EH1	Address 1	A14	IN	EK1	Address 14	D06	1/0	CV2	Data 6
A02	IN	EF1	Address 2	A15	IN	ED2	Address 15	D07	1/0	CM2	Data 7
A03	IN	EV2	Address 3	A16	IN	EE2	Address 16	D08	1/0	CL2	Data 8
A04	IN	EU2	Address 4	A17	IN	ED1	Address 17	D09	1/0	CK2	Data 9
A05	IN	EV1	Address 5	MSYN	IN	EE1	Master Sync	D10	1/0	CJ2	Data 10
A06	IN	EU1	Address 6	CO	IN	EJ2	Mode 0	D11	1/0	CH1	Data 11
A07	IN	EP2	Address 7	C1	IN	EF2	Mode 1	D12	1/0	CH2	Data 12
A08	IN	EN2	Address 8	D00	1/0	CS2	Data 0	D13	1/0	CF2	Data 13
A09	IN	ER1	Address 9	D01	1/0	CR2	Data 1	D14	1/0	CE2	Data 14
A10	IN	EP1	Address 10	D02	1/0	CU2	Data 2	D15	1/0	CD2	Data 15
A11	IN	EL1	Address 11	D03	1/0	CT2	Data 3	SSYN	OUT	EJ1	Slave Sync
A12	IN	EC1	Address 12	D04	1/0	CN2	Data 4	DC LO	IN	CN1	Power fail

# 1.3.4 Power Supply

Power is supplied to the ME32K with the following Unibus Small Peripheral Interface pins:

Supply	Pins	Function		
GND	CC2, CT1	Ground, used for data bus transceivers		
GND	DC2, DT1	Ground, used for onboard logic and memory components		
GND	EC2, ET1	Ground, used for address and control bus receivers		
+5V	CA2	+5 Volts, used for data bus transceivers		
+5V	DA2	+5V, used for onboard logic and memory components		
+5V	EA2	+5V, used for address and control bus receivers		

# 1.4 Physical Specifications

The ME32K consists of a single 3-high circuit board that occupies connectors C,D, and E of one Small Peripheral Option interface slot on the Unibus. Note that the AAA batteries are positions so as not to interfere with an adjacent board, despite their height.

Characteristic	Specification
Interface Signal Levels: High (inactive)	2.4V
Low (active)	0.8V
Mechanical Dimensions: Width	7.7 inches
Height	8.5 inches, not including handles
Max Component Height Without AAA batteries	0.33 inches, not including handles
With AAA batteries	0.50 inches

# **1.4.1 Power Requirements**

		Operating	Current
Voltage	Standby Current	Typical	Worst Case
+5V		350 mA	650 mA

# 2 CONFIGURATION AND INSTALLATION

# 2.1 Assembly Options

The ME16K can be assembled a few different ways, trading off speed, cost, and functionality.

### **2.1.1 EPROMs**

The ME2732 supports the following EPROM types: 2732, 2764, 27128, 27256, and 27512. If EPROMs are used, then both EPROMs must be installed. The EPROM at E18 contains the even bytes, and the EPROM at E17 contains the odd bytes of every word.

Note that data in the EPROMs must be inverted when the EPROMs are programmed.

Only 4K-bytes from each EPROM are used, with the EPROM at E18 contains the even bytes, and the EPROM at E17 contains the odd bytes of every word in the 4K-word EPROM space.

For EPROMs larger than 2732's, address pin A12 is tied low, and all higher address lines are tied high. (This is represented by the "(E)" in the table below.)

The 4K-word EPROM space is subdivided into eight 512-word banks, which are selectable by DIP switch SW1. (See below.)

Each 512-word bank is further subdivided into a 256-word Low-ROM region and a 256-word high-ROM region The EPROM data is mapped into the PDP11 address space as follows. (This table shows the EPROM address for both the low-byte EPROM and the high-byte EPROM.)

EPROM Address	ROM	ROM	PDP11 Address
Range (Hex)	Bank	Region	Range (Octal)
(E)000-(E)0FF	0	Low ROM	765000-765777
(E)100-(E)1FF	0	High ROM	773000-773777
(E)200-(E)2FF	1	Low ROM	765000-765777
(E)300-(E)3FF	1	High ROM	773000-773777
(E)400-(E)4FF	2	Low ROM	765000-765777
(E)500-(E)5FF	2	High ROM	773000-773777
(E)600-(E)6FF	3	Low ROM	765000-765777
(E)700-(E)7FF	3	High ROM	773000-773777
(E)800-(E)8FF	4	Low ROM	765000-765777
(E)900-(E)9FF	4	High ROM	773000-773777
(E)A00-(E)AFF	5	Low ROM	765000-765777
(E)B00-(E)BFF	5	High ROM	773000-773777
(E)COO-(E)CFF	6	Low ROM	765000-765777
(E)D00-(E)DFF	6	High ROM	773000-773777
(E)E00-(E)EFF	7	Low ROM	765000-765777
(E)F00-(E)FFF	7	High ROM	773000-773777

A typical EPROM configuration would put DEC's Console/Diagnostic PROM data in the low ROM region and four different boot ROMs' data in the high ROM region. The ROM bank select switches allow you to have up to eight different configurations, supporting alternative Console/Diagnostic programs and alternative boot ROM data.

# 2.1.2 Delete Battery Backup

Battery backup for the static RAM's can be deleted, which has the effect of speeding up SRAM accesses by as much as 200 nS per cycle. To delete battery backup:

- 1. Do not install either battery holder (B1 or B2)
- 2. Do not install an IC in location E21 (the MAX693)
- 3. Install a jumper from pin 2 to 3 at IC location E21
- 4. Install a jumper from pin 12 to pin 13 at IC location E22
- 5. Optionally, delete transistor Q1. (Leaving it in is harmless but also useless.)
- 6. Optionally, delete diode D1 and replace it with a jumper wire. You can then delete resistor R6.

# 2.1.3 Battery Type for Backup

The ME32K can be assembled to use either a 20 mm (CR2032) lithium "coin-cell" or two AAA batteries, to power the static RAM chips when the PDP11 power is off. The coin cells are (obviously) much smaller and less prone to chemical leakage. The AAA batteries have much higher capacity.

For a coin cell, the battery holder is part number 122-2620-GR, manufactured by Eagle Plastic Devices. For AAA batteries, the battery holder is part number 12BH425P-GR, manufactured by Eagle Plastic Devices.

It is strongly recommended that lithium-type batteries be used for the AAA battery option (as opposed to alkaline or "standard" AAA batteries), to reduce the chance of chemical leakage as the batteries age.

# 2.1.4 Grounding Options

Per the recommendations on page 4-6 of *PDP-11 Unibus(tm) Design Description* published by Digital Equipment Corporation, the backplane power and ground pins used for the ME32K's onboard logic are completely separate from those used to power the bus transceiver ICs.

Should you wish to connect the separate ground signals on the ME32K, install jumpers at J1 and J2. (Normally, these should not be jumpered.)

### 2.1.5 NPG

The ME32K does not do Active Data Transmission (DMA), and therefore does to use the Unibus NPG signal. You can pass this signal on through the ME32K by installing a jumper wire at J3.

# 2.2 Switch-Selectable Options

There are four DIP switches on the ME32K, which allow you to control various options.

### 2.2.1 DIP Switch SW1

Switch 1 of SW1 disables Power-On Boot when closed.

The two EPROMs contains 8 separate 512-word EPROM banks, Only one bank is available to the PDP11 at any time, selectable with SW1 switches 2 through 4:

SW	1 Swi	tch	
4	3	2	<b>EPROM Bank</b>
on	on	on	Bank 0
on	on	off	Bank 1
on	off	on	Bank 2
on	off	off	Bank 3
off	on	on	Bank 4
off	on	off	Bank 5
off	off	on	Bank 6
off	off	off	Bank 7

# 2.2.2 Bootstrap Vector Switch Bank (DIP Switches SW2 and SW3)

SW2 switch 6 disables the Bootstrap Vector when closed. When this switch is open, reading from address 173024<sub>8</sub> will always read from the Bootstrap Vector Switch Bank (BVSB).

SW2 and SW3 together specify the 16-bit Bootstrap Vector. For these switches, closed represents a logical 1 and open represents a logical 0. SW3 switch 8 is the most-significant bit (bit 15), and SW2 switch 1 is the least-significant bit (bit 0). Bit 0 should always be set to 0.

### 2.2.3 DIP Switch SW4

The 6-positionDIP Switch at location SW4 provides the following options:

SW2 Switch	Off	On		
1	RAM is disabled	RAM is enabled		
2	Unibus A16 must be low	Unibus A16 must be		
2	to address RAM	high to address RAM		
3	Unibus A17 must be low	Unibus A17 must be		
3	to address RAM	high to address RAM		
4	High ROM is disabled	High ROM is enabled		
5	Low ROM is disabled	Low ROM is enabled		
6	BVSB is disabled	BVSB is enabled		

For a basic PDP11/20 (without a KT11-B Paging Option) set both switches 2 and 3 to the Off position.

RAM between  $760000_8$  and  $777777_8$  is disabled on the ME32K because this region is for I/O devices and ROMs. Note that in its standard configuration, the PDP11/20 will map addresses between  $160000_8$  and  $177777_8$  into this I/O region between  $760000_8$  and  $777777_8$ .

# 2.3 Installation


Once the ME32K is configured correctly, it can be installed in any PDP-11 Unibus Small Peripheral Option slot, such as those on a DD-11A System Unit or in slots 13 and 14 of the PDP11/20's CPU system unit (which are also for small peripheral options).

The ME32K occupies one Small Peripheral Option interface slot on the Unibus. It plugs into connectors C, D, and E, leaving connectors A, B (on the right) and slot F (on the left) unused.

A wire may be needed to connect the Unibus DC LO L signal to pin CxN1, where x is the slot number for the ME32K.

# 3 THEORY OF OPERATION

# 3.1 Block Diagram



# 3.2 Circuit Descriptions

# 3.2.1 Unibus Receivers, Drivers, and Transceivers

The single-direction Unibus receivers are the DS8640, which is equivalent to the DEC8640, as specified on page 4-1 of *PDP-11 Unibus(tm) Design Description* published by Digital Equipment Corporation.

The single-direction Unibus driver is the DEC8881, also as specified by DEC.

The eight address lines (A09, A10, and A12 through A17) that are driven by the ME32K during power-on boot are buffered using the bidirectional DS8641 transceiver, equivalent to the DEC 8641 as specified by DEC.

DEC did not specify a bus transceiver with a bidirectional bus on the both sides. The ME32K uses a 74LS639 for this purpose. The two 74LS639s are enabled whenever either RAMSEL or ROMSEL is true. Its direction is controlled by CO, which is low for read transactions and high for write transactions.

Data sheets for these ICs may be found in the Appendix.

### 3.2.2 RAM Address Decode

RAM address decode is shown in the upper-left corner of the schematic, comprising ICs E16, half of E23, and related gates, and 2 switches in SW4.

The two exclusive -OR gates in E23 (E23a and E23b) compare the DIP switch setting to Unibus address bits A16 and A17. If the Unibus address matches the DIP switch setting, then the outputs of both exclusive-OR gates will be high (true).

E16b and related gates detect addresses in the range that is reserved for PDP-11 I/O and ROM accesses. If the Unibus address is in this range then the output of E16b will be low (false), which will block RAM accesses.

E16a's output will be low (true) if the Unibus address matches the DIP switch selections, and the address does not match the I/O/ROM address range, and the Unibus MSYN signal is true. This output is SRAMSEL L, where low (true) means the cycle on the bus is accessing the ME32K's RAM.

### 3.2.3 ROM Address Decode

ROM address decode is directly below the RAM address decode on the schematic, comprising E14, E16b, three gates from E24, and two switches in SW4.

E14, E16b, and related gates decode ROM accesses for both the Low ROM address region and the High ROM address region. SW4 switches 4 and 5 independently enable/disable either ROM region.

E24a logically OR's the two region selects to produce the ROMSEL signal, which enables the EPROM outputs. The active-low Low ROM select signal drives EPROM address bit 8, so that the low half of every 512-word bank is Low ROM, and the high half is High ROM.

EPROM address signals A<11:A9> are connected to SW1 switches 2 through 4, selecting one of the eight possible ROM banks.

If the Vector Vector Address Switch Bank is enabled (via SW4 switch 6), then the EPROMs are disabled for the single 16-bit word at address 173024<sub>8</sub>.

# 3.2.4 Bootstrap Vector Address

The ME32K can provide a bootstrap vector address via the Vector Address Bank. The Vector Address Switch Bank is available only if High ROM is also enabled (by closing SW3 switch 4). When enabled (by closing SW4 switch 6), reading from address 173024<sub>8</sub> will read from the Vector Address Switch Bank (SW2 and SW3. This address is decoded by E17, E18, and related gates.

### 3.2.5 Power-On Boot

When enabled (by opening SW1 switch 1), the ME32K will force address bits 9-10 and 12-17 high during the first two Unibus transactions after the Unibus DC LO signal goes false. During these Unibus transactions, the PDP11/20's CPU will attempt to read from address  $000024_8$  for its initial Program Counter value, and from  $000026_8$  for its initial Status Register value. The Power-On Boot logic changes these addresses to  $173024_8$  and  $173026_8$ .

When Power-On Boot is enabled, E12 holds the VECTOR signal true until the end of the second MSYNC pulse. While VECTOR is true, E4 and E8 drive the required address line to their "1" state. (Note that signals on the Unibus are active-low.)

### 3.2.6 Access Timing

### Unibus

Unibus timing is completely asynchronous. When the current bus master wants to access memory, it puts the desired address on the Unibus address signals, sets the two Unibus control signals, CO and C1, appropriately for the type of transaction it needs, for a write cycle, puts the write data on the Unibus data signals, and then waits 150 nS to account for propagation delays, skew, and setup times. At this

point, the bus master sets MSYNC true to indicate the start of the transaction. The bus master will then wait until it gets a response from the bus slave (in this case the ME32K).

For a write cycle, the slave sets SSYN true once it has latched the data from the Unibus. For a read cycle, the slave sets SSYN true when the requested data is on the Unibus data signals.

When the bus master sees SSYN true, it waits 150 nS, then (in the case of a read cycle) latches the data from the Unibus. It then sets MSYN low, indicating the end of the cycle.

### **SRAM Accesses**

When the slave sees MSYN become false, it sets SSYN false, indicating that it is ready for another cycle.

The SRAM on the ME32K has 100 nS access time, meaning that data is stable on its data pins 100 nS from when Chip Select goes low (true).

The Chip Select signal is SRAMSEL L, after it passes through the MAX693 (discussed later). The propagation through the MAX693 is specified as 50 nS nominal, 200 nS maximum. Because of this long and loosely-specified propagation delay, the ME32K starts its SRAM cycle based on the the output of the MAX693.

The low-going leading edge of the SRAM Chip Select signal triggers one-shot E26, whose output is configured to generate a negative pulse starting at the trigger and ending 125 nS later. The trailing edge of this pulse clocks a 1 into flip-flop E25b, which set the SSYN signal true on the Unibus SSYN remains true until the end of the MSYN pulse, as controlled by the bus master.

If CO indicates a write cycle, then flip-flop E25a's output goes high (true) when the output of E25b is true. E25a's output, combined with Unibus signals A0 and C1, generate the active-low write enable signals to the two SRAM chips. (See the table in section 1.3.) The Write Enable signals end when SSYN ends.

Gate E15A delays the start of the SSYN pulse until the SRAM write Enable signal is low (true), to guarantee stable data when the SRAM chips latch data at the leading edge of the Write Enable signal.


### **ROM Accesses**

The ME32K ROMs are specified to be 150 nS EPROMs, such as the Fairchild NMC27C32B. This means that their data signals will be stable no more that 150 nS after their address pins are stable and their Chip Enables pins are low (true).

Because the Chip Enable signals of the EPROMs are tied low (true), they will begin decoding their address as soon as it is stable, which will be long before ROMSEL is true. When ROMSEL becomes true (after MSYN becomes true), then the EPROM's outputs are enabled via their Output Enable signals. The access time for these EPROMs from Output Enable to stable data is specified as 60 nS maximum. This means that the 125 nS delay of the one-shot at E24 is adequate time for EPROM accesses.

During a ROM read cycle, the SSYN signal is started 125 nS after ROMSEL is high (true). This implies that the Unibus address signals must be stable 25 nS before MSYN becomes active.

### **RAM and ROM Timing Diagrams**



### 3.2.5 256x16 ROM

The ME32K's ROM comprises two 150 nS (or faster) 2732-type 4Kx8 EPROMs.. See the Fairchild NM27C32B data sheet in the Appendix for details.

Note that the data in the EPROMs are inverted if the two data buffer chips are 74LS639's. (74LS638s would allow for non-inverted EPROM data, but these seem to be unavailable.)

### 3.2.6 32Kx16 RAM

The ME32K's RAM comprises two 100 nS (or faster) 32Kx8 fully-static RAM chips, such as the Hitachi HM62256APL-100. See the Hitachi data sheet in the Appendix for details.

# 3.2.7 Battery Backup

The SRAM chips are backed up with a nominally 3-volt battery. Backup is managed by a MAX693 Microprocessor Supervisory Circuit at location E21.

The MAX693 maintains the integrity of the data in SRAM. The ME32K's 5-volt supply drops below 4.4 volts, the MAX693 de-asserts the SRAM Chip Select signal (to prevent unintended writes), and switches over to the battery to power the SRAM chips. (Transistor Q1 boosts the current capability of the MAX693, so that most SRAM chips can be powered by this circuit.)

As discussed above, the propagation of the Chip Select signal through the MAX693 is surprisingly slow, with a maximum propagation delay of 200 nS. For this reason, the ME32K does not start timing SRAM accesses until the Chip Enable signal has made it through the MAX693.

Since the Chip Enable output of the MAX693 is driving a chip (E23c) that is not battery-backed, this signal is buffered by Schottkey diode D1, with resistor R6 acting as a pullup. This prevents the MAX693 from supplying any current to an unpowered IC at E23.

With the "L" version of the Hitachi SRAM chip, power consumption during standby is typically 0.3 uA, but could be as high as 100 uA for each of the two SRAM chips.

A CR2032 lithium coin cell battery has a capacity of 225 mAh. We can calculate how long this battery will last when powering the ME32K's SRAMs:

225,000 / (2\* 0.3) =375,000 hours, or 42 years, typical case.

225,000 / (2\*100) = 1125 hours, or 46 days, worst case.

An Energizer L92 lithium AAA battery has a capacity of 1250 mAh, We can calculate how long a pair of these batteries will last when powering the ME32K's SRAMs:

1,250,000 / (2\*0.3) = about 2,000,000 hours, or 238 years, typical case.

1,250,000 / (2\*100) = 6250 hours, or 260 days, worst case.

Without data, we can assume that the SRAM chips will tend to behave more like the typical case cited in the datasheet.

# **APPENDIX**

# **A.1 Bill of Materials**

Part No.	Device	Qty	Locations	Comment
74LS00	Quad 2-Input NAND	2	E13, E24	
74LS04	Hex Inverter	2	E15,E22	
74LS20	Dual 4-Input NAND	1	E16	
74LS27	Triple 3Input NOR	1	E17	
74LS30	8-Input NAND	1	E18	
74LS74	Dual D-Type Flip-flop	2	E12,E25	
74LS86	Quad XOR	1	E23	
74LS123	Dual One-Shot	1	E26	
74LS138	3:8 Decoder	1	E14	
74LS245	8-bit Bidirectional Buffer	2	E28,E29	
74LS639	8-bit Bidirectional Buffer	2	E1, E2	
DS8640	Quad Unibus Receiver	4	E3,E4,E7,E9	Equivalent: DEC8640
DS8641	Quad Unibus Transceiver	2	E5,E8	Equivalent: DEC8641
8881	Quad Unibus Driver	1	E6	
NM27C32B	4K-byte EPROM	2	E18,E19	Programmed
HM62256ALP-10	100 nS 128K-byte SRAM	2	E10,E11	-10SL version is better
MAX693	Microprocessor Supervisory Ckt	1	E20	Battery backup control
IC Socket28	24-pin, 0.6" wide IC socket	2	E18,E19	
DIPSW, 4 Pos	4-position DIP Switch	1	SW1	
DIPSW, 6 Pos	6-position DIP Switch	1	SW4	
DIPSW, 8 Pos	8-position DIP Switch	2	SW2,SW3	
BAT46	Schottkey Diode	1	D1	
Cap, 0.1 uF	0.1 uF Ceramic Capacitor	29	C1-C29	
Cap, 100 pF, 5%	100 pF±5% Ceramic Capacitor	1	C30	
Cap, 10uF 10V	10 uF 10V Electrolytic Capacitor	3	C31-C33	
Res, 1K	1KΩ±5% Resistor	2	R4,R5	
Res, 4.7K	4.7KΩ±5% Resistor	10	R1-R3, R6-R12	
Res, 1.74K, 1%	1.74KΩ±1% Resistor	1	R13	
2N6520	NPN Transistor	1	Q1	
122-2620-GR	20mm Coin Cell Battery Holder	1	B1	Option: either B1 or B2
12BH425P-GR	Double AAA battery holder	0	B2	Option: either B1 or B2

# **A.2 Component Specifications**

Following are data sheets for some of the less-common components used on the ME32K

# Maintenance only

### 32,768-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM62256A is a CMOS static RAM organized 32-kword  $\times$  8-bit. It realizes higher performance and low power consumption by employing 0.8  $\mu$ m Hi-CMOS process technology. The device, packaged in a 8  $\times$  14 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided. It offers low power standby power dissipation; therefore, it is suitable for battery back up system.

### **Features**

- High speed: Fast Access time 85/100/120/150 ns (max)
- Low Power
   Standby: 5 μW (typ) (L/L-SL version)
   Operation: 40 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- · Equal access and cycle times
- Common data input and output: Three state output
- · Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation

# **Ordering Information**

Type No.	Access time	Package
HM62256AP-8	85 ns	600-mil
HM62256AP-10	100 ns	28-pin
HM62256AP-12	120 ns	plastic DIP
HM62256AP-15	150 ns	(DP-28)
HM62256ALP-8	85 ns	
HM62256ALP-10	100 ns	
HM62256ALP-12	120 ns	
HM62256ALP-15	150 ns	
HM62256ALP-8SL	85 ns	
HM62256ALP-10SL	100 ns	
HM62256ALP-12SL	120 ns	
HM62256ALP-15SL	150 ns	
HM62256ASP-8	85 ns	300-mil
HM62256ASP-10	100 ns	28-pin
HM62256ASP-12	120 ns	plastic DIP
HM62256ASP-15	150 ns	(DP-28NA)
HM62256ALSP-8	85 ns	
HM62256ALSP-10	100 ns	
HM62256ALSP-12	120 ns	
HM62256ALSP-15	150 ns	
HM62256ALSP-8SL	85 ns	
HM62256ALSP-10SL	100 ns	
HM62256ALSP-12SL	120 ns	
HM62256ALSP-15SL	150 ns	
HM62256AFP-8T	85 ns	450-mil
HM62256AFP-10T	100 ns	28-pin
HM62256AFP-12T	120 ns	plastic SOP
HM62256AFP-15T	150 ns	(FP-28DA)
HM62256ALFP-8T	85 ns	
HM62256ALFP-10T	100 ns	
HM62256ALFP-12T	120 ns	
HM62256ALFP-15T	150 ns	
HM62256ALFP-8SLT	85 ns	
HM62256ALFP-10SLT	100 ns	
HM62256ALFP-12SLT	120 ns	
HM62256ALFP-15SLT	150 ns	


Note: This device is not available for new application.

# HM62256A Series

### **TSOP Series**

Access time	Package	Type No.	Access time	Package
85 ns	8 mm × 14 mm	HM62256ALR-8	85 ns	8 mm × 14 mm
100 ns	32-pin TSOP	HM62256ALR-10	100 ns	32-pin TSOP
120 ns	(normal type)	HM62256ALR-12	120 ns	(reverse type)
150 ns	(TFP-32DA)	HM62256ALR-15	150 ns	(TFP-32DAR)
85 ns		HM62256ALR-8SL	85 ns	
100 ns		HM62256ALR-10SL	100 ns	
120 ns		HM62256ALR-12SL	120 ns	
150 ns		HM62256ALR-15SL	150 ns	
	85 ns 100 ns 120 ns 150 ns 85 ns 100 ns 120 ns	100 ns 32-pin TSOP 120 ns (normal type) 150 ns (TFP-32DA) 85 ns 100 ns 120 ns	85 ns 8 mm × 14 mm HM62256ALR-8 100 ns 32-pin TSOP HM62256ALR-10 120 ns (normal type) HM62256ALR-12 150 ns (TFP-32DA) HM62256ALR-15 85 ns HM62256ALR-8SL 100 ns HM62256ALR-10SL 120 ns HM62256ALR-12SL	85 ns 8 mm × 14 mm 100 ns 32-pin TSOP HM62256ALR-10 100 ns 120 ns (normal type) HM62256ALR-12 120 ns 150 ns (TFP-32DA) HM62256ALR-15 150 ns HM62256ALR-8SL 85 ns 100 ns HM62256ALR-10SL 100 ns HM62256ALR-12SL 120 ns

# **Pin Arrangement**




# HM62256A Series

# **Pin Description**

Symbol	Function					
A0 – A14	Address					
I/O0 – I/O7	Input/output					
CS	Chip select					
WE	Write enable					

Symbol	Function					
ŌĒ	Output enable	-				
NC	No connection	_				
V <sub>CC</sub>	Power supply	-				
V <sub>SS</sub>	Ground	_				

# **Block Diagram**



# HM62256A Series

# **Function Table**

WE	CS	ŌĒ	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
X	Н	Х	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
Н	L	Н	Output disable	Icc	High-Z	
Н	L	L	Read	Icc	Dout	Read cycle (1)–(3)
L	L	Н	Write	Icc	Din	Write cycle (1)
Ĺ	L	L	Write	Icc	Din	Write cycle (2)

Note: X: H or L

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to +7.0	V	
Power dissipation	P <sub>T</sub>	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature under bias	Tbias	-10 to +85	°C	

Note: 1.  $V_T \min = -3.0 \text{ V for pulse half-width} \le 50 \text{ ns}$ 

# **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	_	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 <sup>*1</sup>	-	0.8	V

Note: 1.  $V_{IL} min = -3.0 V$  for pulse half-width  $\leq 50 ns$ 

# **HM62256A Series**

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V)

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakaç	ge current	IILII	:::::::::::::::::::::::::::::::::::	-	1	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current		I <sub>LO</sub>	à <del></del>	_	1	μА	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}},$ $\text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating V	CC current	I <sub>CC</sub>	37	6	15	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}$ $\text{lout} = 0 \text{ mA}$
	HM62256A-8 HM62256A-10 HM62256A-12 HM62256A-15	I <sub>CC1</sub>		33 30 27 24	50 50 45 40	mA	$\frac{\text{min cycle, duty} = 100\%, I_{I/O} = 0 \text{ mA}}{\overline{\text{CS}}} = V_{IL}, \text{ others} = V_{IH}/V_{IL}$
		I <sub>CC2</sub>	\$* <del></del> *	5	15	mA	Cycle time = $1\mu$ s, $I_{I/O} = 0$ mA $\overline{CS} = V_{IL}$ , $V_{IH} = V_{CC}$ , $V_{IL} = 0$
Standby V <sub>C</sub>	C current	I <sub>SB</sub>		0.3	2	mA	CS = V <sub>IH</sub>
		I <sub>SB1</sub>	_	0.01	1	mA	$\frac{\text{Vin} \ge 0 \text{ V}}{\text{CS}} > \text{V} \qquad 0.2 \text{ V}$
			_	0.3*2	100*2	μΑ	- <del>CS</del> ≥ V <sub>CC</sub> – 0.2 V
				0.3*3	50 <sup>*3</sup>	μΑ	-
Output low	voltage	V <sub>OL</sub>	×	_	0.4	٧	I <sub>OL</sub> = 2.1 mA
Output high	voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -1.0 mA

Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and not guaranteed.
 This characteristics is guaranteed only for L-version.
 This characteristics is guaranteed only for L-SL version.

# Capacitance $(Ta = 25^{\circ}C, f = 1 \text{ MHz})^{*1}$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Input/output capacitance	C <sub>I/O</sub>	=	<del></del>	8	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%, unless otherwise noted.)

# **Test Conditions**

• Input pulse levels: 0.8 V to 2.4 V

• Input and output timing refernce levels: 1.5 V

• Input rise and fall times: 5 ns


• Output load: 1 TTL Gate + C<sub>L</sub> (100 pF) (Including scope & jig)

# Read Cycle


		HM622	256A-8	HM62	256A-10	HM622	256A-12	HM622	256A-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read cycle time	t <sub>RC</sub>	85	_	100	_	120	_	150		ns	
Address access time	t <sub>AA</sub>	-	85	_	100	F	120	-	150	ns	
Chip select access time	t <sub>ACS</sub>	_	85	_	100	-	120	_	150	ns	
Output enable to output valid	t <sub>OE</sub>	_	45	_	50		60	a*	70	ns	
Chip selection to output in low-Z	<sup>t</sup> CLZ	10	N	10	_	10	_	10	_	ns	2
Output enable to output in low-Z	<sup>t</sup> OLZ	5	_	5	_	5	_	5	_	ns	2
Chip deselection to output in high-Z	t <sub>CHZ</sub>	0	30	0	35	0	40	0	50	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	0	40	0	50	ns	1, 2
Output hold from address change	<sup>t</sup> OH	5	-	10	-	10	_	10	-	ns	

# HM62256A Series

# Read Timing Waveform (1) \*3




# Read Timing Waveform (2) \*3 \*4 \*6



# HM62256A Series

# Read Timing Waveform (3) \*3 \*5 \*6




- Notes: 1.  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  - 2. This parameter is sampled and not 100% tested.

  - WE is high for read cycle.
     Device is continuously selected, S = V<sub>IL</sub>.
     Address Valid prior to or coincident with S transition Low.
  - 6.  $\overline{OE} = V_{IL}$ .


# Write Cycle

		HM622	256A-8	HM62	256A-10	HM622	256A-12	HM622	256A-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write cycle time	t <sub>WC</sub>	85	),	100	_	120		150	_	ns	
Chip selection to end of write	t <sub>CW</sub>	75	88	80	_	85	_	100		ns	2
Address setup time	t <sub>AS</sub>	0	S:	0	_	0	_	0	_	ns	3
Address valid to end of write	t <sub>AW</sub>	75	-	80	_	85	-	100	_	ns	
Write pulse width	t <sub>WP</sub>	55	(: <del></del> ):	60	_	70	_	90		ns	1
Write recovery time	t <sub>WR</sub>	0	),====	0	_	0	<del>-</del>	0	_	ns	4
WE to output in high-Z	t <sub>WHZ</sub>	0	30	0	35	0	40	0	50	ns	10
Data to write time overlap	t <sub>DW</sub>	40	B4 <del></del> 3	40		50	_	60	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	-	0	-	0	-	ns	
Output active from end of write	t <sub>OW</sub>	5	_	5	_	5	-	5		ns	10
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	0	40	0	50	ns	10, 11

# Write Timing Waveform (1) $(\overline{OE} \text{ Clock})$



### Write Timing Waveform (2) (OE Low Fixed)




- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  - 2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  - 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  - 4. twB is measured from the earlier of WE or CS going high to the end of write cycle.
  - 5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  - 6. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, the output remain in a high impedance state.
  - 7. Dout is the same phase of the write data of this write cycle.
  - 8. Dout is the read data of next address.
  - 9. If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.
  - 10. This parameter is sampled and not 100% tested.
  - 11.  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

# Low $V_{CC}$ Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L/L-SL version.

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
V <sub>CC</sub> for data retention	$V_{DR}$	2	_	19	٧	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, Vin} \ge 0 \text{ V}$
Data retention current	ICCDR	_	0.2	30*2	μΑ	V <sub>CC</sub> = 3.0 V, Vin ≥ 0 V
		_	0.2	10 <sup>*3</sup>	μΑ	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Chip deselect to data retention time	t <sub>CDR</sub>	0	_	ō— <u>-</u> s:	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *4		s	ns	_

# Low V<sub>CC</sub> Data Retention Timing Waveform



- 1 Typical values are at  $V_{CC}=3.0$  V,  $T_{a}=+25$ °C and not guaranteed. 2. 20  $\mu$ A max at  $T_{a}=0$  to +40°C. (only for L-version) 3. 3  $\mu$ A max at  $T_{a}=0$  to +40°C. (only for L-SL version) Notes: 1

  - 4. t<sub>RC</sub> = read cycle time.
     5. CS controls address buffer, WE buffer, OE buffer, and Din buffer. If CS controls data retention mode, Vin levels (address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , I/O) can be in the high impedance state.



January 1999

# NMC27C32B 32,768-Bit (4096 x 8) CMOS EPROM

# **General Description**

The NMC27C32B is a 32k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C32B is designed to operate with a single +5V power supply with  $\pm 10\%$  tolerance.


The NMC27C32B is packaged in a 24-pin dual-in-line package with a quartz window. The quartz window allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with Fairchild's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

### **Features**

- Low CMOS power consumption
  - Active Power: 55 mW Max
  - Standby Power: 0.55 mW Max
- Industrial temperature range, -40°C to +85°C
- Fast and reliable programming
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ® output
- Manufacturer's identification code for automatic programming
- High current CMOS level output drivers
- Compatible with NMOS 2732

# **Block Diagram**



DS008827-1

© 1998 Fairchild Semiconductor Corporation NMC27C32B Rev. C

1

www.fairchildsemi.com

# **Connection Diagram**

	27C16 2716	27C64 2764	27C128 27128	27C256 27256
NN		Vpp	V <sub>PP</sub>	V <sub>PP</sub>
Dual-ii		A12	A12	A12
A7 1	A7	A7	A7	A7
A6 2	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>
A5 3	A <sub>5</sub>	A <sub>5</sub>	A5	A5
A4 4	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>
A3 5	Аз	Аз	Аз	Аз
A2 6	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>
A1 🗆 7	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>
A0 8	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
00 9	00	00	00	00
01 🗆 1	01	01	01	01
O <sub>2</sub> 1	02	02	02	02
GND 1	GND	GND	GND	GND

	al-in-lin	J L	-
A7	1	24	VCC
A6	2	23	A8
A5	3	22	A9
A <sub>4</sub>	4	21	A11
Аз	5	20	OE/VPF
A <sub>2</sub>	6	19	A10
A <sub>1</sub>	7	18	CE
A <sub>0</sub>	8	17	07
00	9	16	06
01	10	15	05
02	11	14	04
GND	12	13	O3

27C16 2716	27C64 2764	27C128 27128	27C256 27256
	Vcc	Vcc	Vcc
	PGM	PGM	A14
Vcc	NC	A13	A13
A8	Ag	A8	A8
A9	A9	A9	A9
VPP	A11	A11	A11
OE	OE	OE	OE
A10	A10	A10	A10
CE	CE	CE	CE
07	07	07	07
06	06	06	06
05	05	05	05
04	04	04	04
03	О3	О3	03

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C32B pin.

DS008827-2

# Order Number NMC27C32BQ See Package Number J24AQ

# **Pin Names**

A0-A11	Addresses
CE	Chip Enable
ŌĒ	Output Enable
V <sub>PP</sub>	Programming Voltage
O0 -O7	Outputs
V <sub>CC</sub>	Power Supply
GND	Ground

# Commercial Temp Range (0°C to +70°C) $V_{CC}$ = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C32BQ150	150
NMC27C32BQ200	200

# Industrial Temp Range (-40°C to +85°C) $V_{CC}$ = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C32BQE200	200

2

www.fairchildsemi.com

Absolute Maximum Ratings (Note 1)

Temperature Under Bias -40°C to +85°C

Storage Temperature -65°C to +150°C

V<sub>CC</sub> Supply Voltage with

Respect to Ground +7.0V to -0.6V

All Input Voltages except A9

and OE/V<sub>PP</sub> with

Respect to Ground (Note 9) +6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 9) V<sub>CC</sub> +1.0V to GND-0.6V

OE/V<sub>PP</sub> Supply and A9 Voltage with

Respect to Ground

+14.0V to -0.6V

Power Dissipation 1.0W

Lead Temperature (Soldering, 10 sec.) 300°C

**Operating Conditions** (Note 6)

Temperature Range

NMC27C32BQ150, 200 0°C to +70°C NMC27C32BQE 200 -40°C to +85°C

 $V_{CC}$  Power Supply +5V  $\pm 10\%$ 

# **READ OPERATION**

# **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		0.01	1	μА
I <sub>PP</sub>	OE/V <sub>PP</sub> Load Current	OE/V <sub>PP</sub> = V <sub>CC</sub> or GND			10	μА
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$		0.01	1	μА
I <sub>CC1</sub>	V <sub>CC</sub> Current (Active) TTL Inputs	CE = V <sub>IL</sub> , f=5 MHz Inputs = V <sub>IH</sub> or V <sub>IL</sub> , I/O = 0 mA		5	20	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active) CMOS Inputs	CE = GND, f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		3	10	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	CE = V <sub>IH</sub>		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	CE = V <sub>CC</sub>		0.5	100	μА
V <sub>IL</sub>	Input Low Voltage		-0.2		8.0	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 10 μA			0.1	V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -10 μA	V <sub>CC</sub> - 0.1			V

# **AC Electrical Characteristics**

Symbol				NMC27C32B				
	Parameter	Conditions	Q1	150	Q200, QE200		Units	
			Min	Max	Min	Max		
t <sub>ACC</sub>	Address to Output Delay	CE = OE = V <sub>IL</sub>		150		200	ns	
t <sub>CE</sub>	CE to Output Delay	OE = V <sub>IL</sub>		150		200	ns	
t <sub>OE</sub>	OE to Output Delay	CE = V <sub>IL</sub>		60		60	ns	
t <sub>DF</sub>	OE High to Output Float	CE = V <sub>IL</sub>	0	50	0	60	ns	
t <sub>CF</sub>	CE High to Output Float	OE = V <sub>IL</sub>	0	50	0	60	ns	
t <sub>OH</sub>	Output Hold from Addresses, CE or OE , Whichever Occurred First	$\overline{CE} = \overline{OE} = V$	0		0		ns	

3

www.fairchildsemi.com

# Capacitance (Note 2) T<sub>A</sub> = +25°C, f = 1 MHz

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN1</sub>	Input Capacitance except OE/V <sub>PP</sub>	V <sub>IN</sub> = 0V	6	12	pF
C <sub>IN2</sub>	OE/V <sub>PP</sub> Input Capacitance	V <sub>IN</sub> = 0V	16	20	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	pF


# **AC Test Conditions**

1 TTL Gate and C<sub>L</sub> = 100 pF (Note 8) Output Load Input Rise and Fall Times ≤5 ns Input Pulse Levels 0.45V to 2.4V

Timing Measurement Reference Level

0.8V and 2V Outputs 0.8V and 2V

# AC Waveforms (Note 7)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

 $\textbf{Note 3:} \ \ \overline{\textbf{OE}} \ \, \text{may be delayed up to } t_{ACC} \text{--} t_{OE} \text{ after the falling edge of } \overline{\textbf{CE}} \text{ without impacting } t_{ACC}.$ 

Note 4: The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows: High to TRI-STATE, the measured  $V_{OH1}$  (DC) - 0.10V; Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.10V.

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ 

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1  $\mu$ F ceramic capacitor be used on every device between  $V_{CC}$  and GND.

Note 7: The outputs must be restricted to  $V_{CC}$  + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate:  $I_{OL}$  = 1.6 mA,  $I_{OH}$  = -400  $\mu A$  C<sub>L</sub>: 100 pF includes fixture capacitance.

Note 9: Inputs and outputs can undershoot to -2.0V for 20 ns Max, except for OE/V<sub>PP</sub> which cannot exceed -0.2V.

Note 10: Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.

4

www.fairchildsemi.com

NMC27C32B Rev. C



February 1996

# DS7640/DS8640 Quad NOR Unified Bus Receiver

# **General Description**


The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated 120 $\Omega$  impedance lines. The external termination is intended to be  $180\Omega$  resistor from the bus to the +5V logic supply together with a  $390\Omega$  resistor from the bus to ground. The design employs a built-in input threshold providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus.

### **Features**

- Low input current with normal  $V_{CC}$  or  $V_{CC} = 0V$  (30  $\mu A$  typ)
- High noise immunity (1.1V typ)
- Temperature-insensitive input thresholds track bus logic levels
- TTL compatible output
- Matched, optimized noise immunity for "1" and "0" levels
- High speed (19 ns typ)

# **Connection Diagram**

### **Dual-In-Line Package**




TL/F/5805-1

Order Number DS7640J or DS8640N See NS Package Number J14A or N14A

# **Typical Application**

### 120 $\Omega$ Unified Data Bus



TL/F/5805-2

© 1996 National Semiconductor Corporation TL/F/5805

RRD-B30M36/Printed in U. S. A.

http://www.national.com

Absolute Maximum F	Operating Conditions					
If Military/Aerospace specified	devices are required,		Min	Max	Units	
please contact the National	Semiconductor Sales	Supply Voltage (V <sub>CC</sub> )				
Office/Distributors for availabil	ty and specifications.	DS7640	4.5	5.5	V	
Supply Voltage	7.0V	DS8640	4.75	5.25	V	
Input Voltage	5.5V	Temperature (T <sub>A</sub> )				
Storage Temperature Range	-65°C to +150°C	DS7640	-55	+125	°C	
Maximum Power Dissipation* at 2	5°C	DS8640	0	+70	°C	
Cavity Package	1308 mW					
Molded Package	1207 mW					
Lead Temperature (Soldering, 4 se	econds) 260°C					
*Derate cavity package 8.7 mW/°C above 9.7 mW/°C above 25°C.	e 25°C; derate molded package					

# **Electrical Characteristics**

The following apply for  $V_{MIN} \leq V_{CC} \leq V_{MAX}, T_{MIN} \leq T_A \leq T_{MAX},$  unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Co	Min	Тур	Max	Units	
V <sub>IH</sub>	High Level Input Threshold	$V_{OUT} = V_{OL}$	DS7640	1.80	1.50		٧
			DS8640	1.70	1.50		٧
V <sub>IL</sub>	Low Level Input Threshold	$V_{OUT} = V_{OH}$	DS7640		1.50	1.20	٧
		0.000	DS8640		1.50	1.30	٧
I <sub>IH</sub>	Maximum Input Current	$V_{IN} = 4V$	$V_{CC} = V_{MAX}$		30	80	μΑ
	~	******	V <sub>CC</sub> = 0V		1.0	50	μΑ
I <sub>IL</sub>	Maximum Input Current	$V_{IN} = 0.4V, V_{CC} = V_{MAX}$			1.0	50	μΑ
V <sub>OH</sub>	Output Voltage	$I_{OH}=-400~\mu A, V_{IN}=V_{IL}$		2.4			٧
V <sub>OL</sub>	Output Voltage	$I_{OL}=$ 16 mA, $V_{IN}=V_{IH}$			0.25	0.4	٧
los	Output Short Circuit Current	$V_{IN} = 0.5V, V_{OS} = 0V, V_{CC} = V_{MAX}, (Note 4)$		-18		-55	mA
Icc	Power Supply Current	V <sub>IN</sub> = 4V, (Per Packa		25	40	mA	

# Switching Characteristics $T_A = 25^{\circ}C$ , nominal power supplies unless otherwise noted

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>pd</sub>	Propagation Delays	(Notes 5 and 6)	Input to Logic "1" Output	10	23	35	ns
			Input to Logic "0" Output	10	15	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS7640 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS8640. All typical values are  $T_{A}=25^{\circ}$ C and  $V_{CC}=5V$ .

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Fan-out of 10 load,  $C_{LOAD}=$  15 pF total, measured from  $V_{IN}=$  1.5V to  $V_{OUT}=$  1.5V,  $V_{IN}=$  0V to 3V pulse.

Note 6: Apply to  $V_{CC}=5V,\,T_{A}=25^{\circ}C.$ 



January 1996

# **DS8641**

# **Quad Unified Bus Transceiver**

# **General Description**


The DS8641 is a quad high speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated  $120\Omega$  impedance lines. The external termination is intended to be a  $180\Omega$  resistor from the bus to the  $_{+}5V$  logic supply together with a  $390\Omega$  resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when  $V_{\rm CC}=0V$ . The receivers incorporate tight thresholds for better bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously.

# **Features**

- 4 separate driver/receiver pairs per package
- Guaranteed minimum bus noise immunity of 0.6V, 1.1V typ
- Temperature insensitive receiver thresholds track bus logic levels
- = 30  $\mu$ A typical bus terminal current with normal  $V_{\rm CC}$  or with  $V_{\rm CC}$  = 0V
- Open collector driver output allows wire-OR connection
- High speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs

# **Connection Diagram**

### **Dual-In-Line Package**



Top View Order Number DS8641N See NS Package Number N16A

# **DS8641 Typical Application** DS005806-2

#### **Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input and Output Voltage 5.5V
Storage Temperature Range -65°C to +150°C
Maximum Power Dissipation (Note 1) at 25°C

Cavity Package 1433 mW Molded Package 1362 mW

Lead Temperature (Soldering, 4 seconds) 260°C

## **Operating Conditions**

	Min	Max	Units
Supply Voltage, (V <sub>CC</sub> )			
DS8641	4.75	5.25	V
Temperature Range, (TA)			
DS8641	0	+70	°C
Note 1: Derate molded package 10.9	mW/°C above	25°C.	

#### **Electrical Characteristics**

The following apply for  $V_{MIN} \le V_{CC} \le V_{MAX}$ ,  $T_{MIN} \le T_{A} \le T_{MAX}$  unless otherwise specified (Note 3) and (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER	AND DISABLE INPUTS				!	
V <sub>IH</sub>	Logical "1" Input Voltage		2.0			V
V <sub>IL</sub>	Logical "0" Input Voltage				0.8	V
I <sub>I</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.5V			1	mA
I <sub>IH</sub>	Logical "1" Input Current	V <sub>IN</sub> = 2.4V			40	μΑ
I <sub>IL</sub>	Logical "0" Input Current	$V_{IN} = 0.4V$			-1.6	mA
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{DIS} = -12 \text{ mA}, I_{IN} = -12 \text{ mA}, I_{BUS} = -12 \text{ mA},$		-1	-1.5	V
		$T_A = 25^{\circ}C$				
DRIVER	OUTPUT/RECEIVER INPUT					
V <sub>OLB</sub>	Low Level Bus Voltage	$V_{DIS} = 0.8V, V_{IN} = 2V, I_{BUS} = 50 \text{ mA}$		0.4	0.7	V
I <sub>IHB</sub>	Maximum Bus Current	$V_{IN} = 0.8V$ , $V_{BUS} = 4V$ , $V_{CC} = V_{MAX}$		30	100	μА
I <sub>ILB</sub>	Maximum Bus Current	$V_{IN} = 0.8V, V_{BUS} = 4V, V_{CC} = 0V$		2	100	μΑ
V <sub>IH</sub>	High Level Receiver Threshold	$V_{IND} = 0.8V, V_{OL} = 16 \text{ mA}$	1.70	1.50		٧
V <sub>IL</sub>	Low Level Receiver Threshold	$V_{IND} = 0.8V, V_{OH} = -400 \mu A$		1.50	1.30	V
RECEIV	ER OUTPUT					
V <sub>OH</sub>	Logical "1" Output Voltage	$V_{IN} = 0.8V, V_{BUS} = 0.5V, I_{OH} = -400 \mu A$	2.4			V
V <sub>OL</sub>	Logical "0" Output Voltage	V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4V, I <sub>OL</sub> = 16 mA		0.25	0.4	٧
Ios	Output Short Circuit Current	$V_{DIS} = 0.8V, V_{IN} = 0.8V, V_{BUS} = 0.5V, V_{OS} = 0V,$	-18		-55	mA
		V <sub>CC</sub> = V <sub>MAX</sub> , (Note 5)				
Icc	Supply Current	V <sub>DIS</sub> = 0V, V <sub>IN</sub> = 2V, (per Package)		50	70	mA

# Switching Characteristics $T_A = 25^{\circ}C$ , $V_{CC} = 5V$ , unless otherwise indicated

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PD</sub>	Propagation Delays (Note 8)	(Note 6)				
	Disable to Bus "1"			19	30	ns
	Disable to Bus "0"			15	30	ns
	Driver Input to Bus "1"			17	25	ns
	Driver Input to Bus "0"			17	25	ns
	Bus to Logical "1" Receiver Output	(Note 7)		20	30	ns
	Bus to Logical "0" Receiver Output	N W		18	30	ns

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 3: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS8641. All typical values are for  $T_A = 25$ °C and  $V_{CC} = 5V$ .

Note 4: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 5: Only one output at a time should be shorted.


Note 6:  $91\Omega$  from bus pin to  $V_{CC}$  and  $200\Omega$  from bus pin to ground.  $C_{LOAD} = 15$  pF total. Measured from  $V_{IN} = 1.5V$  to  $V_{BUS} = 1.5V$ ,  $V_{IN} = 0V$  to 3V pulse.

Note 7: Fan-out of 10 load,  $C_{LOAD} = 15 \text{ pF}$  total. Measured from  $V_{IN} = 1.5 \text{V}$  to  $V_{OUT} = 1.5 \text{V}$ ,  $V_{IN} = 0 \text{V}$  to 3V pulse.

Note 8: The following apply for  $V_{CC}$  = 5V,  $T_A$  = 25°C unless otherwise specified.



## 8881 QUAD 2-INPUT NAND GATE




The 8881 is a Quad 2-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8881 in collector-logic (wired-AND) and similar applications. Proper pull-up resistor selection will allow as many as 50 outputs to be tied together.

Collector-logic, using the 8881, can provide increased system flexibility and lower system cost due to reduced can count.

Section 4 of this handbook provides detailed usage rules and collector-logic information for this element.

#### BASIC CIRCUIT SCHEMATIC



#### ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6)

ACCEPTANCE			LI	MITS				т	EST CONDI	TIONS		
TEST SUB-GROUP	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	TEMP. S8881	TEMP. N8881	v <sub>ee</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-4	"1" OUTPUT LEAKAGE CURRENT			25	μА	+125°C	+75°C	5.0V	0.6V			8
A-5 A-3 A-4	"0" OUTPUT VOLTAGE			0.4 0.4 0.4	v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	2.0V 2.0V 2.0V	2.0V 2.0V 2.0V	17mA 17mA 17mA	9 9 9
C-1 A-3 C-1	"0" INPUT CURRENT	-0.1 -0.1 -0.1		-1.6 -1.6 -1.6	mA mA mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V 5.25V 5.25V	0.4V 0.4V 0.4V	5.25V 5.25V 5.25V		
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	0V		
A-6	TURN-ON DELAY			20	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10,14
A-6	TURN-OFF DELAY			30	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10,14
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V		)	A.C.F.O. = 6	11,14
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2.0V		1 . 1	7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate) OUTPUT "1"			31 8.9	mW mW	+25°C +25°C	+25°C +25°C	5.25V 5.25V	ov		,	
C-1	INPUT LATCH VOLTAGE RATING	6.0			v	+25°C	+25°C	5.0V	10mA	0V	1	12

#### NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
   All measurements are taken with ground pin tied to zero volts.
   Positive current flow is defined as into the terminal referenced.
   Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
   Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
   Measurements apply to each gate element independently.
   Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, 'Qa. = 25m\rms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- 8. Connect an external 1K ±1% resistor from Vcc to the output terminal for this test.
- 9. Output sink current is supplied through a resistor V<sub>CC</sub>
- 10. One DC fan-out is defined as 0.8mA. 11. One AC fan-out is defined as 50pf.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- 13. Manufacturer reserves the right to make design and process changes and improvements.
- 14. Detailed test conditions for AC testing are in Section 3.

#### SN54LS638, SN54LS639, SN74LS638, SN74LS639 OCTAL BUS TRANSCEIVERS

D2636, JANUARY 1981-REVISED MARCH 1988

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- A Bus Outputs are Open-Collector,
   B Bus Outputs are 3-State

#### description

These octal bus transceivers are designed for asynchronous two-way communication between open-collector and 3-state buses. The devices transmit data from the A bus (open-collector) to the B bus (3-state) or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ( $\overline{G}$ ) can be used to disable the device so the buses are isolated.

#### FUNCTION TABLE

CON	ITROL	OPER	ATION			
IN	PUTS	'LS638 'LS63				
₫ .	DIR	1.5638	L3039			
L	L	B data to A bus	B data to A bus			
L	н	Ā data to B bus	A data to B bus			
н	x	Isolation	Isolation			


H = high level, L = low level, X = irrelevant

DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS638	Open-Collector	3-State	Inverting
11 5630	Open-Collector	3-State	True


#### SN54LS638, SN54LS639 . . . J PACKAGE SN74LS638, SN74LS639 . . . DW OR N PACKAGE

(TOP VIEW) DIR 1 U20 VCC A1 2 19 🗖 🗟 18 B1 A2[]3 17 B2 16 B3 A5∏6 15 B4 A6 🗌 14 B5 13 B6 A7 8 A8 ☐ 9 12 B7 GND 10

## SN54LS638, SN54LS639 . . . FK PACKAGE (TOP VIEW)



#### schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warmanty. Production processing does not necessarily include testing of all parameters.


TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-1063

## SN54LS638, SN54LS639, SN74LS638, SN74LS639 OCTAL BUS TRANSCEIVERS


#### logic symbols†






<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

#### logic diagrams (positive logic)





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

N 1\		7 V
Supply voltage, VCC (see Note 1)		7 V
Input voltage (DIR or G)	5	5 V
Off-state output voltage (A or B)	5	5°C
HER TO THE STATE OF THE STATE O	CNEAL COOR CNEAL COOR - 50 C to 12	
From Matter to Wash - de Contract - Auto - Driving - Valve - United - Unit	041741 CCCC CNT41 CCCC	
	SN/4LS638, SN/4L3639 –65°C to 15	90°C

NOTE 1: Voltage values are with respect to the network ground terminal.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-1064

# SN54LS638, SN54LS639, SN74LS638, SN74LS639 OCTAL BUS TRANSCEIVERS

#### recommended operating conditions

	SN54LS'				UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4,5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH (A bus)		302	5.5			5.5	٧
High-level output current, IOH (B bus)			-12			-15	mA
Low-level output current, IOL (A or B bus)			12			24	mA
Operating free-air temperature, TA	<b>−55</b>		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST SOUDITIES	ovet		SN54LS	•		SN74LS	*	
	PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage							2			٧
VIL	Low-level input voltage					500	0.5			0.6	٧
VIK	Input clamp voltage		VCC = MIN, I; = -18 mA				-1.5			-1.5	٧
	Hysteresis (VT+-VT_)		V <sub>CC</sub> = MIN		0.1	0.4		0.2	0.4		٧
ЮН	High-level output current	А	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V	VIL = MAX,			0.1		W0016540	0.1	mA
Voн	High-level output voltage		VCC = MIN, VIH = 2 V,	10H = -3 mA	2.4			2.4			V
VOH	riign-ievel output voitage	В	VIL = MAX	IOH = MAX	2			2			
V	Low-level output voltage	A or B	VCC = MIN, VIH = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	v
VOL	Cow-level output voltage	AUB	VIL = MAX IOL = 24 mA					0.35	0.5		
lоzн	Off-state output current, high-level voltage applied	В	V <sub>CC</sub> = MAX, $\overline{G}$ at 2 V,	V <sub>0</sub> = 2.7 V			20			20	μА
lozL	Off-state output current low-level voltage applied	A or B	V <sub>CC</sub> = MAX, $\overline{G}$ at 2 V,	V <sub>O</sub> = 0.4 V		-04	- 0.4		50	- 0.4	mA
No.	Input current at maxi-	A or B	V MAY	V <sub>1</sub> = 5.5 V			0.1			0.1	^
П	mum input voltage	DIR or G	VCC = MAX	V <sub>I</sub> = 7 V		W 10	0.1			0.1	mA
1 <sub>ІН</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20		707-00-0	20	μА
IL	Low-level input current		VCC = MAX, V1 = 0.4 V	VCC = MAX, V1 = 0.4 V			-0.4	- 11		-0.4	mA
los	Short-circuit output current§	В	V <sub>CC</sub> = MAX		-40	200	-225	40		-225	mA
ССН	Supply current, outputs h	igh	V <sub>CC</sub> = MAX, Outputs op	en		48	70		48	70	mA
ICCL	Supply current, outputs le	ow	VCC = MAX, Outputs op	en		62	90		62	90	mA
Iccz	Supply current, outputs of	ff	VCC = MAX, Outputs op	en		64	95		64	95	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25°C, see note 2

PARAMETER	FROM	то	TEST COMPLETIONS	'LS638				'LS639			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
2.	Α	В			6	10	100	8	15		
tPLH -	В	A			17	25		19	25	ns	
tpu:	В			8	15		11	15	i and		
	В	A	$C_L$ = 45 pF, $R_L$ = 667 $\Omega$		14	25		16	25	25 ns	
tPLH	Ē	Α			26	40		23	40	ns	
tPHL	G	Α			43	60		34	50	ns	
tPZH	Ğ	В			23	40		26	40	ns	
tPZL	Ğ	В			31	40		31	40	ns	
tPHZ	G	В	0 - F - F - B - 007 G		15	25		15	25	ns	
tPLZ	Ğ	В	$C_L = 5 pF$ , $R_L = 667 \Omega$		15	25		15	25	ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



2-1065

 $<sup>^{\</sup>pm}$  All typical values are at V<sub>CC</sub> = 5 V. T<sub>A</sub> = 25 $^{\circ}$ C.  $^{\$}$  Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

#### MAX690-MAX695

#### **Microprocessor Supervisory Circuits**

#### **General Description**

The MAX690 family of supervisory circuits reduces the complexity and number of components required for power supply monitoring and battery control functions in microprocessor systems. These include  $\mu P$  reset and backup-battery switchover, watchdog timer, CMOS RAM write protection, and power-failure warning. The MAX690 family significantly improves system reliability and accuracy compared to that obtainable with separate ICs or discrete components.


The MAX690, MAX692, and MAX694 are supplied in 8-pin packages and provide four functions:

- A reset output during power-up, power-down, and brownout conditions.
- Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- A Reset pulse if the optional watchdog timer has not been toggled within a specified time.
- A 1.3V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5V.

The MAX691, MAX693, and MAX695 are supplied in 16-pin packages and perform all MAX690, MAX692, MAX694 functions, plus:

- Write protection of CMOS RAM or EEPROM.
- Adjustable reset and watchdog timeout periods.
- Separate outputs for indicating a watchdog timeout, backup-battery switchover, and low V<sub>CC</sub>.

## **Typical Operating Circuit**



#### **Benefits and Features**


- Supervisory Function Integration Saves Board Space while Fully Protecting Microprocessor-Based Systems
  - · Precision Voltage Monitor
    - 4.65V (MAX690, MAX691, MAX694, MAX695)
    - 4.40V (MAX692, MAX693)
  - · Power OK/Reset Time Delay
    - 50ms, 200ms, or Adjustable
  - · Watchdog Timer
    - 100ms, 1.6s, or Adjustable
  - · Battery Backup Power Switching
  - Voltage Monitor for Power Fail or Low Battery Warning
  - · Minimum External Component Count
- Low Power Consumption in Battery Backup Mode Extends Battery Life
  - 1µA Standby Current
- Onboard Gating of Chip Enable Signals Protects Against Erroneous Data Written to RAM During Low V<sub>CC</sub> Events

#### **Applications**

- Computers
- Controllers
- Intelligent Instruments
- Automotive Systems
- Critical µP Power Monitoring

Ordering information appears at end of data sheet.

#### **Pin Configurations**





19-0218; Rev 5; 4/15

### **Absolute Maximum Ratings**

Terminal Voltage (with respect to GN	ND)
V <sub>CC</sub>	0.3V to +6.0V
V <sub>BATT</sub>	0.3V to +6.0V
All Other Inputs (Note 1)	
Input Current	
V <sub>CC</sub>	200mA
V <sub>BATT</sub>	50mA
GND	
Output Current	
V <sub>OUT</sub>	Short circuit protected
All Other Outputs	20mA
Rate-of-Rise, VBATT, VCC	
Operating Temperature Range	
C suffix	0°C to +70°C
E suffix	40°C to +85°C
M suffix	55°C to +125°C

Power Dissipation	
8-Pin Plastic DIP	
(derate 5mW/°C above +70°C)4	00mV
8-Pin CERDIP	
(derate 8mW/°C above +85°C)5	00mV
16-Pin Plastic DIP	
(derate 7mW/°C above +70°C)6	00mV
16-Pin Small Outline	
(derate 7mW/°C above +70°C)6	00mV
16-Pin CERDIP	
(derate 10mW/°C above +85°C)6	00mV
Storage Temperature Range65°C to +1	160°C
Lead Temperature (Soldering, 10s)	300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $V_{CC}$  = full operating range,  $V_{BATT}$  = 2.8V,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	CONDITIONS			TYP	MAX	UNITS	
BATTERY BACKUP SWITCHING							
Operating Voltage Range (MAX690, MAX691, MAX694, MAX695 V <sub>CC</sub> )		4.75		5.5			
Operating Voltage Range (MAX690, MAX691, MAX694, MAX695 V <sub>BATT</sub> )		2.0		4.25	V		
Operating Voltage Range (MAX692, MAX693 V <sub>CC</sub> )			4.5		5.5		
Operating Voltage Range (MAX692, MAX693 V <sub>BATT</sub> )			2.0		4.0		
V Output Voltage	I <sub>OUT</sub> = 1mA	V <sub>CC</sub> - 0.3	V <sub>CC</sub> - 0.1		V		
V <sub>OUT</sub> Output Voltage	I <sub>OUT</sub> = 50mA	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 0.25				
V <sub>OUT</sub> in Battery Backup Mode	I <sub>OUT</sub> = 250μA, V <sub>CC</sub> < V <sub>BATT</sub> - 0.2V		V <sub>BATT</sub> - 0.1	V <sub>BATT</sub> - 0.02		V	
Supply Current (Evaluded I)	I <sub>OUT</sub> = 1mA		2	5	A		
Supply Current (Excluded I <sub>OUT</sub> )	I <sub>OUT</sub> = 50mA		3.5	10	mA		
Supply Current in Battery Backup Mode	V <sub>CC</sub> = 0V, V <sub>BATT</sub>	= 2.8V		0.6	1	μA	
Detter Ctender Correct	F FV > V	T <sub>A</sub> = +25°C	-0.1		+0.02		
Battery Standby Current (+ = Discharge, - = Charge)	5.5V > V <sub>CC</sub> > V <sub>BATT</sub> + 1V	T <sub>A</sub> = full operating range	-1.0		+0.02	μA	
Battery Switchover Threshold	Power-up	1		70		\/	
(V <sub>CC</sub> - V <sub>BATT</sub> )	Power-down			50		mV	

## **Electrical Characteristics (continued)**

 $V_{CC}$  = full operating range,  $V_{BATT}$  = 2.8V,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	CONDITIONS			TYP	MAX	UNITS
Battery Switchover Hysteresis			20		mV	
BATT ON Output Voltage	I <sub>SINK</sub> = 3.2mA				0.4	V
DATT ON O 1 - 101 - 101 - 10	BATT ON = V <sub>OUT</sub>	- = 4.5V sink current		25		mA
BATT ON Output Short-Circuit Current	BATT ON = 0V so	ource current	0.5	1	25	μA
RESET AND WATCHDOG TIMER	-					
Reset Voltage Threshold	T <sub>A</sub> = full	MAX690, MAX691, MAX694, MAX695	4.5	4.65	4.75	V
0.000	operating range	MAX692, MAX693	4.25	4.4	4.5	
Reset Threshold Hysteresis				40		mV
Reset Timeout Delay (MAX690/MAX691/ MAX692/MAX693)	Figure 6, OSC SE	EL HIGH, V <sub>CC</sub> = 5V	35	50	70	ms
Reset Timeout Delay (MAX694/MAX695)	Figure 6, OSC SE	EL HIGH, V <sub>CC</sub> = 5V	140	200	280	ms
Watchdog Timeout Period, Internal Oscillator	Long period, V <sub>CC</sub> = 5V		1.0	1.6	2.25	s
	Short period, V <sub>CC</sub>	70	100	140	ms	
Water Transfer Francisco	Long period	3840		4097	Clock	
Watchdog Timeout Period, External Clock	Short period	768		1025	Cycles	
Minimum WDI Input Pulse Width	V <sub>IL</sub> = 0.4, V <sub>IH</sub> = 0	200			ns	
RESET and LOW LINE Output Voltage	I <sub>SINK</sub> = 1.6mA, V			0.4	V	
RESET and LOW LINE Output Voltage	I <sub>SOURCE</sub> = 1µA,	3.5				
RESET and WDO Output Voltage	I <sub>SINK</sub> = 1.6mA			0.4	V	
RESET and WDO Output Voltage	I <sub>SOURCE</sub> = 1µA,	3.5			] v	
Output Short-Circuit Current	RESET, RESET, WDO, LOW LINE		1	3	25	μA
WDI Input Threshold Logic-Low	V <sub>CC</sub> = 5V (Note 2)				8.0	V
WDI Input Threshold Logic-High	V <sub>CC</sub> = 5V (Note 2	2)	3.5			· ·
WDI Input Current	WDI = V <sub>OUT</sub>			20	50	μA
WDI Input Current	WDI = 0V	WDI = 0V		-15		
POWER-FAIL DETECTOR						
PFI Threshold	V <sub>CC</sub> = 5V, T <sub>A</sub> = full		1.2	1.3	1.4	V
PFI Current				±0.01	±25	nA
PFO Output Voltage	I <sub>SINK</sub> = 3.2mA				0.4	V
Fro Output Voltage	I <sub>SOURCE</sub> = 1µA	3.5			V	
PFO Short Circuit Source Current	PFI = V <sub>IH</sub> , PFO =	0V	1	3	25	μΑ

#### **Electrical Characteristics (continued)**

 $V_{CC}$  = full operating range,  $V_{BATT}$  = 2.8V,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS	
CHIP ENABLE GATING		*			
CE IN Thresholds	V <sub>IL</sub>		0.8	V	
CE IN Tillesholds	V <sub>IH</sub>	3.0		V	
CE IN Pullup Current		3		μA	
CE OUT Output Voltage	I <sub>SINK</sub> = 3.2mA		0.4		
	I <sub>SOURCE</sub> = 3.0mA	V <sub>OUT</sub> - 1.5		V	
	$I_{SOURCE} = 1\mu A, V_{CC} = 0V$	V <sub>OUT</sub> - 0.05			
CE Propagation Delay	V <sub>CC</sub> = 5V	50	200	ns	
OSCILLATOR		*			
OSC IN Input Current		±2		μA	
OSC SEL Input Pullup Current		5		μA	
OSC IN Frequency Range	OSC SEL = 0V	0	250	kHz	
OSC IN Frequency with External Capacitor	OSC SEL = 0V C <sub>OSC</sub> = 47pF	4		kHz	

Note 1: The input voltage limits on PFI and WDI may be exceeded provided the input current is limited to less than 10mA.

Note 2: WDI is guaranteed to be in the mid-level (inactive) state if WDI is floating and  $V_{CC}$  is in the operating voltage range. WDI is internally biased to 38% of  $V_{CC}$  with an impedance of approximately 125k $\Omega$ .

### **Pin Description**

PI	N		
MAX690/ MAX692/ MAX694	MAX691/ MAX693/ MAX695	NAME	FUNCTION
2	3	V <sub>CC</sub>	The +5V Input
8	1	$V_{BATT}$	Backup Battery Input. Connect to Ground if a backup battery is not used.
1	2	V <sub>OUT</sub>	The higher of $V_{CC}$ or $V_{BATT}$ is internally switched to $V_{OUT}$ . Connect $V_{OUT}$ to $V_{CC}$ if $V_{OUT}$ and $V_{BATT}$ are not used. Connect a 0.1µF or larger bypass capacitor to $V_{OUT}$ .
3	4	GND	0V Ground Reference for All Signals
7	15	RESET	
6	11	WDI	Watchdog Input (WDI). WDI is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The Watchdog Timer is disabled when WDI is left floating or is driven to mid-supply. The timer resets with each transition at the Watchdog Timer input.
4	9	PFI	Noninverting Input to the Power-Fail Comparator. When PFI is less than 1.3V, PFO goes low. Connect PFI to GND or V <sub>OUT</sub> when not used. See Figure 1.

# Pin Description (continued)

PI	PIN		
MAX690/ MAX692/ MAX694	MAX691/ MAX693/ MAX695	NAME	FUNCTION
5	10	PFO	Output of the Power-Fail Comparator. It goes low when PFI is less than 1.3V. The comparator is turned off and PFO goes low when V <sub>CC</sub> is below V <sub>BATT</sub> .
_	13	CE IN	CE Gating Circuit Input. Connect to GND or V <sub>OUT</sub> if not used.
_	12	CE OUT	$\overline{\text{CE}}$ OUT goes low only when $\overline{\text{CE}}$ IN is low and V <sub>CC</sub> is above the reset threshold (4.65V for MAX691 and MAX695, 4.4V for MAX693). See Figure 6.
_	5	BATT ON	BATT ON goes high when $V_{OUT}$ is internally switched to the $V_{BATT}$ input. It goes low when $V_{OUT}$ is internally switched to $V_{CC}$ . The output typically sinks 25mA and can directly drive the base of an external PNP transistor to increase the output current above the 50mA rating of $V_{OUT}$ .
_	6	LOW LINE	$\overline{\text{LOW LINE}}$ goes low when V <sub>CC</sub> falls below the reset threshold. It returns high as soon as V <sub>CC</sub> rises above the reset threshold. See Figure 6, Reset Timing.
_	16	RESET	Active-High Output. It is the inverse of RESET.
_	8	OSC SEL	When OSC SEL is unconnected or driven high, the internal oscillator sets the reset time delay and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3µA internal pullup. See Table 1.
_	7	OSC IN	When OSC SEL is low, OSC IN can be driven by an external clock to adjust both the reset delay and the watchdog timeout period. The timing can also be adjusted by connecting and external oscillator to this pin. See Figure 8. When OSC SEL is high or floating, OSC IN selects between fast and slow Watchdog timeout periods.
_	14	WDO	The Watchdog Output (\overline{WDO}). \overline{WDO} goes low if WDI remains either high or low for longer than the watchdog timeout period. \overline{WDO} is set high by the next transition at WDI. If WDI is unconnected or at mid-supply, \overline{WDO} remains high. \overline{WDO} also goes high when \overline{LOW} \overline{LINE} goes low.

#### **Typical Applications**

#### MAX691, MAX693, and MAX695

A typical connection for the MAX691/693/695 is shown in Figure 1. CMOS RAM is powered from V<sub>OUT</sub>. V<sub>OUT</sub> is internally connected to V<sub>CC</sub> when 5V power is present, or to V<sub>BATT</sub> when V<sub>CC</sub> is less than the battery voltage. V<sub>OUT</sub> can supply 50mA from V<sub>CC</sub>, but if more current is required, an external PNP transistor can be added. When V<sub>CC</sub> is higher than V<sub>BATT</sub>, the BATT ON output goes low, providing 25mA of base drive for the external transistor. When V<sub>CC</sub> is lower than V<sub>BATT</sub>, an internal 200 $\Omega$  MOSFET connects the backup battery to V<sub>OUT</sub>. The quiescent current in the battery backup mode is 1 $\mu$ A maximum when V<sub>CC</sub> is between 0V and V<sub>BATT</sub>-700mV.

#### **Reset Output**

A voltage detector monitors V<sub>CC</sub> and generates a RESET output to hold the microprocessor's Reset line low when V<sub>CC</sub> is below 4.65V (4.4V for MAX693). An internal monostable holds RESET low for 50ms\* after V<sub>CC</sub> rises above 4.65V (4.4V for MAX693). This prevents repeated toggling of RESET even if the 5V power drops out and recovers with each power line cycle.

The crystal oscillator normally used to generate the clock for microprocessors takes several milliseconds to start. Since most microprocessors need several clock cycles to reset, RESET must be held low until the microprocessor clock oscillator has started. The MAX690 family

power-up RESET pulse lasts 50ms\* to allow for this oscillator start-up time. The manual reset switch and the 0.1µF capacitor connected to the reset bus can be omitted if manual reset is not needed. An inverted, active high, RESET output is also supplied.

#### **Power-Fail Detector**

The MAX691/93/95 issues a nonmaskable interrupt (NMI) to the microprocessor when a power failure occurs. The +5V power line is monitored via two external resistors connected to the power-fail input (PFI). When the voltage at PFI falls below 1.3V, the power-fail output ( $\overline{\text{PFO}}$ ) drives the processor's NMI input low. If a power-fail threshold of 4.8V is chosen, the microprocessor will have the time when V<sub>CC</sub> fails from 4.8V to 4.65V to save data into RAM. An earlier power-fail warning can be generated if the unregulated DC input of the 5V regulator is available for monitoring.

#### **RAM Write Protection**

The MAX691/MAX693/MAX695  $\overline{\text{CE}}$  OUT line drives the  $\overline{\text{Chip}}$  Select inputs of the CMOS RAM.  $\overline{\text{CE}}$  OUT follows  $\overline{\text{CE}}$  IN as long as  $V_{CC}$  is above the 4.65V (4.4V for MAX693) reset threshold. If  $V_{CC}$  falls below the reset threshold,  $\overline{\text{CE}}$  OUT goes high, independent of the logic level at  $\overline{\text{CE}}$  IN. This prevents the microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts, and momentary power interruptions. The  $\overline{\text{LOW}}$   $\overline{\text{LINE}}$  output goes low when  $V_{CC}$  falls below 4.65V (4.4V for MAX693).






Figure 1. MAX691/693/695 Typical Application

Maxim Integrated 6

#### **Watchdog Timer**

The microprocessor drives the WATCHDOG INPUT (WDI) with an I/O line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6s to verify proper software execution. If a hardware or software failure occurs such that WDI not toggled the MAX691/MAX693 will issue a 50ms\* RESET pulse after 1.6s. This typically restarts the microprocessor's power-up routine. A new RESET pulse is issued every 1.6s until the WDI is again strobed.

The WATCHDOG OUTPUT (WDO) goes low if the watchdog timer is not serviced within its timeout period. Once WDO goes low it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected. OSC IN and OSC SEL also allow other watchdog timing options, as shown in Table 1 and Figure 8.

#### MAX690, MAX692, and MAX694

The 8 pin MAX690, MAX692, and MAX694 have most of the features of the MAX691, MAX693, and MAX695. Figure 2 shows the MAX690/MAX692/MAX694 in a typical

\*200ms for MAX695

application. Operation is much the same as with the MAX691/MAX693/MAX695 (Figure 1), but in this case, the power- fail input (PFI) monitors the unregulated input to the 7805 regulator. The MAX690/MAX694  $\overline{\text{RESET}}$  output goes low when VCC falls below 4.65V. The  $\overline{\text{RESET}}$  output of the MAX692 goes low when VCC drops below 4.4V.

The current consumption of the battery-backed-up power bus must be less than 50mA. The MAX690/MAX692/MAX694 does not have a BATT ON output to drive an external transistor. The MAX690/MAX692/MAX694 also does not include chip enable gating circuitry that is available on the MAX690/MAX692/MAX694. In many systems though,  $\overline{\text{CE}}$  gating is not needed since a low input to the microprocessor  $\overline{\text{RESET}}$  line prevents the processor from writing to RAM during power-up and power-down transients.

The MAX690/MAX692/MAX694 watchdog timer has a fixed 1.6s timeout period. If WDI remains either low or high for more than 1.6s, a RESET pulse is sent to the microprocessor. The watchdog timer is disabled if WDI is left unconnected.




Figure 2. MAX690/692/694 Typical Application

#### **Detailed Description**

#### Battery-Switchover and Vout

The battery switchover circuit compares  $V_{CC}$  to the  $V_{BATT}$  input, and connects  $V_{OUT}$  to whichever is higher. Switchover occurs when  $V_{CC}$  is 50mV greater than  $V_{BATT}$  as  $V_{CC}$  falls, and  $V_{CC}$  is 70mV more than  $V_{BATT}$  as  $V_{CC}$  rises (see Figure 4). The switchover comparator has 20mV of hysteresis to prevent repeated, rapid switching if  $V_{CC}$  falls very slowly or remains nearly equal to the battery voltage.

When  $V_{CC}$  is higher than  $V_{BATT}$ ,  $V_{CC}$  is internally switched to  $V_{OUT}$  via a low saturation PNP transistor.  $V_{OUT}$  has 50mA output current capability. Use an external PNP pass transistor in parallel with internal transistor if the output current requirement at  $V_{OUT}$  exceeds 50mA or if a lower  $V_{CC}$ - $V_{OUT}$  voltage differential is desired. The BATT ON output (MAX691/MAX693/MAX695 only) can directly drive the base of the external transistor.

It should be noted that the MAX690–MAX695 need only supply the average current drawn by the CMOS RAM if there is adequate filtering. Many RAM data sheets specify a 75mA maximum supply current, but this peak current spike lasts only 100ns. A  $0.1\mu F$  bypass capacitor at  $V_{OUT}$  supplies the high instantaneous current, while  $V_{OUT}$  need only supply the average load current, which is much less. A capacitance of  $0.1\mu F$  or greater must be connected to the  $V_{OUT}$  terminal to ensure stability.

A  $200\Omega$  MOSFET connects V<sub>BATT</sub> input to V<sub>OUT</sub> during battery backup. This MOSFET has very low input-to-output differential (dropout voltage) at the low current

levels required for battery backup of CMOS RAM or other low power CMOS circuitry. When  $V_{CC}$  equals  $V_{BATT}$  the supply current is typically 12 $\mu$ A. When  $V_{CC}$  is between 0V and ( $V_{BATT}$  - 700mV) the typical supply current is only 600nA typical, 1 $\mu$ A maximum.

The MAX690/MAX691/MAX694/MAX695 operate with battery voltages from 2.0V to 4.25V while MAX692/MAX693 operate with battery voltages from 2.0V to 4.0V. High value capacitors can also be used for short-term memory backup. External circuitry is required to ensure that the capacitor voltage does not rise above the reset threshold, and that the charging resistor does not discharge the capacitor when in backup mode. The MAX691A and the MAX791 provide solutions requiring fewer external components.

A small charging current of typically 10nA (0.1 $\mu$ A max) flows out of the V<sub>BATT</sub> terminal. This current varies with the amount of current that is drawn from V<sub>OUT</sub> but its polarity is such that the backup battery is always slightly charged, and is never discharged while V<sub>CC</sub> is in its operating voltage range. This extends the shelf life of the backup battery by compensating for its self-discharge current. Also note that this current poses no problem when lithium batteries are used for backup since the maximum charging current (0.1 $\mu$ A) is safe for even the smallest lithium cells.

If the battery-switchover section is not used, connect  $V_{BATT}$  to GND and connect  $V_{OUT}$  to  $V_{CC}$ . Table 2 shows the state of the inputs and output in the low power battery backup mode.




Figure 3. MAX691/MAX693/MAX695 Block Diagram




Figure 4. Battery-Switchover Block Diagram

#### **Reset Output**

RESET is an active-low output which goes low whenever V<sub>CC</sub> falls below 4.5V (MAX690/MAX691/MAX694/ MAX695) or 4.25V (MAX692/MAX693). It will remain low until V<sub>CC</sub> rises above 4.75V (MAX690/691/694/695) or 4.5V (MAX692/MAX693) for milliseconds\*. See Figures 5 and 6.

The guaranteed minimum and maximum thresholds of MAX690/MAX691/MAX694/MAX695 are 4.5V and 4.75V, while the guaranteed thresholds of the MAX692/MAX693 are 4.25V and 4.5V. The MAX690/MAX691/MAX694/ MAX695 is compatible with 5V supplies with a +10%, -5% tolerance while the MAX692/MAX693 is compatible with 5V ±10% supplies. The reset threshold comparator has approximately 50mV of hysteresis, with a nominal threshold of 4.65V in the MAX690/MAX691/MAX694/MAX695, and 4.4V in the MAX692/MAX693.

The response time of the reset voltage comparator is about 100µs. V<sub>CC</sub> should be bypassed to ensure that glitches do not activate the RESET output.

RESET also goes low if the watchdog timer is enabled and WDI remains either high or low longer than the watchdog timeout period. RESET has an internal 3µA pullup, and can either connect to and open collector Reset bus or directly drive a CMOS gate without and external pullup resistor.

\*200ms for MAX694 and MAX695

#### **CE** Gating and RAM Write Protection

The MAX691/MAX693/MAX695 use two pins to control the Chip Enable or Write inputs of CMOS RAMs. When V<sub>CC</sub> is +5V, <del>CE</del> OUT is a buffered replica of <del>CE</del> IN, with a 50ns propagation delay. If V<sub>CC</sub> input falls below 4.65V (4.5V min, 4.75V max) an internal gate forces CE OUT high, independent of  $\overline{\text{CE}}$  IN. The MAX693  $\overline{\text{CE}}$  OUT goes high whenever V<sub>CC</sub> is below 4.4V (4.25V min, 4.5V max). The CE output of both devices is also forced high when V<sub>CC</sub> is less than V<sub>BATT</sub>. (See Figure 5.)

CE OUT typically drives the CE, CS, or Write input of battery backed up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when V<sub>CC</sub> is at and invalid level. Similar protection of EEPROMs can be achieved by using the CE OUT to drive the Store or Write inputs of an EEPROM, EAROM, or NOVRAM.

If the 50ns typical propagation delay of CE OUT is too long, connect CE IN to GND and use the resulting CE OUT to control a high speed external logic gate. A second alternative is to AND the LOW LINE output with the CE or WR signal. An external logic gate and the RESET output of the MAX690/MAX692/MAX694 can also be used for CMOS RAM write protection.

Maxim Integrated 9




Figure 5. Reset Block Diagram




Figure 6. Reset Timing

#### 1.3V Comparator and Power-Fail Warning

The power-fail input (PFI) is compared to an internal 1.3V reference. The power-fail output (PFO) goes low when the voltage at PFI is less than 1.3V. Typically, PFI is driven by an external voltage divider which senses either the unregulated DC input to the system's 5V regulator or the regulated 5V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.3V several milliseconds before the +5V supply falls below 4.75V. PFO is normally used to interrupt the microprocessor so that data can be stored in RAM before V<sub>CC</sub> falls below 4.75V and the RESET output goes low (4.5V for MAX692/ MAX693).

The power-fail detector can also monitor the backup battery to warn of a low battery condition. To conserve battery power, the power-fail detector comparator is turned off and PFO is forced when V<sub>CC</sub> is lower than V<sub>BATT</sub> input voltage.

#### Watchdog Timer and Oscillator

The watchdog circuit monitors the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the selected timeout period, a 50ms\* RESET pulse is generated. Since many systems cannot service the watchdog timer immediately after a reset, the MAX691/MAX693/MAX695 has a longer timeout period after reset is issued. The normal timeout period becomes effective following the first transition of WDI after RESET has gone high. The watchdog timer is restarted

at the end of reset, whether the reset was caused by lack of activity on WDI or by V<sub>CC</sub> falling below the reset threshold. If WDI remains either high or low, reset pulses will be issued every 1.6s. The watchdog monitor can be deactivated by floating the watchdog input (WDI).

The watchdog output (WDO, MAX691/MAX693/MAX695 only) goes low if the watchdog timer times out and remains low until set high by the next transition on the watchdog input. WDO is also set high when VCC goes below the reset threshold.

The watchdog timeout period is fixed at 1.6s and the reset pulse width is fixed at 50ms\* on the 8-pin MAX690/ MAX692/MAX694. The MAX691/MAX693/MAX695 allow these times to be adjusted per Table 1. Figures 8 shows various oscillator configurations.

The internal oscillator is enabled when OSC SEL is floating. In this mode, OSC IN selects between the 1.6s and 100ms watchdog timeout periods. In either case, immediately after a reset the timeout period 1.6s. This gives the microprocessors time to reintialize the system. If OSC IN is low, then the 100ms watchdog period becomes effective after the first transition of WDI. The software should be written such that the I/O port driving WDI is left in its power-up reset state until the initialization routines are completed and the microprocessor is able to toggle WDI at the minimum watchdog timeout period of 70ms.

\*200ms for MAX694




Figure 7. Watchdog Timer Block Diagram

Maxim Integrated | 11 www.maximintegrated.com




Figure 8. Oscillator Circuits

Table 1. MAX691/MAX693/MAX695 Reset Pulse Width and Watchdog Timeout Selections

OSC SEL		WATCHDOG TIM	MEOUT PERIOD	RESET TIMEOUT PERIOD		
	OSC IN	NORMAL	IMMEDIATELY AFTER REST	MAX691/MAX693	MAX695	
Low	External Clock Input	1024 clks	4096 clks	512 clks	2048 clks	
Low	External Capacitor	400ms/47pF x C	1.6s/47pF x C	200ms/47pF x C	800ms/47pF x C	
Floating	Low	100ms	1.6s	50ms	200ms	
Floating	Floating	1.6s	1.6s	50ms	200ms	

Note 1: The MAX690/MAX692/MAX694 watchdog timeout period is fixed at 1.6s nominal, the MAX690/692 reset pulse width is fixed at 50ms nominal and the MAX694 is 200ms nominal.

Note 2: When the MAX691 OSC SEL pin is low, OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND. The nominal internal oscillator frequency is 6.55kHz. The nominal oscillator frequency with capacitor is:

$$f_{OSC}(Hz) = \frac{120,000}{C(pF)}$$

Note 3: See Electrical Characteristics table for minimum and maximum timing values.

#### **Application Hints**

#### Other Uses of the Power-Fail Detector

In Figure 9, the power-fail detector is used to initiate a system reset when  $V_{CC}$  falls to 4.85V. Since the threshold of the power-fail detector is not as accurate as the onboard reset-voltage detector, a trimpot must be used to adjust the voltage detection threshold. Both the  $\overline{PFO}$  and  $\overline{RESET}$  outputs have high sink current capability and only 10µA of source current drive. This allows the two outputs to be connected directly to each other in a wired OR fashion.

The overvoltage detector circuit in Figure 10 resets the microprocessor whenever the nominal 5V  $V_{CC}$  is above 5.5V. The battery monitor circuit (Figure 11) shows the status of the memory backup battery. If desired, the  $\overline{CE}$  OUT can be used to apply a test load to the battery. Since  $\overline{CE}$  OUT is forced high during the battery backup mode, the test load will not be applied to the battery while it is in use even if the microprocessor is not powered.

# Adding Hysteresis to the Power Fail Comparator

Since the power fail comparator circuit is noninverting, hysteresis can be added by connecting a resistor between the  $\overline{PFO}$  output and the PFI input as shown in Figure 12. When  $\overline{PFO}$  is low, resistor R3 sinks current from the summing junction at the PFI pin. When  $\overline{PFO}$  is high, the series combination of R3 and R4 source current into the PFI summing junction.

#### **Alternate Watchdog Input Drive Circuits**

The Watchdog feature can be enabled and disabled under program control by driving WDI with a three-state buffer (Figure 13). The drawback to this circuit is that a software fault may be erroneously three-state the buffer, thereby preventing the MAX690 from detecting that the microprocessor is no longer working. In most cases a better method is to extend the watchdog period rather than disabling the watchdog. See Figure 14. When the control input is high, the OSC SEL pin is low and the watchdog timeout is set by the external capacitor. A 0.01µF capacitor sets a watchdog timeout delay of 100s. When the control input is low the OSC SEL pin is high, selecting the internal oscillator. The 100ms or the 1.6s period is chosen, depending on which diode in Figure 14 is used.




Figure 9. Externally Adjustable V<sub>CC</sub> Reset Threshold




Figure 10. Reset on Overvoltage or Undervoltage




Figure 11. Backup VBattery Monitor with Optional Test Load




Figure 12. Adding Hysteresis to the Power-Fail Voltage Comparator




Figure 13. Disabling the Watchdog Under Program Control




Figure 14. Selecting Internal or External Watchdog Timeout

Table 2. Input and Output Status In Battery Backup Mode

V V	Volume is connected to Volume via internal MOSEET
V <sub>BATT</sub> , V <sub>OUT</sub>	V <sub>BATT</sub> is connected to V <sub>OUT</sub> via internal MOSFET.
RESET	Logic-low
RESET	Logic-high. The open circuit output voltage is equal to V <sub>OUT</sub> .
LOW LINE	Logic-low
BATT ON	Logic-high
WDI	WDI is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and V <sub>OUT</sub> . The input voltage does not affect the source current.
WDO	Logic-high
PFI	The power-fail comparator is turned off and the power-fail input voltage has no effect on the power-fail output.
PFO	Logic-low
CE IN	CE IN is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and V <sub>OUT</sub> . The input voltage does not affect the source current.
CE OUT	Logic-high
OSC IN	OSC IN is ignored.
OSC SEL	OSC SEL is ignored.
V <sub>CC</sub>	Approximately 12 $\mu$ A is drawn from the V <sub>BATT</sub> input when V <sub>CC</sub> is between V <sub>BATT</sub> +100mV and V <sub>BATT</sub> - 700mV. The supply current is 1 $\mu$ A maximum when V <sub>CC</sub> is less than V <sub>BATT</sub> - 700mV.

#### SN54122, SN54123, SN54130, SN54LS122, SN54LS123, SN74122, SN74123, SN74130, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- '122 and 'LS122 Have Internal Timing Resistors


#### description

These d-c triggered multivibrators feature output pulse-duration control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The '122 and 'LS122 have internal timing resistors that allow the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse duration may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.

The 'LS122 and 'LS123 are provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

The Rint in nominal 10 k $\Omega$  for '122 and 'LS122.


SN54122, SN54LS122...J OR W PACKAGE SN74122...N PACKAGE SN74LS122...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)




NOTES: 1. An external timing capacitor may be connected between C<sub>ext</sub> and Re<sub>xt</sub>/C<sub>ext</sub> (positive).

- To use the internal timing resistor of '122 or 'LS122, connect Rint to VCC.
- For improved pulse duration accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/Ce<sub>xt</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circuited.
- To obtain variable pulse durations, connect an external variable resistance between R<sub>int</sub> or R<sub>ext</sub>/C<sub>ext</sub> and VCC.


SN54123, SN54130, SN54LS123... J OR W PACKAGE SN74123, SN74130... N PACKAGE SN74LS123... D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS122 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS123 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)




NC - No internal connection

# SN54122, SN54123, SN54130, SN54LS122, SN54LS123, SN74122, SN74123, SN74130, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### description (continued)



NOTE: Retrigger pulses starting before 0.22 C<sub>ext</sub> (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output duration will remain unchanged.

FIGURE 1-TYPICAL INPUT/OUTPUT PULSES

'122, 'LS122 FUNCTION TABLE

INPUTS				OUT	PUTS	
CLEAR	A1	A2	<b>B1</b>	<b>B2</b>	Q	ā
L	Х	X	X	×	L	н
X	Н	н	X	×	L†	н†
×	х	X	L	X	L†	нŤ
×	Х	X	X	L	LŤ	нŤ
н	L	X	1	н	Л	U
н	L.	X	Н	1	Л	V
н	х	L	1	н	л	v
н	х	L	Н	†	Л	U
н	Н	ļ	Н	н	Л	r
н	1	Ţ	н	н	J	ъ
н	1	Н	H	Н	Л	T
1	L	X	Н	н	~	T
1	×	L	Н	н	7	T

'123, '130, 'LS123 FUNCTION TABLE

INPL	OUT	PUTS		
CLEAR	A	В	a	ā
L	X	X	L	Н
×	Н	X	L†	нŤ
×	Х	L	L†	нŤ
н	L	1	Л	U
н	1	Н	Л	T
1	L	H	7	v

See explanation of function tables on page


<sup>†</sup> These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.


# SN54122, SN54123, SN54130, SN54LS122, SN54LS123, SN74122, SN74123, SN74130, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

DLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### logic diagram (positive logic)

# c) logic symbol<sup>†</sup>







 $R_{\mbox{\scriptsize int}}$  is nominally 10  $k\Omega$  for '122 and 'LS122

#### logic diagram (positive logic) (each multivibrator)

'123, '130, 'LS123



#### logic symbol†




Pin numbers shown are for D, J, N, and W packages.

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### schematics of inputs and outputs

'122, '123, '130 CIRCUITS



'LS122, 'LS123 CIRCUITS



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	,
Input voltage: '122, '123, '130	
(1.51.2.2.4.1.51.2.2.4.1.5.5.5.V	1
'LS122, 'LS123	1
Operating free-air temperature range: SN54'	•
SN74'	•
Storage temperature range65°C to 150°C	:

NOTE 1: Voltage values are with respect to network ground terminal.

#### SN54122, SN54123, SN54130, SN74122, SN74123, SN74130 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### TYPICAL APPLICATION DATA FOR '122, '123, '130

For pulse durations when  $C_{\text{ext}} \leq 1000 \text{ pF}$ , see Figure 4.

The output pulse duration is primarily a function of the external capacitor and resistor. For  $C_{\text{ext}} > 1000 \text{ pF}$ , the output pulse duration  $(t_{\text{w}})$  is defined as:

$$t_{W} = K \cdot R_{T} \cdot C_{ext} \left( 1 + \frac{0.7}{R_{T}} \right)$$

where

K is 0.32 for '122, 0.28 for '123 and '130

 $R_{\mbox{\scriptsize T}}$  is in  $k\Omega$  (internal or external timing resistance.)


Cext is in pF

tw is in ns

To prevent reverse voltage across  $C_{\text{ext}}$ , it is recommended that the method shown in Figure 2 be employed when using electrolytic capacitors and in applications utilizing the clear function. In all applications using the diode, the pulse duration is:


$$t_{W} = K_{D} \cdot R_{T} \cdot C_{ext} \left( 1 + \frac{0.7}{R_{T}} \right)$$

 $K_D$  is 0.28 for '122, 0.25 for '123 and '130  $\,$ 




TIMING COMPONENT CONNECTIONS WHEN C<sub>ext</sub> > 1000 pF AND CLEAR IS USED FIGURE 2

Applications requiring more precise pulse durations (up to 28 seconds) and not requiring the clear feature can best be satisfied with the '121.



TIMING COMPONENT CONNECTIONS FIGURE 3

# TYPICAL OUTPUT PULSE DURATION vs EXTERNAL TIMING CAPACITANCE



<sup>†</sup>These values of resistance exceed the maximum recommended for use over the full temperature range of the SN54' circuits.

#### SN54LS122, SN54LS123, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123

The basic output pulse duration is essentially determined by the values of external capacitance and timing resistance. For pulse durations when  $C_{\text{ext}} \leq 1000$  pF, use Figure 6, or use Figure 7 where the pulse duration may be defined as:


When  $C_{\text{ext}} \ge 1 \, \mu\text{F}$ , the output pulse width is defined as:

$$t_W = 0.33 \cdot R_T \cdot C_{ext}$$

For the above two equations, as applicable;


K is multiplier factor, see Figure 7  $R_T$  is in  $k\Omega$  (internal or external timing resistance)  $C_{\mbox{ext}}$  is in pF  $t_{\mbox{W}}$  is in ns

For maximum noise immunity, system ground should be applied to the  $C_{\text{ext}}$  node, even though the  $C_{\text{ext}}$  node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS122 and 'LS123, a switching diode is not required to prevent reverse biasing when using electolytic capacitors.



TIMING COMPONENT CONNECTIONS
FIGURE 5

# 'LS122, 'LS123 TYPICAL OUTPUT PULSE DURATION vs EXTERNAL TIMING CAPACITANCE



<sup>&</sup>lt;sup>†</sup>This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.

#### FIGURE 6

#### SN54LS122, SN54LS123, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123†





FIGURE 7



# DISTRIBUTION OF UNITS vs OUTPUT PULSE DURATION




FIGURE 8

# VARIATION IN OUTPUT PULSE DURATION vs FREE-AIR TEMPERATURE




FIGURE 10

NOTE 14: For the 'LS122, the internal timing resistor, R<sub>int</sub> was used. For the 'LS122/123, an external timing resistor was used for R<sub>T</sub>.

†Data for temperatures below 0°C and above 70°C and for suply voltages below 4.75 V and above 5.25 V are applicable for SN54LS122 and SN54LS123 only.