Enhanced Altair Multi Boot Loader User's Guide

Revision History

Revision	Date	Author	Notes
1.00	1 SEP 2013	M. Eberhard	Created from disassembled TURMON
1.01	1 SEP 2013	M. Eberhard	Replace HSR support with 88-2SIO 2nd port support
1.02	3 SEP 2013	M. Eberhard	Parallel port read during initialization, to clear OP-80
1.03	9 SEP 2013	M. Eberhard	Don't skip checksum loader if leader character is 0. Also, change name from MBLme to MBLe
1.04	12 MAR 2014	M. Eberhard	Check for RAM end before initializing I/O ports, so that incoming echo transmission will complete
1.05	5 JUN 2014	M. Eberhard	Ignore Sense Switch All
2.00	12 AUG 2014	M. Eberhard	Turnkey Module compatibility: Relocate most code to RAM and execute from there.
2.01	24 AUG 2014	M. Eberhard	88-SYS-CLG compatibility: relocate ALL I/O instructions to RAM before executing any.
3.00	16 JAN 2016	M. Douglas	Make ROM code position independent, and speed up initialization

ABSTRACT

MBLe is an improved version of the Altair MBL PROM, a checksum loader for loading files that are "punched" in the Altair Binary Absolute Load Format. Most software distributed by MITS, such as Altair BASIC (on paper tape) ands Altair Cassette Tape BASIC, are "punched" in this format.

Files punched using MITS's TURNMON PROM (or the improved UBMON PROM) "D" command are punched in this format, as are files created by MAKEALT (which is a CP/M utility that converts .HEX files to Altair-compatible .TAP files).

CONTENTS

1.	MBLe IMPROVEMENTS	3
2.	INSTALLATION	4
3.	SUPPORTED DEVICES AND PORT ADDRESSES	4
5.	OPERATING PROCEDURES	6
6.	ERROR INDICATIONS	8
7.	8800b TURNKEY MODULE COMPATIBILITY	8
ΔDI	PENDIX A - SOURCE CODE LISTING	c

1. MBLe IMPROVEMENTS

MBLe works exactly the same as the Altair MBL PROM, except for the following changes:

1. Turnkey Module Compatibility

MITS's MBL PROM will not work with any of their Turnkey Modules except the oldest revision of these boards, without MITS's 88-SYS-CLG rework, because the Turnkey Module will disable the PROMs upon the first IN instruction from the sense switch port. (Some versions of the Turnkey Module will disable the PROMs upon <u>any</u> IN or OUT instruction. See Section 7.)

To fix this, MBLe relocates itself to the same 256-byte page of RAM where its stack is located, and runs from there - never executing any IN or OUT instructions while running in PROM. SO, unlike MITS's MBL PROM, MBLe works correctly will all Turnkey Module versions.

2. Position Independence

MBLe 3.0 and later PROMs will run from any 256-byte page of memory, except page 0.

3. High-Speed Serial Tape Reader Support

MBL's 88-HSR load device has been replaced with support for loading from the second port on the 88-2SIO. Thus, the front panel sense switch setting that was originally assigned to the 88-HSR (see below) now selects the 88-2SIO's second serial port as the load device. This makes it possible to load Altair BASIC and other files using a high-speed RS-232 tape reader connected to the 88-2SIO's second port, and still use the 88-PIO's first port for the Terminal.

4. OAE OP-80 Support

An initial read is performed from both the 88-PIO and the 88-4PIO Port 0, to clear data handshake latches in external devices such as the Oliver Audio Engineering OP-80 paper tape reader. This makes loading files (e.g. Altair BASIC) with the OP-80 work correctly.

5. MAKEALT and UBMON Punched File Support

Both MBL and MBLe skip over the checksum loader that is normally punched on an Altair BASIC tape between the tape leader and the actual file to be loaded. (MBL contains its own checksum loader that is independent of the particular file being loaded.) On a tape that does contain a checksum loader, the binary value of the leader character is also the length (in bytes) of the checksum loader. MBL and MBLe both use this leader value to count bytes as it skips over the checksum loader.

However, tapes that were punched using MAKEALT, or with older versions of UBMON "D" command, may not contain a checksum loader. Such tapes just has a long string of leader nulls before the file to

¹⁶ January 2016

MBLe - Enhanced Multi Boot Loader for the Altair 8800

Loads and runs an Altair 'Absolute Binary File' from input transfer port specified by the Sense Switch settings. Normally run in PROM at address OFEOOh. However, since version 3.00 the PROM is position independent and can run at most any 256 byte boundary.

Comments

Vers. Date Author 1.00 01Sep2013 M. Eberhard

Disassembled from MITS EPROMS

1.01 01Sep2013 M. Eberhard

Modified to support e.g. a fast reader on the 2SIO's 2nd port, instead of a MITS \mbox{HSR}

1.02 03Sep2013 M. Eberhard

initial read from parallel ports to clear latches (fixes the OP-80)

1.03 09Sep2013 M. Eberhard

fix for no checksum loader (see 7 below.)

1.04 12Mar2014 M. Eberhard Search for end of RAM before initializing ports, so the UART has time to finish echoing, upon entry

Ignore sense switch A11 (see 9 below)

2.00 11Aug2014 M. Eberhard

Major rewrite: copy to RAM and run from there, so it works with an 8800b Turnkey Module too

2.01 24Aug2014 M. Eberhard

Also move I/O port setup to RAM code, so that MBLe will work with older Turnkey modules, with just the 88-SYS-CLG rework (Which may disable PROM on any IN or OUT instruction). Also tidy up comments.

3.00 16Jan2016 M. Douglas Make the PROM position independent by making the RAM sizing and relocation routines position independent. Change the address relocation technique to free up the space required for the position independent code. Eliminate the two second start-up delay by sizing RAM with a page-by-page search instead of a byte-by-byte search.

Written to assemble with ASM by Digital Research.

Thanks to Geoff Harrison for his MBL disassembly, which I plagerized freely.

** Differences between MITS MBL and MBLe **

- 1) The code starts off by relocating itself to the highest page of RAM that is found, so that it will still work on a Turnkey Module that phantoms the PROMs upon a IN from port FFh (the Sense Switches), or any IN or OUT instruction (i.e. 88-SYS-CLG Turnkey Modules)
- 2) All HSR support is eliminated, including 88-4PIO Port 1
- initialization and code for starting the HSR transport.

 3) The second 88-2SIO port (port 1) is initialized.

 4) The 88-HSR entry in PTABLE is replaced with an entry for the 8-2SIO port 1. See sense switch table below.
- 5) PTABLE has an 8th entry, which is the same as the 7th (2SIO port 1). Testing for illegal sense switch setting is eliminated.

- 6) An initial read is performed for both the 88-PIO and the 88-4PIO Port 0, to clear data handshake latches in external devices such as the OP-80 paper tape reader
- 7) If the leader character is 0, then no checksum loader will be skipped.
- 8) The end-of-memory hunt to find the end of RAM occurs before the I/O ports get initialized, instead of afterwards. This gives time for the UART to finish transmitting the echo of e.g. the 'T' character, when entering MBLe from UBMON.
- 9) Sense switch All is ignored when getting the load device, rather than generating an I error. This allows All to be used for something else e.g. selecting a boot disk.

Program Notes

Since the 8800b Turnkey Module disables PROMS whenever an IN instruction accesses port FFh, this code cannot execute from PROM - at least not from the point where the Sense Switches are read onwards. Additionally, some versions of the Turnkey Module are broken, and will disable PROM when *any* IN instruction is executed. This means that MITS's MBL, as well as versions 1.xx of MBLe, will not work in a Turnkey Module.

MBLe 3.00 Strategy:

1) Search the memory space for the highest actual RAM, as MITS's MBL did. This page of memory will be used not only for the stack, but also for the relocated MBLe code.

2) Copy code into the high RAM page that was found in step 1. (This is called the RAM Execution Page.) The high byte of addresses are relocated to the RAM execution address as the bytes are copied.

3) Jump to the RAM code, and run from there - never to return to PROM.

The RAM page is laid out as follows:

* The high portion (From RAMPAG up to FFh) contains the relocated MBLe code

* Immediately below this is the stack, initialized to RAMPAG and growing downward. (Note that a PUSH decrements the

stack pointer before writing to the stack.)
The stack therefore has as much space as is occupied by the bit of code that executes from PROM: plenty of room.

Although this uses more memory in the highest page of RAM, it will behave the same as MITS's MBL, because both programs still abort with an "M" error if a Load Record attempts to write anywhere into the page that contains the stack.

An Altair 'Absolute Binary File' has 4 sections, which may be separated by any number of nulls. These sections are:

- 1) The Leader, which comprises 2 or more identical bytes, the value of which is the length of the Checksum Loader.
- 2) The Checksum Loader, which is a program that is normally used to load the subsequent sections
- 3) Zero or more Load Records, each structured as follows:
 Byte 0: Sync Byte = 3Ch (identifies a Load Record)
 Byte 1: NN = number of data bytes in record
 Byte 2: LL = Load address low byte
 Byte 3: HH = Load address high byte

Bytes 4-NN+3: NN data bytes to store at HHLL, NN>0
Page 2

Byte NN+4: CC = checksum of bytes 2 through NN+3

4) The Go Record, structured as follows

Byte 0: Sync Byte = 78H (identifies the Go Record)
Byte 1: LL = low byte of go address
Byte 2: HH = high byte of go address

Altair file Leaders and Checksum Loaders are specific to both the version of the particular software and the memory size. For example, the Checksum Loader for 4K Basic 3.2 is different than the Checksum Loader for 8K Basic 3.2. And both the Leader and Checksum Loader for 8K Basic 3.2 are different than those for 8K Basic 4.0.

MBL and MBLe are able to read any such Altair file by simply skipping over the Leader and Checksum Loader, and loading the Load and Go Records directly.

MBLe chooses its input port based on the front panel Sense Switches <2:0>, using the conventions set up in Basic 4.X, more or less.

```
bits 2:0
Device
                                 000b
88-2SIO Port A (2 stops)
88-2SIO Port A (2 stops)
                                 001b
88-SIO
                                 010b
88-ACR
                                 011b
88-4PIO
                                 100b
88-PIO
                                 101b
88-2SIO Port B (2 stops)
88-2SIO Port B (2 stops)
                                 110b
                                 111b
```

Prior to Basic 4.0, MITS used different Sense Switch settings to specify the console device. You can load an older tape with MBLe by setting the switches according to the above table and starting the load. After MBL has skipped over the Checksum Loader on the tape and has begun to load the Load Records (but before the load completes) change the Sense Switch settings as required by the earlier version of Basic (or other program) that you are loading.

8080 EQUATES

00CA = 00C2 =	JNZOP ;	EQU 	0С2H	;JZ OPCODE ;JNZ OPCODE	
	; ALTAIR ABSOLUTE BINARY FILE EQUATES				
003C = 0078 = 0055 = 000D =	ALTEOF ALTBNR	EQU EQU EQU EQU	78H	;PROGRAM LOAD RECORD ;EOF/GO ADDRESS RECORD ;BEGIN/PROGRAM NAME (NOT SUPPORTED) ;END-OF-NAME MARK (NOT SUPPORTED)	
	; ;SENSE SWITCH EQUATES				
00FF = 0007 =			0FFH 007Н	;FRONT PANEL SWITCH REGISTER ;LOAD DEVICE MASK <-ME (WAS 00FH)	
	, 88-2SIO EQUATES				
	;88-2SIO REGISTERS				

0010 = 10H S2CTLA EQU ;ACIA A CONTROL OUTPUT PORT Page 3

```
MBLE.PRN
0010 =
                                 10H
               S2STAA
                       EQU
                                         ;ACIA A STATUS INPUT PORT
0011 =
                       EQU
               S2TXDA
                                 11H
                                         ;ACIA A TX DATA REGISTER
0011 =
               S2RXDA
                        EQU
                                 11<sub>H</sub>
                                          ;ACIA A RX DATA REGISTER
0012 =
               S2CTLB
                        EQU
                                 12H
                                         ;ACIA B CONTROL OUTPUT PORT
0012 =
                                         ;ACIA B STATUS INPUT PORT
               S2STAB
                        EQU
                                 12H
                                 13H
                                         ACIA B TX DATA REGISTER
0013 =
               S2TXDB
                        EQU
0013 =
                                 13H
                                         ;ACIA B RX DATA REGISTER
               S2RXDB
                        EQU
                ;ACIA CONTROL REGISTER BITS
0001 =
                                                  ;COUNTER DIVIDE SEL 1
               S2DS1
                        EQU
                                 0000001B
                                                  ;COUNTER DIVIDE SEL 2
0002 =
                                 0000010B
               S2DS2
                        EQU
0004 =
               s2ws1
                        EQU
                                 00000100B
                                                  ; WORD SELECT 1
= 8000
                                 00001000В
                                                  ;WORD SELECT
               S2WS2
                        EQU
0010 =
               s2ws3
                                                  ;WORD SELECT 3
                                 00010000B
                        EQU
0020 =
               S2TC1
                        EQU
                                 00100000B
                                                  ;TX CONTROL 1
0040 =
               S2TC2
                        EOU
                                 01000000В
                                                  ;TX CONTROL 2
0080 =
               S2RIE
                        EQU
                                 1000000B
                                                  ;RX INT ENABLE
0003 =
                                 0000011B
               S2RST
                        EQU
                                                  ;MASTER RESET
                ;ACIA STATUS REGISTER BITS
0001 =
                                 0000001B
               S2RDF
                        EQU
                                                  ;RX DATA REG FULL
0002 =
               S2TDE
                        EQU
                                 0000010B
                                                  ;TX DATA REG EMPTY
0004 =
               S2DCD
                        EQU
                                 00000100B
                                                  ;DATA CARRIER DETECT
= 8000
                                 00001000B
                                                  ;CLEAR TO SEND
               S2CTS
                        EQU
0010 =
               S2FE
                        EQU
                                 00010000B
                                                  ;FRAMING ERROR
                                                  ;RX OVERRUN ERROR
0020 =
               S20RE
                        EQU
                                 00100000B
                                                  ; PARITY ERROR
0040 =
                                 01000000В
               S2PE
                        EQU
                                                  ;INTERRUPT REQUEST
= 0800
               S2IRQ
                        EQU
                                1000000B
                ;88-SIO EQUATES
                :88-SIO REGISTERS
0000 =
                                 00
               SIOCTL
                       EQU
                                                  ;CONTROL PORT
0000 =
                                                  ;STATUS
               SIOSTA
                       EQU
                                 00
0001 =
                                                  ;TRANSMIT DATA
               SIOTXD
                        EQU
                                 01
0001 =
                SIORXD
                        EQU
                                 01
                                                  ; RECEIVE DATA
                ;STATUS REGISTER BITS
                                 0000001B
0001 =
               SIOIDR
                       EQU
                                                  ; INPUT DEV RDY (RX BUF FULL)
0004 =
                                 00000100B
                                                  ; PARITY ERROR
               SIOPE
                        EQU
= 8000
                                 00001000B
                                                  ;FRAMING ERROR
               SIOFE
                        EQU
                                                  ;DATA OVERFLOW
0010 =
               SIODOV
                       EQU
                                 00010000В
0080 =
               SIOODR EQU
                                 1000000B
                                                  ;OUTPUT DEV RDY (TX BUF EMPTY)
                ;88-ACR (AUDIO CASSETTE RECORDER) EQUATES
                NOTE: THE ALTAIR 88-ACR IS BUILT AROUND AN ALTAIR 88-SIO
                :88-ACR REGISTERS
                                06
0006 =
               ACRCTL
                       EQU
                                                  ;CONTROL PORT
0006 =
                                                  ;STATUS
               ACRSTA
                       EQU
                                 06
0007 = 0007 =
               ACRTXD
                        EQU
                                 07
                                                  ;TRANSMIT DATA
               ACRRXD
                        EQU
                                 07
                                                  ; RECEUVE DATA
                ;STATUS REGISTER BITS
0001 =
               ACRIDR EQU
                                 0000001B
                                                  ; INPUT DEV RDY (RX BUF FULL)
0004 =
                                 00000100B
               ACRPE
                        EQU
                                                  ; PARITY ERROR
                                        Page 4
```

0008 = 0010 =	ACRFE EQU ACRDOV EOU	00010000R	;FRAMING ERROR		
0080 =	ACRODR EQU	10000000в	;OUTPUT DEV RDY (TX BUF EMPTY)		
	;88-4PIO EQUATES ;NOTE: THE 88-HSR USES PORT 1 OF THE 88-4PIO				
;;88-4PIO REGISTERS					
0020 = 0021 = 0022 = 0023 = 0024 = 0025 = 0026 = 0027 =	P4CA1 EQU P4DA1 FOU	20H 21H 22H 23H 24H 25H 26H 27H	;PORT 0 SECTION A CTRL/STATUS ;PORT 0 SECTION A DATA ;PORT 0 SECTION B CTRL/STATUS ;PORT 0 SECTION B DATA ;PORT 1 SECTION A CTRL/STATUS ;PORT 1 SECTION A DATA ;PORT 1 SECTION B CTRL/STATUS ;PORT 1 SECTION B DATA		
;CONTROL REGISTER BITS					
0001 = 0002 = 0004 = 0008 = 0010 = 0020 = 0040 = 0080 =	P4C2C5 EOU	UUUUUUUUU	;C1 CONTROL BIT 0 ;C1 CONTROL BIT 1 ;DATA DIRECTION REGISTER ;C2 CONTROL BIT 3 ;C2 CONTROL BIT 4 ;C2 CONTROL BIT 5 ;C2 INTERRUPT CONTROL BIT ;C1 INTERRUPT CONTROL BIT		
	;STATUS REGIS	TER BITS			
0080 = 0040 =	P4RDF EQU HSRRDF EQU	10000000В 01000000В	;RX DATA REG FULL ;RX DATA REG FULL for HSR		
	;;88-PIO EQUATES ;				
	;88-PIO REGISTERS				
0004 = 0004 = 0005 = 0005 =	PIOTXD EQU	04 04 05 05	;CONTROL PORT ;STATUS ;TRANSMIT DATA ;RECEIVE DATA		
	;STATUS REGIS	TER BITS			
0002 =	PIORDF EQU	00000010в	;RX DATA REG FULL		
	, SINGLE-BYTE ERROR MESSAGES				
0043 = 004D = 004F =	CERMSG equ MERMSG equ OERMSG equ	'M' ;memor	sum error y error rite error		
	; RELOCATION E	QUATES			
; ORG statement ; Run-time relocation of addresses is done by repla					

Run-time relocation of addresses is done by replacing any byte that matches the MSB of the ORG address with the MSB of the destination RAM address. This requires that the value of the ORG MSB never appears in the assembled code other than as the MSB of an address. FD00 works well for this.

Page 5

FD00 00FD = 0080 =	ADRMARK ed STACKO ed		OFD00h (\$ SHR 8) 80h	;address mark value ;page zero stack	
	; Start of	f Code			
FD00 F3	, di			;interrupts off during load	
	; ther	AM (pos n check t is no	ks byte C9 in ead	nt). Assumes page O exists, ch page until a page is found	
FD01 318000 FD04 21C900 FD07 E5 FD08 CD7E00	1> pı	xi xi ush all	sp,STACKO h,RET h STACKO-2	;setup a stack on page zero ;H=0, L=RET instruction ;RET at STACK0-2 ;puts addr of SZLOOP in stack RAM	
	; SZLOOP -	- check	c a byte in each	page until RAM not found	
FD0B 3B FD0C 3B	SZLOOP: do	cx cx	sp sp	;point SP to SZLOOP address ; in stack memory	
FD0D 24 FD0E 7E FD0F 47 FD10 2F FD11 77 FD12 BE FD13 70 FD14 C8	mc mc Cn mc Cn mc	nr dov dov ma dov mp dov	h a,m b,a m,a m,b ;jz SZLOOP	;move to next 256 byte page ;read from address in hl ;save original value in b ;form and write inverted value ;read and compare ;restore original value	
	; Move PROM image to high RAM (position independent). ; On entry, HL is within the 1st page AFTER the end of ; RAM. At the current stack pointer is the address of ; SZLOOP from the RAM sizing loop above.				
FD15 C1 FD16 0E2C	pc m\	op Ivi	b c,NOTREL AND Of	;BC->SZLOOP in PROM fH ;BC->NOTREL in PROM	
FD18 25 FD19 EB FD1A 1E23	xc	cr chg vi	h e,MOVELP AND Of	;point HL inside last page of RAM ;form RAM destination in DE fH ;DE->MOVELP in RAM	
FD1C 21E1E9 FD1F E5 FD20 CD7C00	рι	xi ush all	h,0E9E1h h STACKO-4	;H=PCHL,L=POP H ;POP H, PCHL at STACK-4, STACK-3 ;PROM MOVELP in stack mem and HL	
	; Move code from PROM to RAM. If a byte matches the MSB of the ; assembled ORG address (i.e., it is an address MSB), then ; it is replaced with the destination RAM MSB.				
FD23 3B FD24 3B	MOVELP: do	cx cx	sp sp	;point SP to MLOOP address ; in stack memory	
FD25 7E	mc	IOV	a,m	;Get next EPROM byte	
FD26 FEFD	cp	pi	ADRMARK Page 6	;relocatable address byte?	

```
MBLE.PRN
 FD28 C5
                            push
                                                        ;put jump address on stack
 FD29 C0
                                     ;jnz NOTREL
                            rnz
                                                        ;remove unused jump address;a=MSB of code image in RAM
 FD2A C1
                            pop
 FD2B 7A
                            mov
                                     a,d
 FD2C 12
                  NOTREL: stax
                                     d
                                                        ;move byte to RAM
                            inr
                                                        ;bump pointers
 FD2D 1C
                                     e
 FD2E 2C
                            inr
 FD2F C0
                                     ;jnz MOVELP
                                                       copy to end of 256 byte page
                            rnz
                  ; code image has been copied to high RAM and addresses relocated.
Init
                       the stack pointer just below the code, then jump to the code.
 FD30 62
                                                        ;HL and DE in RAM execution page
                            mov
                                                                 ;HL->entry address in RAM
 FD31 2E35
                           mvi
                                     1.RAMCOD AND Offh
                                                        ;stack grows down from start
 FD33 F9
                            sphl
 FD34 E9
                            pchl
                                                        ; jump to start
                                                         _____
                    RAM Execution Code
                    All of the following code gets copied into the RAM Execution Page (which is the highest page of RAM that was discovered
                    during initialization).
                    On Entry:
                        d = h = RAM Execution Page
                    Delay 1/10s to allow time for a 110 baud character to finish
                        transmission. A character may have been typed in a monitor (e.g., UBMON) just prior to entering MBL. The RAM size and copy loops above provide a max delay of about 10ms.
                                                        ;1/10s, 24 cycle loop @2mhz
 FD35 018D20
                  RAMCOD: lxi
                                     b,8333
 FD38 OB
FD39 78
                                                        ;5
;5
                  DELAY:
                           dcx
                                     b
                           mov
                                     a,b
                                                        ;4
 FD3A B1
                            ora
                                     r
 FD3B C238FD
                            jnz
                                     DELAY
                    Reset all known load devices
                    Note that a bug in the 88-SYS-CLG rework to older Turnkey
                    Modules will cause any IN or OUT instruction to occasionally
                    cause the PROMs to become disabled. For this reason, this
                    initiaization is done after the code relocates to RAM.
                    On Entry:
                        a = 0
                        h = d = RAM Execution Page
                    On Exit:
                        h = d = RAM Execution Page
                   ;Make 4PIO 'A' channels inputs and 'B' channels outputs
 FD3E D320
                                     P4CA0
                                                        ;access 4PIO Port OA DDR
                            out
 FD40 D321
                            out
                                     P4DA0
                                                        ;set 4PIO Port OA as input
 FD42 D322
                                                        ;access 4PIO Port OB DDR
                                     P4CB0
                            out
 FD44 2F
                            cma
                                                        :OFFH
                                                        ;set 4PIO Port OB as output
 FD45 D323
                            out
                                     P4DB0
```

;Set up the other 3 4PIO ports all the same Page 7

```
FD47 3E2C
                                        ;bits 0,1: C1 input active low, int off
                       mvi
                                a,2cH
                                        ;bit 2: access data reg
                                         ;bits 3-5: C2 output handshake
FD49 D320
                        out
                                P4CA0
                                                 ;4PIO Port OA control
FD4B D322
                                P4CB0
                                                 ;4PIO Port OB control
                        out
                ;Send reset command to both 2SIO ports
FD4D 3E03
                                                 ;2SIO reset
                        mvi
                                a,S2RST
                                                 ;2SIO Port A
FD4F D310
                        out
                                S2CTLA
FD51 D312
                                S2CTLB
                                                 :2SIO Port B
                        out
                ;Set up both 2SIO ports: 8 data bits, 2 stop bits, no parity,
                   clock divide by 16
FD53 3E11
FD55 D310
                        m∨i
                                a,11H
                                                 ;8N2, /16
                        out
                                S2CTLA
                                                 ;2SIO Port 0 control
FD57 D312
                                S2CTLB
                                                 ;2SIO Port 1 control
                        out
                 Patch the GETBYT routine with the correct parameters for the
                 load port that is specified by Sense Switches 2:0
                 On Entry & Exit:
                     h = d = RAM Execution Page
                   _____
FD59 DBFF
                        in
                                SSWTCH
                                                         ;read sense switches
                                                         ;This also disables PROMS...
FD5B E607
                                                         bits specifies load device
                        ani
                                LDMASK
                                                         ;2 bytes/entry
;Look up in PTABLE
FD5D 87
                        add
FD5E C6ED
                                PTABLE and OFFh
                        adi
FD60 5F
                                                 ;de=PTABLE((SWITCHS) <2:0>)
                       mov
                                e,a
                        ldax
FD61 1A
FD62 2EE6
FD64 1F
FD65 77
                                1, (GBDP+1) and OFFH
                                                         ;Data port addr place
;move jnz flag int carry
                        mvi
                        rar
                                                         ;install data port addr
                        mov
                                m,a
FD66 2EDF
FD68 3D
                                1, (GBSP+1) and OFFh
                                                         ;Status port addr place
                        mvi
                                                         ;stat port = data port-1
                        dcr
FD69 77
                        mov
                                                         ;install stat port addr
                                m,a
FD6A 1C
                                                         ;next table entry is
                        inr
                                e
FD6B 1A
FD6C 2EE1
FD6E 77
                                                         ;..the status port mask
                        ldax
                                1, (GBMASK+1) and OFFh
                                                         ;status mask place
                        mvi
                        mov
                                m,a
                                                         ;install stat port mask
                                                         ;test jnz flag
;jnz right after mask
FD6F D275FD
                        jnc
inr
                                ITSJZ
FD72 2C
FD73 36C2
                                                         ;install jnz opcode
                        mvi
                                m, JNZOP
                 Flush external data latches for e.g. the OP-80
                 or flush garbage from UARTs
                 On Entry & Exit:
                     d = RAM Execution Page
FD75 CDE5FD
               ITSJZ: call
                               GFTNOW
                    ______
                ; Skip over leader - a sequence of identical bytes, the value
```

Page 8

```
MBLE.PRN
              ; of which is the length of the checksum loader. If the value
                is 0, then there is no loader to skip, so go get records.
                On Entry:
                   d = RAM Execution Page
                On exit:
                   c = checksum loader length
                   d = RAM Execution Page
                   The 1st byte of the checksum loader has already been read
FD78 CDDEFD
                      call
                             GETBYT
                                             ;get 1st byte
                                             ;number of bytes in loader
FD7B 4F
                      mov
                             c,a
                                             ;Null leader?
FD7C B7
                      ora
                              а
FD7D CA8FFD
                             RCHUNT
                                             ;y: skip leader
                      jΖ
FD80 CDDEFD
              LDSKIP: call
                             GETBYT
                                             ;get another byte
FD83 B9
                      cmp
FD84 CA80FD
                                             :loop until different
                             LDSKIP
                      jΖ
                Skip over checksum loader
                On Entry:
                   The 1st byte of the checksum loader has already been read
                   c=checksum loader length
                   d = RAM Execution Page
                On Exit:
                   d = RAM Execution Page
                   The checksum loader has been skipped
FD87 0D
                      dcr
                                             ;since we got a byte already
FD88 CDDEFD
              CLSKIP: call
                                             ;get a loader byte
                             GETBYT
FD8B 0D
                      dcr
FD8C C288FD
                              CLSKIP
                      jnz
                -----
                Main Record-Loading Loop
                Hunt for a sync character - either for another Load Record
                or for the Go Record. Ignore all else.
                On Entry:
                   c = 0
                   d = RAM Execution Page
                On jmp tp LDREC:
                   c = 0
                   d = RAM Execution Page
                   RCHUNT address is on the stack
                             n,a ;restore page address 1,RCHUNT and OFFh
FD8F 62
FD90 2E8F
              RCHUNT: mov
                      mvi
                                             ;create return address
FD92 E5
                      push
FD93 CDDEFD
                      call
                             GETBYT
                                             ;hunt for sync character
                                             ;load record sync byte?
FD96 FE3C
                             ALTPLR
                      cpi
FD98 CAA3FD
                                             ;Y: go load the record
                             LDREC
                      jΖ
                                             ;EOF record sync byte?;N: ignore
FD9B FE78
                      cpi
                             ALTEOF
FD9D C0
                      rnz
              ; Fall into GO record execution
              !-----
```

```
Go Record: Get the Go Address and go there
                  On Entry:
                     Go-Record sync byte has already been read
FD9E CDDAFD
                         call
                                  GETWRD
                                                   ;get a,l=address
FDA1 67
                                                   ;high byte
                         mov
                                 h,a
FDA2 E9
                         pchl
                                                   ;go there
                  Load Record: Read and store data from a Load Record
                  On Entry:
                     The Load Record sync byte has already been read
                      c = 0
                     d = RAM Execution Page
                     RCHUNT's address is on the stack
                  On Return (to RCHUNT):
                      c = 0
                     d = RAM Execution Page
                     A complete Load Record's data has been loaded into RAM
                                                   ;get record byte count
;c=0: initialize checksum
FDA3 CDDEFD
                LDREC:
                         call
                                  GETBYT
FDA6 41
                                 b,c
                         mov
FDA7 4F
                         mov
                                                   ;c counts data bytes
                                 c,a
FDA8 CDDAFD
                                                   ;get load address into a,l
                         call
                                 GETWRD
FDAB 67
                         mov
                                 h,a
                                                   ;h1 = record load address
                ;Loop to read c data bytes into memory at hl.
                :Make sure data won't overwrite RAM Execution Page.
FDAC 7A
                LRLOOP: mov
                                  a,d
                                                   ;d=RAM Execution Page
                                                   error if same page as load address;
FDAD BC
                         cmp
                                 h
FDAE 3E4F
                                 a, OERMSG
                                                   ;overwrite error message
                         mvi
FDB0 CAC8FD
                         jz
                                 ERDONE
                                                   ;error exit if overwrite
FDB3 CDDEFD
FDB6 77
FDB7 BE
                         call
                                 GETBYT
                                                   ;get a data byte
                                                   :store data byte
                         mov
                                 m,a
                         cmp
                                                   ;did it store correctly?
                ;Entry at MERR from end-of-RAM search (while running in ROM)
FDB8 3E4D
                MERR:
                         mvi
                                 a, MERMSG
                                                   :Memory Error message
FDBA C2C8FD
                         jnz
                                 ERDONE
                                                   ;error exit if mismatch
FDBD 23
                                                   ;bump dest pointer
                         inx
                                 h
                                                   ;bump byte count
;loop through all bytes
FDBE OD
                         dcr
                                 C
FDBF C2ACFD
                         jnz
                                 LRLOOP
                ; Validate checksum, fail if it doesn't match
                ; c = 0 here
FDC2 CDDEFD
                         call
                                 GETBYT
                                                   ;test record's checksum
FDC5 C8
                         rz
                                                   ;match: get another record
FDC6 3E43
                         mvi
                                 a, CERMSG
                                                   ;Checksum Error message
                ; Fall into ERDONE
                ;Error handler:
                ; Save error code and address at beginning of memory
                                        Page 10
```

```
MBLE.PRN
; Hang writing the error code forever, to all known consoles.
ERDONE: sta
                00000н
        sh1d
                00001H
        еi
```

FDCF D301 ERHANG: out SIOTXD ;SIO FDD1 D311 out S2TXDA ;2SIO FDD3 D305 **PIOTXD** ;PIO out FDD5 D323 P4DB0 out

;4PIO port 0 FDD7 C3CFFD **ERHANG** jmp

> :---Subroutine-----Get 2-byte word from transfer port On Entry: b=checksum so far On Exit: 1 = next byte a = subsequent byte b := b+a+1

FDDA CDDEFD GETWRD: call GETBYT FDDD 6F mov 1,a

FDC8 320000 FDCB 220100

FDCE FB

; Fall into GETBYT

:---Subroutine-------Wait for and get a byte from the transfer port This code gets modified once the input port is known On Entry:

b=checksum so far On Exit:

a = input character

Z set if received byte matched previous checksum b := b+a

GETBYT: FDDE DB00 GBSP: 0 ;(Status Port Address)read status in FDE0 E600 ;(Port Mask) GBMASK: ani 0

FDE2 CADEFD GETBYT ; (may become inz) wait for data jΖ

; Fall into GETNOW

:---Subroutine------

Get a byte from the transfer port This code gets modified once the input port is known On Entry:

b=checksum so far

On Exit:

a = input character

Z set if received byte matched previous checksum

GETNOW: ;call to flush port FDE5 DB00 in 0 GBDP: ;(Data Port place)get data byte

FDE7 B8 b ;set Z if this byte matched cksum cmp FDE8 F5 temp save

push psw ;update checksum in B FDE9 80 add b FDEA 47 mov b,a

FDEB F1 pop psw ;recover data byte

Page 11

```
MBLE.PRN
FDEC C9
                                                    ;A=byte, B=checksum
                               ret
                    :---Table-----
                    ;Port Parameters: One 2-byte entry for each input port:
; Byte 1 = Data port address * 2 + JNZ flag
; (The status port is assumed to immediately preceed the data
                      port.)
                      Byte 2 = ready mask for data input
                                         S2RXDA*2,S2RDF
FDED 2201
                    PTABLE: db
                                         S2RXDA*2,S2RDF
STORYD*2.1
                                                                       ;0:2SIO A (2 stop bits)
FDED 2201
FDEF 2201
FDF1 0301
FDF3 0F01
FDF5 4280
FDF7 0A02
                                                                         ;1:2SIO A (2 stop bits)
                               db
                                                                         ;2:SIO
;3:ACR
                                         SIORXD*2+1,SIOIDR
                               db
                               db
                                         ACRRXD*2+1,ACRIDR
                                                                         ;4:4PIO Port 0
;5:PIO
                                         P4DAO*2,P4RDF
PIORXD*2,PIORDF
                               db
                               db
FDF9 2601
                               db
                                         S2RXDB*2,S2RDF
                                                                         ;6:2SIO B (2 stop bits)
                    ; The last table entry is just a copy to fill it out.
FDFB 2601
                               db
                                         S2RXDB*2,S2RDF
                                                                         ;7:2SIO B (2 stop bits)
FDFD
                               end
```